do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# vsim -gui work.top_tb 
# Start time: 12:05:21 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Error: (vsim-3063) Port 'merge_finished_i' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/FIR_17 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v Line: 65
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top.do PAUSED at line 9
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# vsim -gui work.top_tb 
# Start time: 12:05:21 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Error: (vsim-3063) Port 'merge_finished_i' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/FIR_17 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v Line: 65
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top.do PAUSED at line 9
# Compile of top.v was successful.
# Compile of top_tb.v was successful.
# Compile of avg_128.v was successful.
# Compile of conj_c_mult.v was successful.
# Compile of fir_17.v was successful.
# Compile of pkg_detect.v was successful.
# Compile of merge_data.v was successful.
# 7 compiles, 0 failed with no errors.
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# vsim -gui work.top_tb 
# Start time: 12:05:21 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean'.
# Executing ONERROR command at macro ./top.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean_r'.
# Executing ONERROR command at macro ./top.do line 37
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# Compile of top.v failed with 1 errors.
# Compile of top_tb.v was successful.
# Compile of avg_128.v was successful.
# Compile of conj_c_mult.v was successful.
# Compile of fir_17.v was successful.
# Compile of pkg_detect.v was successful.
# Compile of merge_data.v was successful.
# Compile of split_data.v failed with 1 errors.
# 8 compiles, 2 failed with 2 errors.
# Compile of top.v was successful.
# Compile of top_tb.v was successful.
# Compile of avg_128.v was successful.
# Compile of conj_c_mult.v was successful.
# Compile of fir_17.v was successful.
# Compile of pkg_detect.v was successful.
# Compile of merge_data.v was successful.
# Compile of split_data.v was successful.
# 8 compiles, 0 failed with no errors.
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:36:57 on Mar 13,2023, Elapsed time: 0:31:36
# Errors: 2, Warnings: 5
# vsim -gui work.top_tb 
# Start time: 12:36:57 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Error: (vsim-3063) Port 'data_o' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/SPLIT_DATA File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v Line: 75
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top.do PAUSED at line 10
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# vsim -gui work.top_tb 
# Start time: 12:36:57 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean'.
# Executing ONERROR command at macro ./top.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean_r'.
# Executing ONERROR command at macro ./top.do line 38
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:39:16 on Mar 13,2023, Elapsed time: 0:02:19
# Errors: 1, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:39:16 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean'.
# Executing ONERROR command at macro ./top.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean_r'.
# Executing ONERROR command at macro ./top.do line 38
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:40:12 on Mar 13,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:40:12 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean'.
# Executing ONERROR command at macro ./top.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean_r'.
# Executing ONERROR command at macro ./top.do line 38
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:41:27 on Mar 13,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:41:27 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean'.
# Executing ONERROR command at macro ./top.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/AVG_128/mean_r'.
# Executing ONERROR command at macro ./top.do line 38
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
add wave -position insertpoint  \
sim:/top_tb/DUT/SPLIT_DATA/data_i
add wave -position insertpoint  \
sim:/top_tb/DUT/SPLIT_DATA/data_uart_o
add wave -position insertpoint  \
sim:/top_tb/DUT/SPLIT_DATA/count_r
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/ModelSim/wave.do
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:44:36 on Mar 13,2023, Elapsed time: 0:03:09
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:44:36 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
add wave -position insertpoint  \
sim:/top_tb/DUT/SPLIT_DATA/buff
restart
run
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:48:22 on Mar 13,2023, Elapsed time: 0:03:46
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:48:22 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
run
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:51:51 on Mar 13,2023, Elapsed time: 0:03:29
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:51:51 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:54:27 on Mar 13,2023, Elapsed time: 0:02:36
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:54:27 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:55:21 on Mar 13,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:55:21 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:56:23 on Mar 13,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:56:23 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 12:56:50 on Mar 13,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 12:56:50 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 620 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 13:04:47 on Mar 13,2023, Elapsed time: 0:07:57
# Errors: 0, Warnings: 1
# vsim -gui work.top_tb 
# Start time: 13:04:47 on Mar 13,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 14400084 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
# End time: 13:25:19 on Mar 13,2023, Elapsed time: 0:20:32
# Errors: 0, Warnings: 1
