// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module digitrec_knn_vote (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        knn_set_0_0_V_read,
        knn_set_0_1_V_read,
        knn_set_0_2_V_read,
        knn_set_1_0_V_read,
        knn_set_1_1_V_read,
        knn_set_1_2_V_read,
        knn_set_2_0_V_read,
        knn_set_2_1_V_read,
        knn_set_2_2_V_read,
        knn_set_3_0_V_read,
        knn_set_3_1_V_read,
        knn_set_3_2_V_read,
        knn_set_4_0_V_read,
        knn_set_4_1_V_read,
        knn_set_4_2_V_read,
        knn_set_5_0_V_read,
        knn_set_5_1_V_read,
        knn_set_5_2_V_read,
        knn_set_6_0_V_read,
        knn_set_6_1_V_read,
        knn_set_6_2_V_read,
        knn_set_7_0_V_read,
        knn_set_7_1_V_read,
        knn_set_7_2_V_read,
        knn_set_8_0_V_read,
        knn_set_8_1_V_read,
        knn_set_8_2_V_read,
        knn_set_9_0_V_read,
        knn_set_9_1_V_read,
        knn_set_9_2_V_read,
        ap_return
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_st3_fsm_2 = 4'b100;
parameter    ap_ST_st4_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_0 = 4'b0000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] knn_set_0_0_V_read;
input  [5:0] knn_set_0_1_V_read;
input  [5:0] knn_set_0_2_V_read;
input  [5:0] knn_set_1_0_V_read;
input  [5:0] knn_set_1_1_V_read;
input  [5:0] knn_set_1_2_V_read;
input  [5:0] knn_set_2_0_V_read;
input  [5:0] knn_set_2_1_V_read;
input  [5:0] knn_set_2_2_V_read;
input  [5:0] knn_set_3_0_V_read;
input  [5:0] knn_set_3_1_V_read;
input  [5:0] knn_set_3_2_V_read;
input  [5:0] knn_set_4_0_V_read;
input  [5:0] knn_set_4_1_V_read;
input  [5:0] knn_set_4_2_V_read;
input  [5:0] knn_set_5_0_V_read;
input  [5:0] knn_set_5_1_V_read;
input  [5:0] knn_set_5_2_V_read;
input  [5:0] knn_set_6_0_V_read;
input  [5:0] knn_set_6_1_V_read;
input  [5:0] knn_set_6_2_V_read;
input  [5:0] knn_set_7_0_V_read;
input  [5:0] knn_set_7_1_V_read;
input  [5:0] knn_set_7_2_V_read;
input  [5:0] knn_set_8_0_V_read;
input  [5:0] knn_set_8_1_V_read;
input  [5:0] knn_set_8_2_V_read;
input  [5:0] knn_set_9_0_V_read;
input  [5:0] knn_set_9_1_V_read;
input  [5:0] knn_set_9_2_V_read;
output  [3:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] ap_return;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
wire   [0:0] tmp_6_1_fu_314_p2;
reg   [0:0] tmp_6_1_reg_735;
wire   [7:0] min_2_min_1_fu_320_p3;
reg   [7:0] min_2_min_1_reg_740;
wire   [7:0] sum_2_2_fu_350_p2;
reg   [7:0] sum_2_2_reg_746;
wire   [6:0] tmp3_fu_364_p2;
reg   [6:0] tmp3_reg_752;
wire   [0:0] tmp_6_2_fu_370_p2;
reg   [0:0] tmp_6_2_reg_757;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_75;
wire   [0:0] tmp_6_3_fu_393_p2;
reg   [0:0] tmp_6_3_reg_762;
wire   [7:0] min_2_min_3_fu_399_p3;
reg   [7:0] min_2_min_3_reg_768;
wire   [7:0] sum_4_2_fu_429_p2;
reg   [7:0] sum_4_2_reg_773;
wire   [0:0] tmp_6_4_fu_435_p2;
reg   [0:0] tmp_6_4_reg_778;
wire   [6:0] tmp5_fu_449_p2;
reg   [6:0] tmp5_reg_784;
wire   [2:0] agg_result_V_0_agg_result_V_02_5_fu_518_p3;
reg   [2:0] agg_result_V_0_agg_result_V_02_5_reg_789;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_94;
wire   [0:0] tmp_6_6_fu_562_p2;
reg   [0:0] tmp_6_6_reg_794;
wire   [7:0] min_2_min_6_fu_568_p3;
reg   [7:0] min_2_min_6_reg_799;
wire   [7:0] sum_7_2_fu_598_p2;
reg   [7:0] sum_7_2_reg_805;
wire   [6:0] tmp8_fu_612_p2;
reg   [6:0] tmp8_reg_811;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_136;
wire   [6:0] tmp_8_0_2_cast_fu_266_p1;
wire   [6:0] tmp_8_0_1_cast_fu_262_p1;
wire   [6:0] tmp_fu_270_p2;
wire   [7:0] tmp_8_cast_fu_258_p1;
wire   [7:0] tmp_cast_fu_276_p1;
wire   [6:0] tmp_8_1_2_cast_fu_294_p1;
wire   [6:0] tmp_8_1_1_cast_fu_290_p1;
wire   [6:0] tmp1_fu_298_p2;
wire   [7:0] tmp_8_1_cast_fu_286_p1;
wire   [7:0] tmp1_cast_fu_304_p1;
wire   [7:0] sum_1_2_fu_308_p2;
wire   [7:0] sum_0_2_fu_280_p2;
wire   [6:0] tmp_8_2_2_cast_fu_336_p1;
wire   [6:0] tmp_8_2_1_cast_fu_332_p1;
wire   [6:0] tmp2_fu_340_p2;
wire   [7:0] tmp_8_2_cast_fu_328_p1;
wire   [7:0] tmp2_cast_fu_346_p1;
wire   [6:0] tmp_8_3_2_cast_fu_360_p1;
wire   [6:0] tmp_8_3_1_cast_fu_356_p1;
wire   [7:0] tmp_8_3_cast_fu_380_p1;
wire   [7:0] tmp3_cast_fu_384_p1;
wire   [7:0] sum_3_2_fu_387_p2;
wire   [7:0] min_2_min_2_fu_374_p3;
wire   [6:0] tmp_8_4_2_cast_fu_415_p1;
wire   [6:0] tmp_8_4_1_cast_fu_411_p1;
wire   [6:0] tmp4_fu_419_p2;
wire   [7:0] tmp_8_4_cast_fu_407_p1;
wire   [7:0] tmp4_cast_fu_425_p1;
wire   [6:0] tmp_8_5_2_cast_fu_445_p1;
wire   [6:0] tmp_8_5_1_cast_fu_441_p1;
wire   [0:0] tmp_s_fu_465_p2;
wire   [1:0] agg_result_V_0_agg_result_V_02_2_fu_458_p3;
wire   [1:0] agg_result_V_0_agg_result_V_s_fu_455_p1;
wire   [1:0] agg_result_V_0_agg_result_V_02_3_fu_469_p3;
wire   [7:0] tmp_8_5_cast_fu_486_p1;
wire   [7:0] tmp5_cast_fu_490_p1;
wire   [7:0] sum_5_2_fu_493_p2;
wire   [7:0] min_2_min_4_fu_481_p3;
wire   [0:0] tmp_6_5_fu_499_p2;
wire   [0:0] tmp_1_fu_513_p2;
wire   [2:0] agg_result_V_0_agg_result_V_02_4_fu_505_p3;
wire   [2:0] agg_result_V_0_agg_result_V_02_1_fu_477_p1;
wire   [6:0] tmp_8_6_2_cast_fu_542_p1;
wire   [6:0] tmp_8_6_1_cast_fu_538_p1;
wire   [6:0] tmp6_fu_546_p2;
wire   [7:0] tmp_8_6_cast_fu_534_p1;
wire   [7:0] tmp6_cast_fu_552_p1;
wire   [7:0] sum_6_2_fu_556_p2;
wire   [7:0] min_2_min_5_fu_526_p3;
wire   [6:0] tmp_8_7_2_cast_fu_584_p1;
wire   [6:0] tmp_8_7_1_cast_fu_580_p1;
wire   [6:0] tmp7_fu_588_p2;
wire   [7:0] tmp_8_7_cast_fu_576_p1;
wire   [7:0] tmp7_cast_fu_594_p1;
wire   [6:0] tmp_8_8_2_cast_fu_608_p1;
wire   [6:0] tmp_8_8_1_cast_fu_604_p1;
wire   [0:0] tmp_6_7_fu_618_p2;
wire   [0:0] tmp_2_fu_630_p2;
wire   [2:0] agg_result_V_0_agg_result_V_02_fu_622_p3;
wire   [2:0] agg_result_V_0_agg_result_V_02_7_fu_635_p3;
wire   [7:0] tmp_8_8_cast_fu_652_p1;
wire   [7:0] tmp8_cast_fu_656_p1;
wire   [7:0] sum_8_2_fu_659_p2;
wire   [7:0] min_2_min_7_fu_646_p3;
wire   [0:0] tmp_6_8_fu_665_p2;
wire   [6:0] tmp_8_9_2_cast_fu_687_p1;
wire   [6:0] tmp_8_9_1_cast_fu_683_p1;
wire   [6:0] tmp9_fu_691_p2;
wire   [7:0] tmp_8_9_cast_fu_679_p1;
wire   [7:0] tmp9_cast_fu_697_p1;
wire   [7:0] sum_9_2_fu_701_p2;
wire   [7:0] min_2_min_8_fu_671_p3;
wire   [0:0] tmp_6_9_fu_707_p2;
wire   [0:0] tmp_3_fu_721_p2;
wire   [3:0] agg_result_V_0_agg_result_V_02_8_fu_713_p3;
wire   [3:0] agg_result_V_0_agg_result_V_02_6_fu_642_p1;
wire   [3:0] agg_result_V_0_agg_result_V_02_9_fu_727_p3;
reg   [3:0] ap_return_preg;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
#0 ap_return_preg = 4'b0000;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv4_0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_return_preg <= agg_result_V_0_agg_result_V_02_9_fu_727_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        agg_result_V_0_agg_result_V_02_5_reg_789 <= agg_result_V_0_agg_result_V_02_5_fu_518_p3;
        min_2_min_6_reg_799 <= min_2_min_6_fu_568_p3;
        sum_7_2_reg_805 <= sum_7_2_fu_598_p2;
        tmp8_reg_811 <= tmp8_fu_612_p2;
        tmp_6_6_reg_794 <= tmp_6_6_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        min_2_min_1_reg_740 <= min_2_min_1_fu_320_p3;
        sum_2_2_reg_746 <= sum_2_2_fu_350_p2;
        tmp3_reg_752 <= tmp3_fu_364_p2;
        tmp_6_1_reg_735 <= tmp_6_1_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        min_2_min_3_reg_768 <= min_2_min_3_fu_399_p3;
        sum_4_2_reg_773 <= sum_4_2_fu_429_p2;
        tmp5_reg_784 <= tmp5_fu_449_p2;
        tmp_6_2_reg_757 <= tmp_6_2_fu_370_p2;
        tmp_6_3_reg_762 <= tmp_6_3_fu_393_p2;
        tmp_6_4_reg_778 <= tmp_6_4_fu_435_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        ap_return = agg_result_V_0_agg_result_V_02_9_fu_727_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_75) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_94) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_136) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_0_agg_result_V_02_1_fu_477_p1 = agg_result_V_0_agg_result_V_02_3_fu_469_p3;

assign agg_result_V_0_agg_result_V_02_2_fu_458_p3 = ((tmp_6_3_reg_762[0:0] === 1'b1) ? ap_const_lv2_3 : ap_const_lv2_2);

assign agg_result_V_0_agg_result_V_02_3_fu_469_p3 = ((tmp_s_fu_465_p2[0:0] === 1'b1) ? agg_result_V_0_agg_result_V_02_2_fu_458_p3 : agg_result_V_0_agg_result_V_s_fu_455_p1);

assign agg_result_V_0_agg_result_V_02_4_fu_505_p3 = ((tmp_6_5_fu_499_p2[0:0] === 1'b1) ? ap_const_lv3_5 : ap_const_lv3_4);

assign agg_result_V_0_agg_result_V_02_5_fu_518_p3 = ((tmp_1_fu_513_p2[0:0] === 1'b1) ? agg_result_V_0_agg_result_V_02_4_fu_505_p3 : agg_result_V_0_agg_result_V_02_1_fu_477_p1);

assign agg_result_V_0_agg_result_V_02_6_fu_642_p1 = agg_result_V_0_agg_result_V_02_7_fu_635_p3;

assign agg_result_V_0_agg_result_V_02_7_fu_635_p3 = ((tmp_2_fu_630_p2[0:0] === 1'b1) ? agg_result_V_0_agg_result_V_02_fu_622_p3 : agg_result_V_0_agg_result_V_02_5_reg_789);

assign agg_result_V_0_agg_result_V_02_8_fu_713_p3 = ((tmp_6_9_fu_707_p2[0:0] === 1'b1) ? ap_const_lv4_9 : ap_const_lv4_8);

assign agg_result_V_0_agg_result_V_02_9_fu_727_p3 = ((tmp_3_fu_721_p2[0:0] === 1'b1) ? agg_result_V_0_agg_result_V_02_8_fu_713_p3 : agg_result_V_0_agg_result_V_02_6_fu_642_p1);

assign agg_result_V_0_agg_result_V_02_fu_622_p3 = ((tmp_6_7_fu_618_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_6);

assign agg_result_V_0_agg_result_V_s_fu_455_p1 = tmp_6_1_reg_735;

always @ (*) begin
    ap_sig_136 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_75 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_94 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign min_2_min_1_fu_320_p3 = ((tmp_6_1_fu_314_p2[0:0] === 1'b1) ? sum_1_2_fu_308_p2 : sum_0_2_fu_280_p2);

assign min_2_min_2_fu_374_p3 = ((tmp_6_2_fu_370_p2[0:0] === 1'b1) ? sum_2_2_reg_746 : min_2_min_1_reg_740);

assign min_2_min_3_fu_399_p3 = ((tmp_6_3_fu_393_p2[0:0] === 1'b1) ? sum_3_2_fu_387_p2 : min_2_min_2_fu_374_p3);

assign min_2_min_4_fu_481_p3 = ((tmp_6_4_reg_778[0:0] === 1'b1) ? sum_4_2_reg_773 : min_2_min_3_reg_768);

assign min_2_min_5_fu_526_p3 = ((tmp_6_5_fu_499_p2[0:0] === 1'b1) ? sum_5_2_fu_493_p2 : min_2_min_4_fu_481_p3);

assign min_2_min_6_fu_568_p3 = ((tmp_6_6_fu_562_p2[0:0] === 1'b1) ? sum_6_2_fu_556_p2 : min_2_min_5_fu_526_p3);

assign min_2_min_7_fu_646_p3 = ((tmp_6_7_fu_618_p2[0:0] === 1'b1) ? sum_7_2_reg_805 : min_2_min_6_reg_799);

assign min_2_min_8_fu_671_p3 = ((tmp_6_8_fu_665_p2[0:0] === 1'b1) ? sum_8_2_fu_659_p2 : min_2_min_7_fu_646_p3);

assign sum_0_2_fu_280_p2 = (tmp_8_cast_fu_258_p1 + tmp_cast_fu_276_p1);

assign sum_1_2_fu_308_p2 = (tmp_8_1_cast_fu_286_p1 + tmp1_cast_fu_304_p1);

assign sum_2_2_fu_350_p2 = (tmp_8_2_cast_fu_328_p1 + tmp2_cast_fu_346_p1);

assign sum_3_2_fu_387_p2 = (tmp_8_3_cast_fu_380_p1 + tmp3_cast_fu_384_p1);

assign sum_4_2_fu_429_p2 = (tmp_8_4_cast_fu_407_p1 + tmp4_cast_fu_425_p1);

assign sum_5_2_fu_493_p2 = (tmp_8_5_cast_fu_486_p1 + tmp5_cast_fu_490_p1);

assign sum_6_2_fu_556_p2 = (tmp_8_6_cast_fu_534_p1 + tmp6_cast_fu_552_p1);

assign sum_7_2_fu_598_p2 = (tmp_8_7_cast_fu_576_p1 + tmp7_cast_fu_594_p1);

assign sum_8_2_fu_659_p2 = (tmp_8_8_cast_fu_652_p1 + tmp8_cast_fu_656_p1);

assign sum_9_2_fu_701_p2 = (tmp_8_9_cast_fu_679_p1 + tmp9_cast_fu_697_p1);

assign tmp1_cast_fu_304_p1 = tmp1_fu_298_p2;

assign tmp1_fu_298_p2 = (tmp_8_1_2_cast_fu_294_p1 + tmp_8_1_1_cast_fu_290_p1);

assign tmp2_cast_fu_346_p1 = tmp2_fu_340_p2;

assign tmp2_fu_340_p2 = (tmp_8_2_2_cast_fu_336_p1 + tmp_8_2_1_cast_fu_332_p1);

assign tmp3_cast_fu_384_p1 = tmp3_reg_752;

assign tmp3_fu_364_p2 = (tmp_8_3_2_cast_fu_360_p1 + tmp_8_3_1_cast_fu_356_p1);

assign tmp4_cast_fu_425_p1 = tmp4_fu_419_p2;

assign tmp4_fu_419_p2 = (tmp_8_4_2_cast_fu_415_p1 + tmp_8_4_1_cast_fu_411_p1);

assign tmp5_cast_fu_490_p1 = tmp5_reg_784;

assign tmp5_fu_449_p2 = (tmp_8_5_2_cast_fu_445_p1 + tmp_8_5_1_cast_fu_441_p1);

assign tmp6_cast_fu_552_p1 = tmp6_fu_546_p2;

assign tmp6_fu_546_p2 = (tmp_8_6_2_cast_fu_542_p1 + tmp_8_6_1_cast_fu_538_p1);

assign tmp7_cast_fu_594_p1 = tmp7_fu_588_p2;

assign tmp7_fu_588_p2 = (tmp_8_7_2_cast_fu_584_p1 + tmp_8_7_1_cast_fu_580_p1);

assign tmp8_cast_fu_656_p1 = tmp8_reg_811;

assign tmp8_fu_612_p2 = (tmp_8_8_2_cast_fu_608_p1 + tmp_8_8_1_cast_fu_604_p1);

assign tmp9_cast_fu_697_p1 = tmp9_fu_691_p2;

assign tmp9_fu_691_p2 = (tmp_8_9_2_cast_fu_687_p1 + tmp_8_9_1_cast_fu_683_p1);

assign tmp_1_fu_513_p2 = (tmp_6_5_fu_499_p2 | tmp_6_4_reg_778);

assign tmp_2_fu_630_p2 = (tmp_6_7_fu_618_p2 | tmp_6_6_reg_794);

assign tmp_3_fu_721_p2 = (tmp_6_9_fu_707_p2 | tmp_6_8_fu_665_p2);

assign tmp_6_1_fu_314_p2 = ((sum_1_2_fu_308_p2 < sum_0_2_fu_280_p2) ? 1'b1 : 1'b0);

assign tmp_6_2_fu_370_p2 = ((sum_2_2_reg_746 < min_2_min_1_reg_740) ? 1'b1 : 1'b0);

assign tmp_6_3_fu_393_p2 = ((sum_3_2_fu_387_p2 < min_2_min_2_fu_374_p3) ? 1'b1 : 1'b0);

assign tmp_6_4_fu_435_p2 = ((sum_4_2_fu_429_p2 < min_2_min_3_fu_399_p3) ? 1'b1 : 1'b0);

assign tmp_6_5_fu_499_p2 = ((sum_5_2_fu_493_p2 < min_2_min_4_fu_481_p3) ? 1'b1 : 1'b0);

assign tmp_6_6_fu_562_p2 = ((sum_6_2_fu_556_p2 < min_2_min_5_fu_526_p3) ? 1'b1 : 1'b0);

assign tmp_6_7_fu_618_p2 = ((sum_7_2_reg_805 < min_2_min_6_reg_799) ? 1'b1 : 1'b0);

assign tmp_6_8_fu_665_p2 = ((sum_8_2_fu_659_p2 < min_2_min_7_fu_646_p3) ? 1'b1 : 1'b0);

assign tmp_6_9_fu_707_p2 = ((sum_9_2_fu_701_p2 < min_2_min_8_fu_671_p3) ? 1'b1 : 1'b0);

assign tmp_8_0_1_cast_fu_262_p1 = knn_set_0_1_V_read;

assign tmp_8_0_2_cast_fu_266_p1 = knn_set_0_2_V_read;

assign tmp_8_1_1_cast_fu_290_p1 = knn_set_1_1_V_read;

assign tmp_8_1_2_cast_fu_294_p1 = knn_set_1_2_V_read;

assign tmp_8_1_cast_fu_286_p1 = knn_set_1_0_V_read;

assign tmp_8_2_1_cast_fu_332_p1 = knn_set_2_1_V_read;

assign tmp_8_2_2_cast_fu_336_p1 = knn_set_2_2_V_read;

assign tmp_8_2_cast_fu_328_p1 = knn_set_2_0_V_read;

assign tmp_8_3_1_cast_fu_356_p1 = knn_set_3_1_V_read;

assign tmp_8_3_2_cast_fu_360_p1 = knn_set_3_2_V_read;

assign tmp_8_3_cast_fu_380_p1 = knn_set_3_0_V_read;

assign tmp_8_4_1_cast_fu_411_p1 = knn_set_4_1_V_read;

assign tmp_8_4_2_cast_fu_415_p1 = knn_set_4_2_V_read;

assign tmp_8_4_cast_fu_407_p1 = knn_set_4_0_V_read;

assign tmp_8_5_1_cast_fu_441_p1 = knn_set_5_1_V_read;

assign tmp_8_5_2_cast_fu_445_p1 = knn_set_5_2_V_read;

assign tmp_8_5_cast_fu_486_p1 = knn_set_5_0_V_read;

assign tmp_8_6_1_cast_fu_538_p1 = knn_set_6_1_V_read;

assign tmp_8_6_2_cast_fu_542_p1 = knn_set_6_2_V_read;

assign tmp_8_6_cast_fu_534_p1 = knn_set_6_0_V_read;

assign tmp_8_7_1_cast_fu_580_p1 = knn_set_7_1_V_read;

assign tmp_8_7_2_cast_fu_584_p1 = knn_set_7_2_V_read;

assign tmp_8_7_cast_fu_576_p1 = knn_set_7_0_V_read;

assign tmp_8_8_1_cast_fu_604_p1 = knn_set_8_1_V_read;

assign tmp_8_8_2_cast_fu_608_p1 = knn_set_8_2_V_read;

assign tmp_8_8_cast_fu_652_p1 = knn_set_8_0_V_read;

assign tmp_8_9_1_cast_fu_683_p1 = knn_set_9_1_V_read;

assign tmp_8_9_2_cast_fu_687_p1 = knn_set_9_2_V_read;

assign tmp_8_9_cast_fu_679_p1 = knn_set_9_0_V_read;

assign tmp_8_cast_fu_258_p1 = knn_set_0_0_V_read;

assign tmp_cast_fu_276_p1 = tmp_fu_270_p2;

assign tmp_fu_270_p2 = (tmp_8_0_2_cast_fu_266_p1 + tmp_8_0_1_cast_fu_262_p1);

assign tmp_s_fu_465_p2 = (tmp_6_3_reg_762 | tmp_6_2_reg_757);

endmodule //digitrec_knn_vote
