// Design Module

module encoder_8to3(
  input [7:0] ip,
  output reg [2:0] op
);
always @(*) begin
  case(ip)
    8'b00000001: op= 3'b000;
    8'b00000010: op= 3'b001;
    8'b00000100: op= 3'b010;
    8'b00001000: op= 3'b011;
    8'b00010000: op= 3'b100;
    8'b00100000: op= 3'b101;
    8'b01000000: op= 3'b110;
    8'b10000000: op= 3'b111;
    default: op= 'bx;
  endcase
end
endmodule

// Testbench Module

module tb_encoder_8to3;
reg [7:0] ip;
wire [2:0] op;
integer i;

encoder_8to3 dut(.ip(ip), .op(op));

initial begin
  for(i= 0; i< 2** 8; i+= 1) begin
    ip= i; #10;
  end
  $finish;
end

initial begin
  $dumpfile(".vcd");
  $dumpvars(0, tb_encoder_8to3);
  $display("|TIME|IP|OP|");
  $display("|-|-|-|");
  $monitor("|%0t|%b|%b|", $time, ip, op);
end
endmodule
