*.vcd
*~
*.so
sim/obj_dir
rtl_auto
xilinx/*
!xilinx/UXN1330.ucf.in
!xilinx/ifclock.py
UXN1330.xml
*pyc
