<root><simulation><result_generated_time />2023-05-16 16:09:12<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />76/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [480, 1, 1], 'O': [30, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], []], [[('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('OY', 15)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 15), ('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OX', 5), ('OX', 6)], [('K', 4), ('OY', 10), ('OX', 5)], []]<I />[[('K', 16), ('C', 2), ('OX', 5), ('OX', 6), ('K', 4)], [('OY', 10)], [('OX', 5)]]<O />[[('K', 16), ('C', 2)], [('OX', 5), ('OX', 6), ('K', 4), ('OY', 10)], [('OX', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [15.0, 30, 50, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [32.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 65536, 65536], 'I': [480, 2304000, 11520000], 'O': [128, 4608000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 4608000, 23040000]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.94, 0.07, 0.0], 'O': [0.25, 0.14, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.21, 0.0], 'I': [0.94, 0.21, 0.0], 'O': [0.25, 0.21, 0.0]}<effective_mem_size_bit />{'W': [256, 65536, 65536], 'I': [480, 2304000, 11520000], 'O': [128, 921600, 4608000], 'O_partial': [128, 0, 0], 'O_final': [0, 921600, 4608000]}<total_unit_count />{'W': [960, 64, 1, 1], 'I': [960, 480, 1, 1], 'O': [960, 30, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [480, 480, 1, 1], 'O': [30, 30, 1, 1]}<duplicate_unit_count />{'W': [15.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288000, 409600], [409600, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(2880000, 5760000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(2880000, 5760000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536000, 51200], [6400, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(360000, 720000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([360000, 720000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />12288000</mac_count></basic_info><energy><total_energy />403612296.6<mem_energy_breakdown><W />[534.8, 685.7, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[504.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />614400.0<total />403537920.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9153<utilization_without_data_loading />0.9375<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.9763<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />196660<latency_cycle_without_data_loading />192000<ideal_computing_cycle />192000<data_loading><load_cycle_total />4660<load_cycle_individual />{'W': [32, 128, 0], 'I': [450, 4500, 0]}<load_cycle_combined />{'W': 128, 'I': 4500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-191999], [-190244, -184672], [-192000, -192000]], 'I': [[-191999], [-46648, -24990], [-135600, -149100]], 'O': [[-192000], [-180000, -144000], [-147000, -180750]]}<mem_stall_cycle_shared />{'W': [[-191999], [-190244, 0], [0, 0]], 'I': [[-191999], [-46648, 0], [0, 0]], 'O': [[-192000], [-180000, -144000], [-147000, -180750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 65536, 65536], 'I': [480, 2304000, 11520000], 'O': [128, 4608000, 23040000], 'O_partial': [128, 0, 0], 'O_final': [0, 4608000, 23040000]}<data_size_each_level_total />{'W': [16384, 65536, 65536], 'I': [230400, 2304000, 11520000], 'O': [3840, 4608000, 23040000]}<loop_cycles_each_level />{'W': [960, 192000, 192000], 'I': [3840, 38400, 192000], 'O': [32, 38400, 192000]}<top_ir_loop_size />{'W': [30, 50, 1], 'I': [4, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [17.1, 0.3], [0.3, 0.3]], 'I': [[8.0, 0.1], [60.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 4.0], [120.0, 120.0], [120.0, 120.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 17.1], [17.1, 0.3]], 'I': [[8.0, 0.5], [240.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 8.0], [240.0, 120.0], [120.0, 120.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [17.1, 0.3], [0.3, 0]], 'I': [[8.0, 0.5], [240.0, 60.0], [60.0, 0]], 'O': [[8.0, 4.0], [120.0, 120.0], [120.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [377.1, 180.3], [60.3, 120.0]], 'I': [[8.0, 0.5], [377.1, 180.3], [60.3, 120.0]], 'O': [[8.0, 4.0], [377.1, 180.3], [60.3, 120.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 192000], [960, 960, 200], [192000, 192000, 1]], 'I': [[1, 1, 192000], [960, 3840, 50], [38400, 38400, 5]], 'O': [[1, 1, 192000], [32, 32, 6000], [38400, 38400, 5]]}<trans_time_real />{'W': [[0, 1, 192000], [[4, 960, 200], [32, 960, 200]], [[128, 192000, 1], [32, 192000, 1]]], 'I': [[0, 1, 192000], [[8, 3840, 50], [450, 3840, 50]], [[4500, 38400, 5], [1125, 38400, 5]]], 'O': [[0, 1, 192000], [[2, 32, 6000], [8, 32, 6000]], [[9000, 38400, 5], [2250, 38400, 5]]]}<single_stall_cycle />{'W': [[-1], [-956, -928], [-191872, -191968]], 'I': [[-1], [-952, -510], [-33900, -37275]], 'O': [[-1], [-30, -24], [-29400, -36150]]}<single_stall_count />{'W': [191999, 199, 0], 'I': [191999, 49, 4], 'O': [192000, 6000, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [18000, 0], 'O': [45000, 0]}, 1: {'W': [6368, 0], 'I': [22050, 18000], 'O': [48000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-174000, -192000], [-147000, -192000]], 1: [[-163582, -174000], [-144000, -147000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>