DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "ptrhm"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "All"
itemName ""
)
]
instances [
(Instance
name "m_i2c_sm"
duLibraryName "idx_fpga_lib"
duName "ptrhm_i2c_sm"
elements [
]
mwi 0
uid 167,0
)
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "i2c_master_top"
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
mwi 0
uid 373,0
)
(Instance
name "iswitch"
duLibraryName "idx_fpga_lib"
duName "ptrhm_switch"
elements [
]
mwi 0
uid 446,0
)
(Instance
name "acq_sm"
duLibraryName "idx_fpga_lib"
duName "ptrhm_acq_sm"
elements [
]
mwi 0
uid 580,0
)
(Instance
name "io"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 742,0
)
(Instance
name "addr"
duLibraryName "idx_fpga_lib"
duName "ptrhm_addr"
elements [
]
mwi 0
uid 752,0
)
(Instance
name "U_3"
duLibraryName "idx_fpga_lib"
duName "ptrhm_dprams"
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 1"
value "ESID'length"
)
]
mwi 0
uid 901,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire"
)
(vvPair
variable "date"
value "10/31/2011"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "31"
)
(vvPair
variable "entity_name"
value "ptrhm_acquire"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "ptrhm_acquire"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrhm_acquire\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:44:35"
)
(vvPair
variable "unit"
value "ptrhm_acquire"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,78000,85000,79000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,78000,76800,79000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,74000,89000,75000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,74000,88200,75000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,76000,85000,77000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,76000,78200,77000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,76000,68000,77000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,76000,66300,77000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,75000,105000,79000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,75200,94400,76200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,74000,105000,75000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,74000,92400,75000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,74000,85000,76000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "71150,74500,77850,75500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,77000,68000,78000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,77000,66300,78000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,78000,68000,79000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,78000,66900,79000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,77000,85000,78000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,77000,80600,78000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "64000,74000,105000,79000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 167,0
shape (Rectangle
uid 168,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,51000,57000,65000"
)
ttg (MlTextGroup
uid 169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 170,0
va (VaSet
font "arial,8,1"
)
xt "50350,56500,55650,57500"
st "idx_fpga_lib"
blo "50350,57300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 171,0
va (VaSet
font "arial,8,1"
)
xt "50350,57500,56350,58500"
st "ptrhm_i2c_sm"
blo "50350,58300"
tm "BlkNameMgr"
)
*15 (Text
uid 172,0
va (VaSet
font "arial,8,1"
)
xt "50350,58500,54350,59500"
st "m_i2c_sm"
blo "50350,59300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 174,0
text (MLText
uid 175,0
va (VaSet
font "Courier New,8,0"
)
xt "50350,66500,50350,66500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 176,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,63250,46750,64750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*16 (Net
uid 177,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 21
suid 1,0
)
declText (MLText
uid 178,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30400,49000,31200"
st "SIGNAL wb_adr_i     : std_logic_vector(2 DOWNTO 0)"
)
)
*17 (Net
uid 185,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 2,0
)
declText (MLText
uid 186,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32000,49000,32800"
st "SIGNAL wb_dat_i     : std_logic_vector(7 DOWNTO 0)"
)
)
*18 (Net
uid 193,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32800,49000,33600"
st "SIGNAL wb_dat_o     : std_logic_vector(7 DOWNTO 0)"
)
)
*19 (Net
uid 201,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 27
suid 4,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35200,39000,36000"
st "SIGNAL wb_we_i      : std_logic"
)
)
*20 (Net
uid 209,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 26
suid 5,0
)
declText (MLText
uid 210,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34400,39000,35200"
st "SIGNAL wb_stb_i     : std_logic"
)
)
*21 (Net
uid 217,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 22
suid 6,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31200,39000,32000"
st "SIGNAL wb_cyc_i     : std_logic"
)
)
*22 (Net
uid 225,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 20
suid 7,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29600,39000,30400"
st "SIGNAL wb_ack_o     : std_logic"
)
)
*23 (Net
uid 233,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 25
suid 8,0
)
declText (MLText
uid 234,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33600,39000,34400"
st "SIGNAL wb_inta_o    : std_logic"
)
)
*24 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "8000,66625,9500,67375"
)
(Line
uid 264,0
sl 0
ro 270
xt "9500,67000,10000,67000"
pts [
"9500,67000"
"10000,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "5000,66500,7000,67500"
st "F8M"
ju 2
blo "7000,67300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 273,0
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 9,0
)
declText (MLText
uid 274,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,36000,5200"
st "F8M          : std_ulogic"
)
)
*26 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "8000,67625,9500,68375"
)
(Line
uid 278,0
sl 0
ro 270
xt "9500,68000,10000,68000"
pts [
"9500,68000"
"10000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "5700,67500,7000,68500"
st "rst"
ju 2
blo "7000,68300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 287,0
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 10,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,36000,6000"
st "rst          : std_ulogic"
)
)
*28 (SaComponent
uid 373,0
optionalChildren [
*29 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,63625,65000,64375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
font "arial,8,0"
)
xt "66000,63500,69200,64500"
st "wb_clk_i"
blo "66000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_clk_i"
t "std_logic"
o 1
)
)
)
*30 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,64625,65000,65375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
font "arial,8,0"
)
xt "66000,64500,69200,65500"
st "wb_rst_i"
blo "66000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_rst_i"
t "std_logic"
o 2
i "'0'"
)
)
)
*31 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,61625,65000,62375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
font "arial,8,0"
)
xt "66000,61500,68300,62500"
st "arst_i"
blo "66000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "arst_i"
t "std_logic"
o 3
i "not ARST_LVL"
)
)
)
*32 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,53625,65000,54375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
font "arial,8,0"
)
xt "66000,53500,72000,54500"
st "wb_adr_i : (2:0)"
blo "66000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
o 4
)
)
)
*33 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,54625,65000,55375"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
font "arial,8,0"
)
xt "66000,54500,71900,55500"
st "wb_dat_i : (7:0)"
blo "66000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
o 5
)
)
)
*34 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,55625,65000,56375"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
font "arial,8,0"
)
xt "66000,55500,72100,56500"
st "wb_dat_o : (7:0)"
blo "66000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
)
)
)
*35 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,56625,65000,57375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
font "arial,8,0"
)
xt "66000,56500,69200,57500"
st "wb_we_i"
blo "66000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
)
)
)
*36 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,57625,65000,58375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "66000,57500,69300,58500"
st "wb_stb_i"
blo "66000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
)
)
)
*37 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,58625,65000,59375"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
font "arial,8,0"
)
xt "66000,58500,69400,59500"
st "wb_cyc_i"
blo "66000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 9
)
)
)
*38 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,59625,65000,60375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
font "arial,8,0"
)
xt "66000,59500,69600,60500"
st "wb_ack_o"
blo "66000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
)
)
)
*39 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,60625,65000,61375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
font "arial,8,0"
)
xt "66000,60500,69700,61500"
st "wb_inta_o"
blo "66000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
)
)
)
*40 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,56625,80750,57375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "75400,56500,79000,57500"
st "scl_pad_i"
ju 2
blo "79000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_i"
t "std_logic"
o 12
)
)
)
*41 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,54625,80750,55375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "75200,54500,79000,55500"
st "scl_pad_o"
ju 2
blo "79000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 13
)
)
)
*42 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,55625,80750,56375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
font "arial,8,0"
)
xt "73600,55500,79000,56500"
st "scl_padoen_o"
ju 2
blo "79000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 14
)
)
)
*43 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,60625,80750,61375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
font "arial,8,0"
)
xt "75200,60500,79000,61500"
st "sda_pad_i"
ju 2
blo "79000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_i"
t "std_logic"
o 15
)
)
)
*44 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,58625,80750,59375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
font "arial,8,0"
)
xt "75000,58500,79000,59500"
st "sda_pad_o"
ju 2
blo "79000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 16
)
)
)
*45 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,59625,80750,60375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
font "arial,8,0"
)
xt "73400,59500,79000,60500"
st "sda_padoen_o"
ju 2
blo "79000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 374,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,53000,80000,67000"
)
ttg (MlTextGroup
uid 375,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 376,0
va (VaSet
font "arial,8,1"
)
xt "72300,63000,77600,64000"
st "idx_fpga_lib"
blo "72300,63800"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 377,0
va (VaSet
font "arial,8,1"
)
xt "72300,64000,78700,65000"
st "i2c_master_top"
blo "72300,64800"
tm "CptNameMgr"
)
*48 (Text
uid 378,0
va (VaSet
font "arial,8,1"
)
xt "72300,65000,74100,66000"
st "U_1"
blo "72300,65800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 379,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 380,0
text (MLText
uid 381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "65000,52200,97000,53000"
st "ARST_LVL = '0'    ( std_logic ) -- asynchronous reset level "
)
header ""
)
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
)
viewicon (ZoomableIcon
uid 382,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,65250,66750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*49 (Net
uid 438,0
decl (Decl
n "arst_i"
t "std_logic"
o 8
suid 11,0
i "not ARST_LVL"
)
declText (MLText
uid 439,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17600,47500,18400"
st "SIGNAL arst_i       : std_logic := not ARST_LVL"
)
)
*50 (Blk
uid 446,0
shape (Rectangle
uid 447,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "88000,53000,96000,65000"
)
ttg (MlTextGroup
uid 448,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 449,0
va (VaSet
font "arial,8,1"
)
xt "90350,61500,95650,62500"
st "idx_fpga_lib"
blo "90350,62300"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 450,0
va (VaSet
font "arial,8,1"
)
xt "90350,62500,96150,63500"
st "ptrhm_switch"
blo "90350,63300"
tm "BlkNameMgr"
)
*53 (Text
uid 451,0
va (VaSet
font "arial,8,1"
)
xt "90350,63500,93250,64500"
st "iswitch"
blo "90350,64300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 452,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 453,0
text (MLText
uid 454,0
va (VaSet
font "Courier New,8,0"
)
xt "89350,66500,89350,66500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 455,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,63250,89750,64750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*54 (Net
uid 466,0
decl (Decl
n "ISwitch"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
suid 13,0
)
declText (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12000,54000,12800"
st "SIGNAL ISwitch      : std_ulogic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*55 (Net
uid 474,0
decl (Decl
n "scl_pad_o"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 475,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24000,39000,24800"
st "SIGNAL scl_pad_o    : std_logic"
)
)
*56 (Net
uid 482,0
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24800,39000,25600"
st "SIGNAL scl_padoen_o : std_logic"
)
)
*57 (Net
uid 490,0
decl (Decl
n "scl_pad_i"
t "std_logic"
o 13
suid 16,0
)
declText (MLText
uid 491,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23200,39000,24000"
st "SIGNAL scl_pad_i    : std_logic"
)
)
*58 (Net
uid 498,0
decl (Decl
n "sda_pad_o"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 499,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26400,39000,27200"
st "SIGNAL sda_pad_o    : std_logic"
)
)
*59 (Net
uid 506,0
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 18
suid 18,0
)
declText (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27200,39000,28000"
st "SIGNAL sda_padoen_o : std_logic"
)
)
*60 (Net
uid 514,0
decl (Decl
n "sda_pad_i"
t "std_logic"
o 16
suid 19,0
)
declText (MLText
uid 515,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25600,39000,26400"
st "SIGNAL sda_pad_i    : std_logic"
)
)
*61 (Net
uid 522,0
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 4
suid 20,0
)
declText (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,50000,8400"
st "sda          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*62 (Net
uid 536,0
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 3
suid 21,0
)
declText (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,50000,7600"
st "scl          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*63 (PortIoInOut
uid 568,0
shape (CompositeShape
uid 569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 570,0
sl 0
xt "98500,57625,100000,58375"
)
(Line
uid 571,0
sl 0
xt "98000,58000,98500,58000"
pts [
"98000,58000"
"98500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 573,0
va (VaSet
font "arial,8,0"
)
xt "101000,57500,102600,58500"
st "sda"
blo "101000,58300"
tm "WireNameMgr"
)
)
)
*64 (PortIoInOut
uid 574,0
shape (CompositeShape
uid 575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 576,0
sl 0
xt "98500,58625,100000,59375"
)
(Line
uid 577,0
sl 0
xt "98000,59000,98500,59000"
pts [
"98000,59000"
"98500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 579,0
va (VaSet
font "arial,8,0"
)
xt "101000,58500,102400,59500"
st "scl"
blo "101000,59300"
tm "WireNameMgr"
)
)
)
*65 (Blk
uid 580,0
shape (Rectangle
uid 581,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,51000,34000,63000"
)
oxt "27000,51000,35000,63000"
ttg (MlTextGroup
uid 582,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 583,0
va (VaSet
font "arial,8,1"
)
xt "27350,54500,32650,55500"
st "idx_fpga_lib"
blo "27350,55300"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 584,0
va (VaSet
font "arial,8,1"
)
xt "27350,55500,33650,56500"
st "ptrhm_acq_sm"
blo "27350,56300"
tm "BlkNameMgr"
)
*68 (Text
uid 585,0
va (VaSet
font "arial,8,1"
)
xt "27350,56500,30550,57500"
st "acq_sm"
blo "27350,57300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 586,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 587,0
text (MLText
uid 588,0
va (VaSet
font "Courier New,8,0"
)
xt "27350,64500,27350,64500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 589,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,61250,27750,62750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*69 (Net
uid 600,0
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 9
suid 24,0
)
declText (MLText
uid 601,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18400,40500,19200"
st "SIGNAL cmd          : ptrhm_i2c_op"
)
)
*70 (Net
uid 602,0
decl (Decl
n "start"
t "std_ulogic"
o 19
suid 25,0
)
declText (MLText
uid 603,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28000,39500,28800"
st "SIGNAL start        : std_ulogic"
)
)
*71 (Net
uid 628,0
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 26,0
)
declText (MLText
uid 629,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19200,39500,20000"
st "SIGNAL done         : std_ulogic"
)
)
*72 (Net
uid 638,0
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 27,0
)
declText (MLText
uid 639,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20000,39500,20800"
st "SIGNAL err          : std_ulogic"
)
)
*73 (Net
uid 712,0
decl (Decl
n "PTRHn"
t "PTRHn_t"
o 28
suid 35,0
)
declText (MLText
uid 713,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13600,38000,14400"
st "SIGNAL PTRHn        : PTRHn_t"
)
)
*74 (SaComponent
uid 742,0
optionalChildren [
*75 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,11625,60000,12375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
font "arial,8,0"
)
xt "61000,11500,63600,12500"
st "ExpRd"
blo "61000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*76 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,12625,60000,13375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
font "arial,8,0"
)
xt "61000,12500,63600,13500"
st "ExpWr"
blo "61000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*77 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,11625,68750,12375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
font "arial,8,0"
)
xt "64200,11500,67000,12500"
st "ExpAck"
ju 2
blo "67000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*78 (CptPort
uid 726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,13625,60000,14375"
)
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 729,0
va (VaSet
font "arial,8,0"
)
xt "61000,13500,63000,14500"
st "F8M"
blo "61000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*79 (CptPort
uid 730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,12625,68750,13375"
)
tg (CPTG
uid 732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 733,0
va (VaSet
font "arial,8,0"
)
xt "64700,12500,67000,13500"
st "RdEn"
ju 2
blo "67000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*80 (CptPort
uid 734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,13625,68750,14375"
)
tg (CPTG
uid 736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 737,0
va (VaSet
font "arial,8,0"
)
xt "64700,13500,67000,14500"
st "WrEn"
ju 2
blo "67000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*81 (CptPort
uid 738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68000,14625,68750,15375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
font "arial,8,0"
)
xt "64800,14500,67000,15500"
st "BdEn"
ju 2
blo "67000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 743,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,11000,68000,16000"
)
oxt "58000,11000,66000,16000"
ttg (MlTextGroup
uid 744,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 745,0
va (VaSet
font "arial,8,1"
)
xt "61350,16000,66650,17000"
st "idx_fpga_lib"
blo "61350,16800"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 746,0
va (VaSet
font "arial,8,1"
)
xt "61350,17000,65650,18000"
st "subbus_io"
blo "61350,17800"
tm "CptNameMgr"
)
*84 (Text
uid 747,0
va (VaSet
font "arial,8,1"
)
xt "61350,18000,62450,19000"
st "io"
blo "61350,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 748,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 749,0
text (MLText
uid 750,0
va (VaSet
font "Courier New,8,0"
)
xt "64000,11000,64000,11000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 751,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,14250,61750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*85 (Blk
uid 752,0
shape (Rectangle
uid 753,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "60000,19000,68000,24000"
)
oxt "58000,19000,66000,29000"
ttg (MlTextGroup
uid 754,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 755,0
va (VaSet
font "arial,8,1"
)
xt "61350,19500,66650,20500"
st "idx_fpga_lib"
blo "61350,20300"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 756,0
va (VaSet
font "arial,8,1"
)
xt "61350,20500,66550,21500"
st "ptrhm_addr"
blo "61350,21300"
tm "BlkNameMgr"
)
*88 (Text
uid 757,0
va (VaSet
font "arial,8,1"
)
xt "61350,21500,63450,22500"
st "addr"
blo "61350,22300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 758,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 759,0
text (MLText
uid 760,0
va (VaSet
font "Courier New,8,0"
)
xt "61350,32500,61350,32500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 761,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,22250,61750,23750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*89 (SaComponent
uid 901,0
optionalChildren [
*90 (CptPort
uid 869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,24625,83000,25375"
)
tg (CPTG
uid 871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 872,0
va (VaSet
font "arial,8,0"
)
xt "84000,24500,86000,25500"
st "F8M"
blo "84000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
)
)
)
*91 (CptPort
uid 873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,14625,83000,15375"
)
tg (CPTG
uid 875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
font "arial,8,0"
)
xt "84000,14500,86300,15500"
st "RdEn"
blo "84000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 2
)
)
)
*92 (CptPort
uid 877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,15625,83000,16375"
)
tg (CPTG
uid 879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "84000,15500,89800,16500"
st "RegEn : (12:0)"
blo "84000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 3
)
)
)
*93 (CptPort
uid 881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,16625,83000,17375"
)
tg (CPTG
uid 883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 884,0
va (VaSet
font "arial,8,0"
)
xt "84000,16500,94000,17500"
st "PTRHEn : (N_PTRH-1:0)"
blo "84000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 4
)
)
)
*94 (CptPort
uid 885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,20625,95750,21375"
)
tg (CPTG
uid 887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 888,0
va (VaSet
font "arial,8,0"
)
xt "88700,20500,94000,21500"
st "WrEn : (12:0)"
ju 2
blo "94000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 5
)
)
)
*95 (CptPort
uid 889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,21625,95750,22375"
)
tg (CPTG
uid 891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 892,0
va (VaSet
font "arial,8,0"
)
xt "83000,21500,94000,22500"
st "WrPTRHEn : (N_PTRH-1:0)"
ju 2
blo "94000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(N_PTRH-1 DOWNTO 0)"
o 6
)
)
)
*96 (CptPort
uid 893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,19625,95750,20375"
)
tg (CPTG
uid 895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
font "arial,8,0"
)
xt "88500,19500,94000,20500"
st "wData : (23:0)"
ju 2
blo "94000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
)
)
)
*97 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,23625,83000,24375"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 900,0
va (VaSet
font "arial,8,0"
)
xt "84000,23500,89300,24500"
st "rData : (15:0)"
blo "84000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 902,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "83000,14000,95000,28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 904,0
va (VaSet
font "arial,8,1"
)
xt "88350,25000,93650,26000"
st "idx_fpga_lib"
blo "88350,25800"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 905,0
va (VaSet
font "arial,8,1"
)
xt "88350,26000,94650,27000"
st "ptrhm_dprams"
blo "88350,26800"
tm "CptNameMgr"
)
*100 (Text
uid 906,0
va (VaSet
font "arial,8,1"
)
xt "88350,27000,90150,28000"
st "U_3"
blo "88350,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 908,0
text (MLText
uid 909,0
va (VaSet
font "Courier New,8,0"
)
xt "75000,13200,104500,14000"
st "N_PTRH = ESID'length    ( integer range 20 downto 1 )  "
)
header ""
)
elements [
(GiElement
name "N_PTRH"
type "integer range 20 downto 1"
value "ESID'length"
)
]
)
viewicon (ZoomableIcon
uid 910,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "83250,26250,84750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*101 (Net
uid 917,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 29
suid 37,0
)
declText (MLText
uid 918,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14400,39500,15200"
st "SIGNAL RdEn         : std_ulogic"
)
)
*102 (Net
uid 923,0
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 30
suid 38,0
)
declText (MLText
uid 924,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15200,49500,16000"
st "SIGNAL RegEn        : std_logic_vector(12 DOWNTO 0)"
)
)
*103 (Net
uid 931,0
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 31
suid 39,0
)
declText (MLText
uid 932,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12800,53500,13600"
st "SIGNAL PTRHEn       : std_ulogic_vector(ESID'high DOWNTO 0)"
)
)
*104 (Net
uid 939,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 40,0
)
declText (MLText
uid 940,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,46000,6800"
st "rData        : std_logic_vector(15 DOWNTO 0)"
)
)
*105 (PortIoOut
uid 945,0
shape (CompositeShape
uid 946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 947,0
sl 0
ro 90
xt "78000,23625,79500,24375"
)
(Line
uid 948,0
sl 0
ro 90
xt "79500,24000,80000,24000"
pts [
"80000,24000"
"79500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
font "arial,8,0"
)
xt "74700,23500,77000,24500"
st "rData"
ju 2
blo "77000,24300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 959,0
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 28
suid 41,0
)
declText (MLText
uid 960,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22400,49500,23200"
st "SIGNAL i2c_wdata    : std_ulogic_vector(7 DOWNTO 0)"
)
)
*107 (Net
uid 961,0
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 12
suid 42,0
)
declText (MLText
uid 962,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21600,50000,22400"
st "SIGNAL i2c_rdata    : std_ulogic_vector(23 DOWNTO 0)"
)
)
*108 (Net
uid 983,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 33
suid 45,0
)
declText (MLText
uid 984,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11200,39500,12000"
st "SIGNAL BdEn         : std_ulogic"
)
)
*109 (Net
uid 999,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 34
suid 47,0
)
declText (MLText
uid 1000,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,36000,3600"
st "ExpRd        : std_ulogic"
)
)
*110 (PortIoIn
uid 1005,0
shape (CompositeShape
uid 1006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1007,0
sl 0
ro 270
xt "55000,11625,56500,12375"
)
(Line
uid 1008,0
sl 0
ro 270
xt "56500,12000,57000,12000"
pts [
"56500,12000"
"57000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
font "arial,8,0"
)
xt "51400,11500,54000,12500"
st "ExpRd"
ju 2
blo "54000,12300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 1011,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 35
suid 48,0
)
declText (MLText
uid 1012,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "ExpWr        : std_ulogic"
)
)
*112 (PortIoIn
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 270
xt "55000,12625,56500,13375"
)
(Line
uid 1020,0
sl 0
ro 270
xt "56500,13000,57000,13000"
pts [
"56500,13000"
"57000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1022,0
va (VaSet
font "arial,8,0"
)
xt "51400,12500,54000,13500"
st "ExpWr"
ju 2
blo "54000,13300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 1043,0
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 7
suid 50,0
)
declText (MLText
uid 1044,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20800,49500,21600"
st "SIGNAL i2c_addr     : std_ulogic_vector(6 DOWNTO 0)"
)
)
*114 (PortIoIn
uid 1053,0
shape (CompositeShape
uid 1054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1055,0
sl 0
ro 270
xt "55000,19625,56500,20375"
)
(Line
uid 1056,0
sl 0
ro 270
xt "56500,20000,57000,20000"
pts [
"56500,20000"
"57000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1057,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
font "arial,8,0"
)
xt "52000,19500,54000,20500"
st "Addr"
ju 2
blo "54000,20300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 1059,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 36
suid 52,0
)
declText (MLText
uid 1060,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,46000,2800"
st "Addr         : std_logic_vector(15 DOWNTO 0)"
)
)
*116 (Net
uid 1091,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 37
suid 53,0
)
declText (MLText
uid 1092,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28800,49500,29600"
st "SIGNAL wData        : std_logic_vector(23 DOWNTO 0)"
)
)
*117 (Net
uid 1103,0
decl (Decl
n "WrEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 38
suid 54,0
)
declText (MLText
uid 1104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16000,49500,16800"
st "SIGNAL WrEn         : std_logic_vector(12 DOWNTO 0)"
)
)
*118 (Net
uid 1115,0
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 39
suid 55,0
)
declText (MLText
uid 1116,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16800,53500,17600"
st "SIGNAL WrPTRHEn     : std_ulogic_vector(ESID'high DOWNTO 0)"
)
)
*119 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,54000,64250,54000"
pts [
"64250,54000"
"57000,54000"
]
)
start &32
end &12
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
font "arial,8,0"
)
xt "58000,53000,64000,54000"
st "wb_adr_i : (2:0)"
blo "58000,53800"
tm "WireNameMgr"
)
)
on &16
)
*120 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,55000,64250,55000"
pts [
"64250,55000"
"57000,55000"
]
)
start &33
end &12
ss 0
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
font "arial,8,0"
)
xt "58000,54000,63900,55000"
st "wb_dat_i : (7:0)"
blo "58000,54800"
tm "WireNameMgr"
)
)
on &17
)
*121 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,56000,64250,56000"
pts [
"64250,56000"
"57000,56000"
]
)
start &34
end &12
ss 0
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "58000,55000,64100,56000"
st "wb_dat_o : (7:0)"
blo "58000,55800"
tm "WireNameMgr"
)
)
on &18
)
*122 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "57000,57000,64250,57000"
pts [
"64250,57000"
"57000,57000"
]
)
start &35
end &12
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
font "arial,8,0"
)
xt "58000,56000,61200,57000"
st "wb_we_i"
blo "58000,56800"
tm "WireNameMgr"
)
)
on &19
)
*123 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "57000,58000,64250,58000"
pts [
"64250,58000"
"57000,58000"
]
)
start &36
end &12
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "58000,57000,61300,58000"
st "wb_stb_i"
blo "58000,57800"
tm "WireNameMgr"
)
)
on &20
)
*124 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
)
xt "57000,59000,64250,59000"
pts [
"64250,59000"
"57000,59000"
]
)
start &37
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "58000,58000,61400,59000"
st "wb_cyc_i"
blo "58000,58800"
tm "WireNameMgr"
)
)
on &21
)
*125 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
)
xt "57000,60000,64250,60000"
pts [
"64250,60000"
"57000,60000"
]
)
start &38
end &12
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "58000,59000,61600,60000"
st "wb_ack_o"
blo "58000,59800"
tm "WireNameMgr"
)
)
on &22
)
*126 (Wire
uid 235,0
shape (OrthoPolyLine
uid 236,0
va (VaSet
vasetType 3
)
xt "57000,61000,64250,61000"
pts [
"64250,61000"
"57000,61000"
]
)
start &39
end &12
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "58000,60000,61700,61000"
st "wb_inta_o"
blo "58000,60800"
tm "WireNameMgr"
)
)
on &23
)
*127 (Wire
uid 267,0
optionalChildren [
*128 (BdJunction
uid 303,0
ps "OnConnectorStrategy"
shape (Circle
uid 304,0
va (VaSet
vasetType 1
)
xt "41600,66600,42400,67400"
radius 400
)
)
*129 (BdJunction
uid 1071,0
ps "OnConnectorStrategy"
shape (Circle
uid 1072,0
va (VaSet
vasetType 1
)
xt "20600,66600,21400,67400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "10000,64000,64250,67000"
pts [
"10000,67000"
"60000,67000"
"60000,64000"
"64250,64000"
]
)
start &24
end &29
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,66000,14000,67000"
st "F8M"
blo "12000,66800"
tm "WireNameMgr"
)
)
on &25
)
*130 (Wire
uid 281,0
optionalChildren [
*131 (BdJunction
uid 295,0
ps "OnConnectorStrategy"
shape (Circle
uid 296,0
va (VaSet
vasetType 1
)
xt "42600,67600,43400,68400"
radius 400
)
)
*132 (BdJunction
uid 1079,0
ps "OnConnectorStrategy"
shape (Circle
uid 1080,0
va (VaSet
vasetType 1
)
xt "21600,67600,22400,68400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "10000,65000,64250,68000"
pts [
"10000,68000"
"61000,68000"
"61000,65000"
"64250,65000"
]
)
start &26
end &30
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12000,67000,13300,68000"
st "rst"
blo "12000,67800"
tm "WireNameMgr"
)
)
on &27
)
*133 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "43000,63000,45000,68000"
pts [
"43000,68000"
"43000,63000"
"45000,63000"
]
)
start &131
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "arial,8,0"
)
xt "43000,62000,44300,63000"
st "rst"
blo "43000,62800"
tm "WireNameMgr"
)
)
on &27
)
*134 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "42000,62000,45000,67000"
pts [
"42000,67000"
"42000,62000"
"45000,62000"
]
)
start &128
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
font "arial,8,0"
)
xt "42000,61000,44000,62000"
st "F8M"
blo "42000,61800"
tm "WireNameMgr"
)
)
on &25
)
*135 (Wire
uid 440,0
shape (OrthoPolyLine
uid 441,0
va (VaSet
vasetType 3
)
xt "57000,62000,64250,62000"
pts [
"64250,62000"
"57000,62000"
]
)
start &31
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 445,0
va (VaSet
font "arial,8,0"
)
xt "61250,61000,63550,62000"
st "arst_i"
blo "61250,61800"
tm "WireNameMgr"
)
)
on &49
)
*136 (Wire
uid 458,0
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,52000,88000,54000"
pts [
"57000,52000"
"85000,52000"
"85000,54000"
"88000,54000"
]
)
start &12
end &50
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
font "arial,8,0"
)
xt "59000,51000,68500,52000"
st "ISwitch : (N_ISBITS-1:0)"
blo "59000,51800"
tm "WireNameMgr"
)
)
on &54
)
*137 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "80750,55000,88000,55000"
pts [
"80750,55000"
"88000,55000"
]
)
start &41
end &50
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "81000,54000,84800,55000"
st "scl_pad_o"
blo "81000,54800"
tm "WireNameMgr"
)
)
on &55
)
*138 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "80750,56000,88000,56000"
pts [
"80750,56000"
"88000,56000"
]
)
start &42
end &50
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
font "arial,8,0"
)
xt "81000,55000,86400,56000"
st "scl_padoen_o"
blo "81000,55800"
tm "WireNameMgr"
)
)
on &56
)
*139 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
)
xt "80750,57000,88000,57000"
pts [
"80750,57000"
"88000,57000"
]
)
start &40
end &50
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "81000,56000,84600,57000"
st "scl_pad_i"
blo "81000,56800"
tm "WireNameMgr"
)
)
on &57
)
*140 (Wire
uid 500,0
shape (OrthoPolyLine
uid 501,0
va (VaSet
vasetType 3
)
xt "80750,59000,88000,59000"
pts [
"80750,59000"
"88000,59000"
]
)
start &44
end &50
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "81000,58000,85000,59000"
st "sda_pad_o"
blo "81000,58800"
tm "WireNameMgr"
)
)
on &58
)
*141 (Wire
uid 508,0
shape (OrthoPolyLine
uid 509,0
va (VaSet
vasetType 3
)
xt "80750,60000,88000,60000"
pts [
"80750,60000"
"88000,60000"
]
)
start &45
end &50
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "81000,59000,86600,60000"
st "sda_padoen_o"
blo "81000,59800"
tm "WireNameMgr"
)
)
on &59
)
*142 (Wire
uid 516,0
shape (OrthoPolyLine
uid 517,0
va (VaSet
vasetType 3
)
xt "80750,61000,88000,61000"
pts [
"80750,61000"
"88000,61000"
]
)
start &43
end &50
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 521,0
va (VaSet
font "arial,8,0"
)
xt "81000,60000,84800,61000"
st "sda_pad_i"
blo "81000,60800"
tm "WireNameMgr"
)
)
on &60
)
*143 (Wire
uid 524,0
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,58000,98000,58000"
pts [
"96000,58000"
"98000,58000"
]
)
start &50
end &63
sat 4
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95000,57000,96600,58000"
st "sda"
blo "95000,57800"
tm "WireNameMgr"
)
)
on &61
)
*144 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,59000,98000,59000"
pts [
"96000,59000"
"98000,59000"
]
)
start &50
end &64
sat 4
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "98000,58000,99400,59000"
st "scl"
blo "98000,58800"
tm "WireNameMgr"
)
)
on &62
)
*145 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "34000,52000,45000,52000"
pts [
"34000,52000"
"45000,52000"
]
)
start &65
end &12
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
font "arial,8,0"
)
xt "36000,51000,37800,52000"
st "cmd"
blo "36000,51800"
tm "WireNameMgr"
)
)
on &69
)
*146 (Wire
uid 604,0
shape (OrthoPolyLine
uid 605,0
va (VaSet
vasetType 3
)
xt "34000,53000,45000,53000"
pts [
"34000,53000"
"45000,53000"
]
)
start &65
end &12
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 611,0
va (VaSet
font "arial,8,0"
)
xt "36000,52000,37900,53000"
st "start"
blo "36000,52800"
tm "WireNameMgr"
)
)
on &70
)
*147 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "34000,54000,45000,54000"
pts [
"45000,54000"
"34000,54000"
]
)
start &12
end &65
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 649,0
va (VaSet
font "arial,8,0"
)
xt "42000,53000,44000,54000"
st "done"
blo "42000,53800"
tm "WireNameMgr"
)
)
on &71
)
*148 (Wire
uid 652,0
shape (OrthoPolyLine
uid 653,0
va (VaSet
vasetType 3
)
xt "34000,55000,45000,55000"
pts [
"45000,55000"
"34000,55000"
]
)
start &12
end &65
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 659,0
va (VaSet
font "arial,8,0"
)
xt "42000,54000,43400,55000"
st "err"
blo "42000,54800"
tm "WireNameMgr"
)
)
on &72
)
*149 (Wire
uid 662,0
shape (OrthoPolyLine
uid 663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,56000,45000,56000"
pts [
"34000,56000"
"45000,56000"
]
)
start &65
end &12
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
font "arial,8,0"
)
xt "36000,55000,41900,56000"
st "i2c_addr : (6:0)"
blo "36000,55800"
tm "WireNameMgr"
)
)
on &113
)
*150 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,57000,45000,57000"
pts [
"34000,57000"
"45000,57000"
]
)
start &65
end &12
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
font "arial,8,0"
)
xt "37000,56000,43300,57000"
st "i2c_wdata : (7:0)"
blo "37000,56800"
tm "WireNameMgr"
)
)
on &106
)
*151 (Wire
uid 690,0
shape (OrthoPolyLine
uid 691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,58000,45000,58000"
pts [
"34000,58000"
"45000,58000"
]
)
start &65
end &12
sat 1
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 697,0
va (VaSet
font "arial,8,0"
)
xt "37000,57000,43500,58000"
st "i2c_rdata : (23:0)"
blo "37000,57800"
tm "WireNameMgr"
)
)
on &107
)
*152 (Wire
uid 704,0
shape (OrthoPolyLine
uid 705,0
va (VaSet
vasetType 3
)
xt "34000,59000,45000,59000"
pts [
"34000,59000"
"45000,59000"
]
)
start &65
end &12
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 711,0
va (VaSet
font "arial,8,0"
)
xt "36000,58000,39000,59000"
st "PTRHn"
blo "36000,58800"
tm "WireNameMgr"
)
)
on &73
)
*153 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
)
xt "68750,13000,82250,15000"
pts [
"68750,13000"
"74000,13000"
"74000,15000"
"82250,15000"
]
)
start &79
end &91
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
font "arial,8,0"
)
xt "70750,12000,73050,13000"
st "RdEn"
blo "70750,12800"
tm "WireNameMgr"
)
)
on &101
)
*154 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,16000,82250,21000"
pts [
"82250,16000"
"79000,16000"
"79000,21000"
"68000,21000"
]
)
start &92
end &85
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
font "arial,8,0"
)
xt "69000,20000,74800,21000"
st "RegEn : (12:0)"
blo "69000,20800"
tm "WireNameMgr"
)
)
on &102
)
*155 (Wire
uid 933,0
shape (OrthoPolyLine
uid 934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "68000,17000,82250,22000"
pts [
"82250,17000"
"80000,17000"
"80000,22000"
"68000,22000"
]
)
start &93
end &85
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 938,0
va (VaSet
font "arial,8,0"
)
xt "69000,21000,78600,22000"
st "PTRHEn : (ESID'high:0)"
blo "69000,21800"
tm "WireNameMgr"
)
)
on &103
)
*156 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,24000,82250,24000"
pts [
"82250,24000"
"80000,24000"
]
)
start &97
end &105
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79250,23000,81550,24000"
st "rData"
blo "79250,23800"
tm "WireNameMgr"
)
)
on &104
)
*157 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "79000,25000,82250,25000"
pts [
"82250,25000"
"79000,25000"
]
)
start &90
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
font "arial,8,0"
)
xt "80000,24000,82000,25000"
st "F8M"
blo "80000,24800"
tm "WireNameMgr"
)
)
on &25
)
*158 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "68000,15000,72000,20000"
pts [
"68750,15000"
"72000,15000"
"72000,20000"
"68000,20000"
]
)
start &81
end &85
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
font "arial,8,0"
)
xt "69000,19000,71200,20000"
st "BdEn"
blo "69000,19800"
tm "WireNameMgr"
)
)
on &108
)
*159 (Wire
uid 993,0
shape (OrthoPolyLine
uid 994,0
va (VaSet
vasetType 3
)
xt "56000,14000,59250,14000"
pts [
"59250,14000"
"56000,14000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 998,0
va (VaSet
font "arial,8,0"
)
xt "57000,13000,59000,14000"
st "F8M"
blo "57000,13800"
tm "WireNameMgr"
)
)
on &25
)
*160 (Wire
uid 1001,0
shape (OrthoPolyLine
uid 1002,0
va (VaSet
vasetType 3
)
xt "57000,12000,59250,12000"
pts [
"59250,12000"
"57000,12000"
]
)
start &75
end &110
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1004,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55250,11000,57850,12000"
st "ExpRd"
blo "55250,11800"
tm "WireNameMgr"
)
)
on &109
)
*161 (Wire
uid 1013,0
shape (OrthoPolyLine
uid 1014,0
va (VaSet
vasetType 3
)
xt "57000,13000,59250,13000"
pts [
"59250,13000"
"57000,13000"
]
)
start &76
end &112
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55250,12000,57850,13000"
st "ExpWr"
blo "55250,12800"
tm "WireNameMgr"
)
)
on &111
)
*162 (Wire
uid 1047,0
shape (OrthoPolyLine
uid 1048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,20000,60000,20000"
pts [
"57000,20000"
"60000,20000"
]
)
start &114
end &85
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1052,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,19000,59000,20000"
st "Addr"
blo "57000,19800"
tm "WireNameMgr"
)
)
on &115
)
*163 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
)
xt "21000,60000,26000,67000"
pts [
"21000,67000"
"21000,60000"
"26000,60000"
]
)
start &129
end &65
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
font "arial,8,0"
)
xt "23000,59000,25000,60000"
st "F8M"
blo "23000,59800"
tm "WireNameMgr"
)
)
on &25
)
*164 (Wire
uid 1073,0
shape (OrthoPolyLine
uid 1074,0
va (VaSet
vasetType 3
)
xt "22000,61000,26000,68000"
pts [
"22000,68000"
"22000,61000"
"26000,61000"
]
)
start &132
end &65
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1078,0
va (VaSet
font "arial,8,0"
)
xt "24000,60000,25300,61000"
st "rst"
blo "24000,60800"
tm "WireNameMgr"
)
)
on &27
)
*165 (Wire
uid 1119,0
shape (OrthoPolyLine
uid 1120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,22000,102000,56000"
pts [
"95750,22000"
"102000,22000"
"102000,43000"
"18000,43000"
"18000,56000"
"26000,56000"
]
)
start &95
end &65
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1124,0
va (VaSet
font "arial,8,0"
)
xt "96000,21000,100500,22000"
st "WrPTRHEn"
blo "96000,21800"
tm "WireNameMgr"
)
)
on &118
)
*166 (Wire
uid 1127,0
shape (OrthoPolyLine
uid 1128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,21000,103000,55000"
pts [
"95750,21000"
"103000,21000"
"103000,44000"
"19000,44000"
"19000,55000"
"26000,55000"
]
)
start &94
end &65
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1132,0
va (VaSet
font "arial,8,0"
)
xt "96000,20000,101300,21000"
st "WrEn : (12:0)"
blo "96000,20800"
tm "WireNameMgr"
)
)
on &117
)
*167 (Wire
uid 1135,0
shape (OrthoPolyLine
uid 1136,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,20000,104000,54000"
pts [
"95750,20000"
"104000,20000"
"104000,45000"
"20000,45000"
"20000,54000"
"26000,54000"
]
)
start &96
end &65
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
font "arial,8,0"
)
xt "96000,19000,101500,20000"
st "wData : (23:0)"
blo "96000,19800"
tm "WireNameMgr"
)
)
on &116
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *168 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*170 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ptrhm.all;
USE idx_fpga_lib.All;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*172 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*173 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*174 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*175 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*176 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*177 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "192,153,1209,843"
viewArea "-1471,-1471,119360,80549"
cachedDiagramExtent "0,0,105000,79000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1013
paperHeight 783
windowsPaperWidth 1013
windowsPaperHeight 783
paperType "LETTER"
windowsPaperName "LETTER"
windowsPaperType 1
scale 65
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1146,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*192 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*194 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*196 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*198 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "arial,8,1"
)
xt "20000,8400,23800,9400"
st "Pre User:"
blo "20000,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,46500,10200"
st "type PTRHn_t is integer range 0 to ESID'high;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10200,27100,11200"
st "Diagram Signals:"
blo "20000,11000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 58,0
usingSuid 1
emptyRow *199 (LEmptyRow
)
uid 54,0
optionalChildren [
*200 (RefLabelRowHdr
)
*201 (TitleRowHdr
)
*202 (FilterRowHdr
)
*203 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*204 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*205 (GroupColHdr
tm "GroupColHdrMgr"
)
*206 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*207 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*208 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*209 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*210 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*211 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 21
suid 1,0
)
)
uid 241,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 2,0
)
)
uid 243,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
)
uid 245,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 27
suid 4,0
)
)
uid 247,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 26
suid 5,0
)
)
uid 249,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 22
suid 6,0
)
)
uid 251,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 20
suid 7,0
)
)
uid 253,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 25
suid 8,0
)
)
uid 255,0
)
*220 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 9,0
)
)
uid 257,0
scheme 0
)
*221 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 10,0
)
)
uid 259,0
scheme 0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arst_i"
t "std_logic"
o 8
suid 11,0
i "not ARST_LVL"
)
)
uid 468,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ISwitch"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
suid 13,0
)
)
uid 470,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_o"
t "std_logic"
o 14
suid 14,0
)
)
uid 550,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 15
suid 15,0
)
)
uid 552,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_i"
t "std_logic"
o 13
suid 16,0
)
)
uid 554,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_o"
t "std_logic"
o 17
suid 17,0
)
)
uid 556,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 18
suid 18,0
)
)
uid 558,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_i"
t "std_logic"
o 16
suid 19,0
)
)
uid 560,0
)
*230 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 4
suid 20,0
)
)
uid 562,0
)
*231 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 3
suid 21,0
)
)
uid 564,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 9
suid 24,0
)
)
uid 612,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_ulogic"
o 19
suid 25,0
)
)
uid 614,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 26,0
)
)
uid 616,0
scheme 0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 27,0
)
)
uid 618,0
scheme 0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PTRHn"
t "PTRHn_t"
o 28
suid 35,0
)
)
uid 702,0
scheme 0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 29
suid 37,0
)
)
uid 951,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 30
suid 38,0
)
)
uid 953,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 31
suid 39,0
)
)
uid 955,0
)
*240 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 40,0
)
)
uid 957,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 28
suid 41,0
)
)
uid 963,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_ulogic_vector"
b "(23 DOWNTO 0)"
o 12
suid 42,0
)
)
uid 965,0
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 33
suid 45,0
)
)
uid 1023,0
)
*244 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 34
suid 47,0
)
)
uid 1025,0
)
*245 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 35
suid 48,0
)
)
uid 1027,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 7
suid 50,0
)
)
uid 1061,0
)
*247 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 36
suid 52,0
)
)
uid 1063,0
)
*248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 37
suid 53,0
)
)
uid 1081,0
scheme 0
)
*249 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 38
suid 54,0
)
)
uid 1093,0
scheme 0
)
*250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrPTRHEn"
t "std_ulogic_vector"
b "(ESID'high DOWNTO 0)"
o 39
suid 55,0
)
)
uid 1105,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*251 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *252 (MRCItem
litem &199
pos 39
dimension 20
)
uid 69,0
optionalChildren [
*253 (MRCItem
litem &200
pos 0
dimension 20
uid 70,0
)
*254 (MRCItem
litem &201
pos 1
dimension 23
uid 71,0
)
*255 (MRCItem
litem &202
pos 2
hidden 1
dimension 20
uid 72,0
)
*256 (MRCItem
litem &212
pos 17
dimension 20
uid 242,0
)
*257 (MRCItem
litem &213
pos 16
dimension 20
uid 244,0
)
*258 (MRCItem
litem &214
pos 15
dimension 20
uid 246,0
)
*259 (MRCItem
litem &215
pos 14
dimension 20
uid 248,0
)
*260 (MRCItem
litem &216
pos 13
dimension 20
uid 250,0
)
*261 (MRCItem
litem &217
pos 12
dimension 20
uid 252,0
)
*262 (MRCItem
litem &218
pos 11
dimension 20
uid 254,0
)
*263 (MRCItem
litem &219
pos 10
dimension 20
uid 256,0
)
*264 (MRCItem
litem &220
pos 1
dimension 20
uid 258,0
)
*265 (MRCItem
litem &221
pos 4
dimension 20
uid 260,0
)
*266 (MRCItem
litem &222
pos 7
dimension 20
uid 469,0
)
*267 (MRCItem
litem &223
pos 34
dimension 20
uid 471,0
)
*268 (MRCItem
litem &224
pos 33
dimension 20
uid 551,0
)
*269 (MRCItem
litem &225
pos 32
dimension 20
uid 553,0
)
*270 (MRCItem
litem &226
pos 31
dimension 20
uid 555,0
)
*271 (MRCItem
litem &227
pos 30
dimension 20
uid 557,0
)
*272 (MRCItem
litem &228
pos 29
dimension 20
uid 559,0
)
*273 (MRCItem
litem &229
pos 28
dimension 20
uid 561,0
)
*274 (MRCItem
litem &230
pos 5
dimension 20
uid 563,0
)
*275 (MRCItem
litem &231
pos 6
dimension 20
uid 565,0
)
*276 (MRCItem
litem &232
pos 25
dimension 20
uid 613,0
)
*277 (MRCItem
litem &233
pos 24
dimension 20
uid 615,0
)
*278 (MRCItem
litem &234
pos 23
dimension 20
uid 617,0
)
*279 (MRCItem
litem &235
pos 22
dimension 20
uid 619,0
)
*280 (MRCItem
litem &236
pos 21
dimension 20
uid 703,0
)
*281 (MRCItem
litem &237
pos 20
dimension 20
uid 952,0
)
*282 (MRCItem
litem &238
pos 19
dimension 20
uid 954,0
)
*283 (MRCItem
litem &239
pos 18
dimension 20
uid 956,0
)
*284 (MRCItem
litem &240
pos 35
dimension 20
uid 958,0
)
*285 (MRCItem
litem &241
pos 26
dimension 20
uid 964,0
)
*286 (MRCItem
litem &242
pos 27
dimension 20
uid 966,0
)
*287 (MRCItem
litem &243
pos 8
dimension 20
uid 1024,0
)
*288 (MRCItem
litem &244
pos 3
dimension 20
uid 1026,0
)
*289 (MRCItem
litem &245
pos 2
dimension 20
uid 1028,0
)
*290 (MRCItem
litem &246
pos 9
dimension 20
uid 1062,0
)
*291 (MRCItem
litem &247
pos 0
dimension 20
uid 1064,0
)
*292 (MRCItem
litem &248
pos 36
dimension 20
uid 1082,0
)
*293 (MRCItem
litem &249
pos 37
dimension 20
uid 1094,0
)
*294 (MRCItem
litem &250
pos 38
dimension 20
uid 1106,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*295 (MRCItem
litem &203
pos 0
dimension 20
uid 74,0
)
*296 (MRCItem
litem &205
pos 1
dimension 50
uid 75,0
)
*297 (MRCItem
litem &206
pos 2
dimension 100
uid 76,0
)
*298 (MRCItem
litem &207
pos 3
dimension 47
uid 77,0
)
*299 (MRCItem
litem &208
pos 4
dimension 100
uid 78,0
)
*300 (MRCItem
litem &209
pos 5
dimension 100
uid 79,0
)
*301 (MRCItem
litem &210
pos 6
dimension 50
uid 80,0
)
*302 (MRCItem
litem &211
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *303 (LEmptyRow
)
uid 83,0
optionalChildren [
*304 (RefLabelRowHdr
)
*305 (TitleRowHdr
)
*306 (FilterRowHdr
)
*307 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*308 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*309 (GroupColHdr
tm "GroupColHdrMgr"
)
*310 (NameColHdr
tm "GenericNameColHdrMgr"
)
*311 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*312 (InitColHdr
tm "GenericValueColHdrMgr"
)
*313 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*314 (EolColHdr
tm "GenericEolColHdrMgr"
)
*315 (LogGeneric
generic (GiElement
name "N_ISBITS"
type "integer"
value "4"
)
uid 472,0
)
*316 (LogGeneric
generic (GiElement
name "ESID"
type "ESID_array"
value "( 0, 0, 0, 0, 0, 1, 2, 3 )"
)
uid 700,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*317 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *318 (MRCItem
litem &303
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*319 (MRCItem
litem &304
pos 0
dimension 20
uid 98,0
)
*320 (MRCItem
litem &305
pos 1
dimension 23
uid 99,0
)
*321 (MRCItem
litem &306
pos 2
hidden 1
dimension 20
uid 100,0
)
*322 (MRCItem
litem &315
pos 0
dimension 20
uid 473,0
)
*323 (MRCItem
litem &316
pos 1
dimension 20
uid 701,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*324 (MRCItem
litem &307
pos 0
dimension 20
uid 102,0
)
*325 (MRCItem
litem &309
pos 1
dimension 50
uid 103,0
)
*326 (MRCItem
litem &310
pos 2
dimension 100
uid 104,0
)
*327 (MRCItem
litem &311
pos 3
dimension 100
uid 105,0
)
*328 (MRCItem
litem &312
pos 4
dimension 128
uid 106,0
)
*329 (MRCItem
litem &313
pos 5
dimension 50
uid 107,0
)
*330 (MRCItem
litem &314
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
