// Seed: 328612482
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_3 = 32'd52
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  reg id_5[id_3 : id_1];
  always begin : LABEL_0
    #1 @(1 or posedge 1) $unsigned(23);
    ;
  end
  logic id_6 = 1'b0, id_7;
  wire id_8;
  id_9 :
  assert property (@(1'h0) 1) id_5 = id_5;
  always id_5 <= (id_9);
  assign id_7 = id_9;
endmodule
