$date
	Wed Apr 16 22:56:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 32 ! Result [31:0] $end
$var wire 4 " ALUFlags [3:0] $end
$var reg 2 # ALUControl [1:0] $end
$var reg 32 $ a [31:0] $end
$var reg 32 % b [31:0] $end
$scope module uut $end
$var wire 2 & ALUControl [1:0] $end
$var wire 1 ' Sub $end
$var wire 32 ( a [31:0] $end
$var wire 32 ) b [31:0] $end
$var wire 32 * Sum [31:0] $end
$var wire 1 + Carry_out $end
$var wire 32 , B_in [31:0] $end
$var wire 4 - ALUFlags [3:0] $end
$var reg 32 . Result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111101001 .
b10 -
b11110011111100100110001100010011 ,
1+
b11111101001 *
b1100000011011001110011101100 )
b1100000011011010010011010101 (
1'
b11 &
b1100000011011001110011101100 %
b1100000011011010010011010101 $
b11 #
b10 "
b11111101001 !
$end
#10
b11111111111111111111111111111010 ,
b11111111111111111111111111111110 !
b11111111111111111111111111111110 .
b11111111111111111111111111111110 *
b1000 "
b1000 -
0+
b101 %
b101 )
b11 $
b11 (
#40
b0 !
b0 .
b0 *
b110 "
b110 -
1+
b11111111111111111111111111111100 ,
b11 %
b11 )
#70
0'
b1 ,
b110 "
b110 -
b0 !
b0 .
b0 *
b10 #
b10 &
b1 %
b1 )
b11111111111111111111111111111111 $
b11111111111111111111111111111111 (
#100
b10000000000000000000000000000000 !
b10000000000000000000000000000000 .
b10000000000000000000000000000000 *
b1001 "
b1001 -
0+
b1111111111111111111111111111111 $
b1111111111111111111111111111111 (
#110
