<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1490609499">
  <File Type="RDS-PROPCONSTRS" Name="Ex2_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="Ex2.tcl"/>
  <File Type="RDS-RDS" Name="Ex2.vds"/>
  <File Type="RDS-UTIL" Name="Ex2_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Ex2_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Ex2.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Ex2_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Ex2_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Binario_BCD/SegmentDecoder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/project_56/project_56.srcs/sources_1/imports/Binario_BCD/SegmentDecoder.vhd"/>
        <Attr Name="ImportTime" Val="1391971760"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/max_min.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/ex57/project_57.srcs/sources_1/new/max_min.vhd"/>
        <Attr Name="ImportTime" Val="1464247304"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Binario_BCD/DidplayControl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/project_56/project_56.srcs/sources_1/imports/Binario_BCD/DidplayControl.vhd"/>
        <Attr Name="ImportTime" Val="1391972085"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ex57.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/ex57/project_57.srcs/sources_1/new/ex57.vhd"/>
        <Attr Name="ImportTime" Val="1464247304"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe_from_java_ex2.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Ex2"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Nexys-4 XDC/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/Nexys-4 XDC/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1421964931"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0"/>
</GenRun>
