FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LOCKOUT*\I";
2"GTRIGH_ECL\I";
3"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
4"UN$1$CAEN$I3$CLK";
5"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
6"ASYNC_DELAY_OUT\I";
7"ASYNC_PULSE_OUT\I";
8"UN$1$GENERICUTILITIES$I11$CLRCNT";
9"EXT_PED_OUT\I";
10"UN$1$CAEN$I3$DATARDY";
11"UN$1$CNTRLREGISTER$I2$ECALSETUP";
12"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
13"DGTH\I";
14"UN$1$COMPARATORS$I13$DATARDY";
15"UN$1$COMPARATORS$I13$LETUNE";
16"TUNE_COMP_OUTH\I";
17"TUNE_COMP_OUTL\I";
18"FAST_COMP_OUTL\I";
19"FAST_COMP_OUTH\I";
20"UN$1$CAEN$I3$DATA";
21"FAST_ANPULSE\I";
22"TUNE_ANPULSE\I";
23"TUBII_RT\I";
24"DGTL\I";
25"UN$1$3MERGE$I6$Y";
26"SYNC_DELAY_IN\I";
27"SYNC_PULSE_OUT\I";
28"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
29"GND\G";
30"UN$1$GTDELAYS$I4$LEDGT";
31"EXTTRIG<15..0>\I";
32"LOCKOUT\I";
33"UN$1$3MERGE$I8$Y";
34"UN$1$GENERICUTILITIES$I11$PULSE";
35"GTRIGL_ECL\I";
36"UN$1$CLOCKS$I15$LE";
37"UN$1$CLOCKS$I15$DATARDY";
38"UN$1$MICROZEDCONNECTION$I10$SPKR";
39"TELLIE_DELAY_IN\I";
40"TELLIE_DELAY_OUT\I";
41"SMELLIE_PULSE_OUT\I";
42"UN$1$3MERGE$I6$C";
43"UN$1$3MERGE$I8$B";
44"SMELLIE_DELAY_OUT\I";
45"SMELLIE_DELAY_IN\I";
46"SYNC_DELAY_OUT\I";
47"UN$1$CNTRLREGISTER$I2$DATAOUT";
48"RAWTRIGS<3..0>";
49"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
50"UN$1$CNTRLREGISTER$I2$DATARDY";
51"UN$1$CLOCKS$I15$MISSEDCLOCK";
52"UN$1$CLOCKS$I15$FOX200MHZ";
53"TELLIE_PULSE_OUT\I";
54"ASYNC_DELAY_IN\I";
55"UN$1$CLOCKS$I15$CLOCK100";
56"TUB_CLK_IN\I";
57"UN$1$CNTRLREGISTER$I2$LE";
58"UN$1$CLOCKS$I15$DEFAULTSELECT";
59"UN$1$CNTRLREGISTER$I2$LOSELECT";
60"CLOCK100_OUTH\I";
61"UN$1$3MERGE$I8$C";
62"UN$1$3MERGE$I8$A";
63"CLOCK100_OUTL\I";
64"CLOCK200_OUTL\I";
65"CLOCK200_OUTH\I";
66"ANPULSEIN<11..0>\I";
67"SCOPE_OUT<7..0>";
68"SYNCH_ECL\I";
69"CAEN_OUT<7..0>\I";
70"SYNC24L_ECL\I";
71"MTCD_LO*\I";
72"UN$1$3MERGE$I6$B";
73"UN$1$3MERGE$I6$A";
74"UN$1$CAEN$I3$LE";
75"EXT_PED_IN\I";
76"SYNC24L_LVDS\I";
77"SYNC24H_LVDS\I";
78"SYNCL_LVDS\I";
79"SYNCH_LVDS\I";
80"SYNC24H_ECL\I";
81"SYNCL_ECL\I";
82"GND\G";
83"VCC\G";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUBII_RT_OUT"23;
"100MHZ_CLK_IN"55;
"SYNC_PULSE_OUT"27;
"SMELLIE_DELAY_OUT"44;
"SMELLIE_DELAY_IN"45;
"SMELLIE_PULSE_OUT"41;
"ASYNC_DELAY_IN"54;
"ASYNC_DELAY_OUT"5;
"SYNC_DELAY_OUT"46;
"SYNC_DELAY_IN"26;
"ASYNC_PULSE_OUT"28;
"TELLIE_DELAY_IN"39;
"TELLIE_PULSE_OUT"53;
"SPKR"38;
"TUBIITIME_DATA_RDY"37;
"FOX_200MHZ_IN"52;
"USING_BCKP"51;
"EXTTRIG<0..15>"31;
"LOAD_ENABLE<0..2>"25;
"COMP_RDY"14;
"TELLIE_DELAY_OUT"40;
"CNTRL_RDY"50;
"CAEN_RDY"10;
"DATA"20;
"CLK"4;
"LATCH_DISPLAY"49;
"CNT_PULSE"34;
"CLR_CNT"8;
"RAWTRIGS_IN<3..0>"48;
"CNTRL_REGISTER_CHK"47;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"7;
"ASYNC_DELAY_OUT"6;
"LE_ASYNC_DELAY"12;
"LE_ASYNC_PULSE"3;
"DATA"20;
"CLK"4;
"ASYNC_DELAY_IN"5;
"ASYNC_PULSE_IN"28;
"PULSE"34;
"LATCH_DISPLAY"49;
"ALLOW_COUNT"62;
"TEST_DISPLAY"43;
"DISPLAY_ZEROES"61;
"CLR_CNT"8;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"1;
"DGTH"13;
"GTRIG"2;
"TUNE_PULSE"22;
"FAST_PULSE"21;
"DATA"20;
"CLK"4;
"DATA_RDY"14;
"LE_TUNE"15;
"FAST_COMP_OUTH"19;
"FAST_COMP_OUTL"18;
"TUNE_COMP_OUTH"17;
"TUNE_COMP_OUTL"16;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"58;
"CLOCK100"55;
"FOX200MHZ"
VHDL_MODE"OUT"52;
"CLOCK200_OUTH"65;
"CLOCK200_OUTL"64;
"CLK100_OUTL"
VHDL_MODE"OUT"63;
"CLK100_OUTH"
VHDL_MODE"OUT"60;
"MISSEDCLOCK"
VHDL_MODE"OUT"51;
"SR_CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"20;
"TUB_CLK_IN"56;
"LE"
VHDL_MODE"IN"36;
"DATA_RDY"
VHDL_MODE"IN"37;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"0;
"DATA_OUT"47;
"ECAL_SETUP"11;
"LO_SELECT"59;
"DEFAULT_CLK_SELECT"58;
"DATA_RDY"50;
"LE"57;
"CLK"4;
"DATA"20;
"DISPLAY<2..0>"33;
%"CAEN"
"1","(3525,1850)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SYNCH_ECL"68;
"GTRIGL_ECL"35;
"GTRIGH_ECL"2;
"CAEN_OUT<7..0>"69;
"SCOPE_OUT<7..0>"67;
"AN_PULSE_IN<11..0>"66;
"SYNCL_ECL"81;
"SYNC24H_ECL"80;
"SYNC24L_ECL"70;
"SYNCH_LVDS"79;
"SYNCL_LVDS"78;
"SYNC24H_LVDS"77;
"SYNC24L_LVDS"76;
"DATA_RDY"
VHDL_MODE"IN"10;
"CLK"
VHDL_MODE"IN"4;
"LE"
VHDL_MODE"IN"74;
"DATA"
VHDL_MODE"IN"20;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"MTCD_LO* \B"71;
"GTRIGL"35;
"GTRIGH"2;
"LE_DGT"30;
"DATA"20;
"CLK"4;
"SELECT_LO_SRC"59;
"DGTH"13;
"DGTL"24;
"LOCKOUT* \B"1;
"LOCKOUT"32;
%"HCT238"
"1","(2125,1425)","0","ttl","I5";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"42;
"A1"72;
"A0"73;
"E3"83;
"E2 \B"82;
"E1 \B"29;
"Y7"3;
"Y6"12;
"Y5"36;
"Y4"15;
"Y3"0;
"Y2"57;
"Y1"30;
"Y0"74;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"73;
"B\NWC\NAC"72;
"C\NWC\NAC"42;
"Y\NWC\NAC"25;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"75;
"EXT_PED_OUT"9;
"GTRIG"2;
"ECAL_ACTIVE"11;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"62;
"B\NWC\NAC"43;
"C\NWC\NAC"61;
"Y\NWC\NAC"33;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"38;
END.
