$date
	Sun Oct 23 00:37:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#676027
b10100 !
1"
#676030
b10100 &
b10100 %
1$
#676031
0"
#676034
b1010 &
b1010 %
#676038
b101 &
b101 %
#676042
b10000 &
b10000 %
#676046
b1000 &
b1000 %
#676050
b100 &
b100 %
#676054
b10 &
b10 %
#676058
b1 &
b1 %
1#
#676062
b0 &
0#
b0 %
0$
#1616703
b1010 !
1"
#1616706
b1010 &
b1010 %
1$
#1616707
0"
#1616710
b101 &
b101 %
#1616714
b10000 &
b10000 %
#1616718
b1000 &
b1000 %
#1616722
b100 &
b100 %
#1616726
b10 &
b10 %
#1616730
b1 &
b1 %
1#
#1616734
b0 &
0#
b0 %
0$
#2623477
b10011 !
1"
#2623478
b10011 &
b10011 %
1$
#2623479
0"
#2623482
b111010 &
b111010 %
#2623486
b11101 &
b11101 %
#2623490
b1011000 &
b1011000 %
#2623494
b101100 &
b101100 %
#2623498
b10110 &
b10110 %
#2623502
b1011 &
b1011 %
#2623506
b100010 &
b100010 %
#2623510
b10001 &
b10001 %
#2623514
b110100 &
b110100 %
#2623518
b11010 &
b11010 %
#2623522
b1101 &
b1101 %
#2623526
b101000 &
b101000 %
#2623530
b10100 &
b10100 %
#2623534
b1010 &
b1010 %
#2623538
b101 &
b101 %
#2623542
b10000 &
b10000 %
#2623546
b1000 &
b1000 %
#2623550
b100 &
b100 %
#2623554
b10 &
b10 %
#2623558
b1 &
1#
b1 %
#2623562
b0 &
b0 %
0#
0$
#4500012
