// Seed: 2386694721
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  type_3(
      1, (id_1)
  ); type_4(
      1, 1
  );
  logic id_2;
endmodule
