<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1896" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1896{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1896{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1896{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1896{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1896{left:105px;bottom:1026px;letter-spacing:0.16px;}
#t6_1896{left:145px;bottom:1026px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t7_1896{left:327px;bottom:1026px;letter-spacing:0.14px;}
#t8_1896{left:100px;bottom:1002px;letter-spacing:0.14px;}
#t9_1896{left:150px;bottom:1002px;}
#ta_1896{left:327px;bottom:1002px;letter-spacing:0.13px;}
#tb_1896{left:111px;bottom:978px;letter-spacing:0.19px;}
#tc_1896{left:145px;bottom:978px;letter-spacing:0.14px;}
#td_1896{left:327px;bottom:978px;letter-spacing:0.12px;word-spacing:-0.06px;}
#te_1896{left:111px;bottom:953px;letter-spacing:0.19px;}
#tf_1896{left:145px;bottom:953px;letter-spacing:0.13px;}
#tg_1896{left:327px;bottom:953px;letter-spacing:0.14px;word-spacing:0.01px;}
#th_1896{left:111px;bottom:919px;letter-spacing:0.19px;}
#ti_1896{left:145px;bottom:919px;letter-spacing:0.13px;}
#tj_1896{left:327px;bottom:929px;letter-spacing:0.06px;word-spacing:-0.63px;}
#tk_1896{left:327px;bottom:910px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tl_1896{left:111px;bottom:886px;letter-spacing:0.19px;}
#tm_1896{left:145px;bottom:886px;letter-spacing:0.07px;}
#tn_1896{left:327px;bottom:886px;letter-spacing:0.11px;word-spacing:-0.02px;}
#to_1896{left:111px;bottom:861px;letter-spacing:0.19px;}
#tp_1896{left:145px;bottom:861px;letter-spacing:0.16px;}
#tq_1896{left:327px;bottom:861px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_1896{left:111px;bottom:828px;letter-spacing:0.19px;}
#ts_1896{left:145px;bottom:828px;letter-spacing:0.11px;}
#tt_1896{left:327px;bottom:837px;letter-spacing:0.14px;word-spacing:-0.06px;}
#tu_1896{left:327px;bottom:819px;letter-spacing:0.11px;}
#tv_1896{left:111px;bottom:776px;letter-spacing:0.15px;}
#tw_1896{left:145px;bottom:776px;letter-spacing:0.18px;}
#tx_1896{left:327px;bottom:794px;letter-spacing:0.13px;word-spacing:0.08px;}
#ty_1896{left:327px;bottom:776px;letter-spacing:0.12px;word-spacing:0.03px;}
#tz_1896{left:327px;bottom:758px;letter-spacing:0.12px;}
#t10_1896{left:111px;bottom:733px;letter-spacing:0.19px;}
#t11_1896{left:145px;bottom:733px;}
#t12_1896{left:327px;bottom:733px;letter-spacing:0.13px;}
#t13_1896{left:111px;bottom:709px;letter-spacing:0.19px;}
#t14_1896{left:145px;bottom:709px;letter-spacing:0.2px;}
#t15_1896{left:327px;bottom:709px;letter-spacing:0.06px;word-spacing:0.01px;}
#t16_1896{left:111px;bottom:684px;letter-spacing:0.19px;}
#t17_1896{left:145px;bottom:684px;letter-spacing:0.13px;}
#t18_1896{left:327px;bottom:684px;letter-spacing:0.1px;word-spacing:0.09px;}
#t19_1896{left:111px;bottom:651px;letter-spacing:0.19px;}
#t1a_1896{left:145px;bottom:651px;letter-spacing:0.16px;}
#t1b_1896{left:327px;bottom:660px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t1c_1896{left:327px;bottom:641px;letter-spacing:0.11px;}
#t1d_1896{left:111px;bottom:608px;letter-spacing:0.15px;}
#t1e_1896{left:145px;bottom:608px;letter-spacing:-0.08px;}
#t1f_1896{left:327px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.72px;}
#t1g_1896{left:327px;bottom:599px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1h_1896{left:111px;bottom:574px;letter-spacing:0.19px;}
#t1i_1896{left:145px;bottom:574px;letter-spacing:0.21px;}
#t1j_1896{left:327px;bottom:574px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1k_1896{left:111px;bottom:550px;letter-spacing:0.19px;}
#t1l_1896{left:145px;bottom:550px;letter-spacing:0.16px;}
#t1m_1896{left:327px;bottom:550px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1n_1896{left:111px;bottom:525px;letter-spacing:0.19px;}
#t1o_1896{left:145px;bottom:525px;letter-spacing:0.02px;}
#t1p_1896{left:327px;bottom:525px;letter-spacing:0.1px;word-spacing:0.05px;}
#t1q_1896{left:111px;bottom:501px;letter-spacing:0.19px;}
#t1r_1896{left:150px;bottom:501px;}
#t1s_1896{left:327px;bottom:501px;letter-spacing:0.14px;}
#t1t_1896{left:111px;bottom:467px;letter-spacing:0.19px;}
#t1u_1896{left:145px;bottom:467px;letter-spacing:-0.23px;}
#t1v_1896{left:327px;bottom:476px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1w_1896{left:327px;bottom:458px;letter-spacing:0.06px;word-spacing:0.06px;}
#t1x_1896{left:111px;bottom:424px;letter-spacing:0.19px;}
#t1y_1896{left:145px;bottom:424px;letter-spacing:0.13px;}
#t1z_1896{left:327px;bottom:434px;letter-spacing:0.08px;word-spacing:0.07px;}
#t20_1896{left:327px;bottom:415px;letter-spacing:0.11px;word-spacing:0.02px;}
#t21_1896{left:111px;bottom:391px;letter-spacing:-0.92px;}
#t22_1896{left:150px;bottom:391px;}
#t23_1896{left:327px;bottom:391px;letter-spacing:0.14px;}
#t24_1896{left:111px;bottom:357px;letter-spacing:0.19px;}
#t25_1896{left:145px;bottom:357px;letter-spacing:0.12px;}
#t26_1896{left:327px;bottom:366px;letter-spacing:0.08px;word-spacing:0.04px;}
#t27_1896{left:327px;bottom:348px;letter-spacing:0.11px;word-spacing:0.02px;}
#t28_1896{left:109px;bottom:324px;letter-spacing:0.13px;}
#t29_1896{left:150px;bottom:324px;}
#t2a_1896{left:327px;bottom:324px;letter-spacing:0.14px;}
#t2b_1896{left:115px;bottom:290px;}
#t2c_1896{left:145px;bottom:290px;letter-spacing:0.13px;}
#t2d_1896{left:327px;bottom:299px;letter-spacing:0.12px;}
#t2e_1896{left:327px;bottom:281px;letter-spacing:0.11px;}
#t2f_1896{left:115px;bottom:238px;}
#t2g_1896{left:145px;bottom:238px;letter-spacing:0.14px;}
#t2h_1896{left:327px;bottom:256px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t2i_1896{left:327px;bottom:238px;letter-spacing:0.12px;word-spacing:-0.69px;}
#t2j_1896{left:327px;bottom:220px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2k_1896{left:115px;bottom:186px;}
#t2l_1896{left:145px;bottom:186px;letter-spacing:0.15px;}
#t2m_1896{left:327px;bottom:195px;letter-spacing:0.13px;}
#t2n_1896{left:327px;bottom:177px;letter-spacing:0.11px;word-spacing:0.07px;}
#t2o_1896{left:115px;bottom:143px;}
#t2p_1896{left:145px;bottom:143px;letter-spacing:-0.04px;}
#t2q_1896{left:327px;bottom:153px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2r_1896{left:327px;bottom:134px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t2s_1896{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1896{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1896{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s3_1896{font-size:15px;font-family:Arial_61s;color:#000;}
.s4_1896{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1896" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1896Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1896" style="-webkit-user-select: none;"><object width="935" height="1210" data="1896/1896.svg" type="image/svg+xml" id="pdf1896" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1896" class="t s1_1896">Obtaining Processor Information Via the CPUID Instruction </span><span id="t2_1896" class="t s1_1896">629 </span>
<span id="t3_1896" class="t s1_1896">24594—Rev. 3.35—June 2023 </span><span id="t4_1896" class="t s1_1896">AMD64 Technology </span>
<span id="t5_1896" class="t s2_1896">Bits </span><span id="t6_1896" class="t s2_1896">Field Name </span><span id="t7_1896" class="t s2_1896">Description </span>
<span id="t8_1896" class="t s3_1896">31:30 </span><span id="t9_1896" class="t s3_1896">— </span><span id="ta_1896" class="t s3_1896">Reserved </span>
<span id="tb_1896" class="t s3_1896">29 </span><span id="tc_1896" class="t s3_1896">BusLockThreshold </span><span id="td_1896" class="t s3_1896">Bus Lock Threshold. </span>
<span id="te_1896" class="t s3_1896">28 </span><span id="tf_1896" class="t s3_1896">NestedVirtVmcbAddrChk </span><span id="tg_1896" class="t s3_1896">Guest VMCB address check. </span>
<span id="th_1896" class="t s3_1896">27 </span><span id="ti_1896" class="t s3_1896">ExtLvtAvicAccessChg </span>
<span id="tj_1896" class="t s3_1896">Extended Interrupt Local Vector Table Register AVIC Access changes. See </span>
<span id="tk_1896" class="t s3_1896">“Virtual APIC Register Accesses.” </span>
<span id="tl_1896" class="t s3_1896">26 </span><span id="tm_1896" class="t s3_1896">IbsVirt </span><span id="tn_1896" class="t s3_1896">IBS Virtualization. See “Instruction-Based Sampling Virtualization.” </span>
<span id="to_1896" class="t s3_1896">25 </span><span id="tp_1896" class="t s3_1896">VNMI </span><span id="tq_1896" class="t s3_1896">NMI Virtualization. See “NMI Virtualization.” </span>
<span id="tr_1896" class="t s3_1896">24 </span><span id="ts_1896" class="t s3_1896">TlbiCtl </span>
<span id="tt_1896" class="t s3_1896">INVLPGB/TLBSYNC hypervisor enable in VMCB and TLBSYNC intercept </span>
<span id="tu_1896" class="t s3_1896">support. </span>
<span id="tv_1896" class="t s3_1896">23 </span><span id="tw_1896" class="t s3_1896">HOST_MCE_OVERRIDE </span>
<span id="tx_1896" class="t s3_1896">When host CR4.MCE=1 and guest CR4.MCE=0, machine check </span>
<span id="ty_1896" class="t s3_1896">exceptions (#MC) in a guest do not cause shutdown and are always </span>
<span id="tz_1896" class="t s3_1896">intercepted. </span>
<span id="t10_1896" class="t s3_1896">22 </span><span id="t11_1896" class="t s3_1896">— </span><span id="t12_1896" class="t s3_1896">Reserved </span>
<span id="t13_1896" class="t s3_1896">21 </span><span id="t14_1896" class="t s3_1896">ROGPT </span><span id="t15_1896" class="t s3_1896">Read-Only Guest Page Table feature support. See “Nested Table Walk.” </span>
<span id="t16_1896" class="t s3_1896">20 </span><span id="t17_1896" class="t s3_1896">SpecCtrl </span><span id="t18_1896" class="t s3_1896">SPEC_CTRL virtualization. </span>
<span id="t19_1896" class="t s3_1896">19 </span><span id="t1a_1896" class="t s3_1896">SSSCheck </span>
<span id="t1b_1896" class="t s3_1896">SVM supervisor shadow stack restrictions. See “Supervisor Shadow Stack </span>
<span id="t1c_1896" class="t s3_1896">Restrictions.” </span>
<span id="t1d_1896" class="t s3_1896">18 </span><span id="t1e_1896" class="t s3_1896">x2AVIC </span>
<span id="t1f_1896" class="t s3_1896">Support for the AMD advanced virtual interrupt controller for x2APIC mode. </span>
<span id="t1g_1896" class="t s3_1896">See “Advanced Virtual Interrupt Controller.” </span>
<span id="t1h_1896" class="t s3_1896">17 </span><span id="t1i_1896" class="t s3_1896">GMET </span><span id="t1j_1896" class="t s3_1896">Guest Mode Execution Trap. </span>
<span id="t1k_1896" class="t s3_1896">16 </span><span id="t1l_1896" class="t s3_1896">VGIF </span><span id="t1m_1896" class="t s3_1896">Virtualize the Global Interrupt Flag. See “Nested Virtualization.” </span>
<span id="t1n_1896" class="t s3_1896">15 </span><span id="t1o_1896" class="t s3_1896">VMSAVEvirt </span><span id="t1p_1896" class="t s3_1896">VMSAVE and VMLOAD virtualization. See “Nested Virtualization.” </span>
<span id="t1q_1896" class="t s3_1896">14 </span><span id="t1r_1896" class="t s3_1896">— </span><span id="t1s_1896" class="t s3_1896">Reserved </span>
<span id="t1t_1896" class="t s3_1896">13 </span><span id="t1u_1896" class="t s3_1896">AVIC </span>
<span id="t1v_1896" class="t s3_1896">Support for the AMD advanced virtual interrupt controller. See “Advanced </span>
<span id="t1w_1896" class="t s3_1896">Virtual Interrupt Controller.” </span>
<span id="t1x_1896" class="t s3_1896">12 </span><span id="t1y_1896" class="t s3_1896">PauseFilterThreshold </span>
<span id="t1z_1896" class="t s3_1896">PAUSE filter threshold. Indicates support for the PAUSE filter cycle count </span>
<span id="t20_1896" class="t s3_1896">threshold. See “Pause Intercept Filtering.” </span>
<span id="t21_1896" class="t s3_1896">11 </span><span id="t22_1896" class="t s3_1896">— </span><span id="t23_1896" class="t s3_1896">Reserved </span>
<span id="t24_1896" class="t s3_1896">10 </span><span id="t25_1896" class="t s3_1896">PauseFilter </span>
<span id="t26_1896" class="t s3_1896">Pause intercept filter. Indicates support for the pause intercept filter. See </span>
<span id="t27_1896" class="t s3_1896">“Pause Intercept Filtering.” </span>
<span id="t28_1896" class="t s3_1896">9:8 </span><span id="t29_1896" class="t s3_1896">— </span><span id="t2a_1896" class="t s3_1896">Reserved </span>
<span id="t2b_1896" class="t s3_1896">7 </span><span id="t2c_1896" class="t s3_1896">DecodeAssists </span>
<span id="t2d_1896" class="t s3_1896">Decode assists. Indicates support for the decode assists. See “Decode </span>
<span id="t2e_1896" class="t s3_1896">Assists.” </span>
<span id="t2f_1896" class="t s3_1896">6 </span><span id="t2g_1896" class="t s3_1896">FlushByAsid </span>
<span id="t2h_1896" class="t s3_1896">Flush by ASID. Indicates that TLB flush events, including CR3 writes and </span>
<span id="t2i_1896" class="t s3_1896">CR4.PGE toggles, flush only the current ASID's TLB entries. Also indicates </span>
<span id="t2j_1896" class="t s3_1896">support for the extended VMCB TLB_Control. See “TLB Control.” </span>
<span id="t2k_1896" class="t s3_1896">5 </span><span id="t2l_1896" class="t s3_1896">VmcbClean </span>
<span id="t2m_1896" class="t s3_1896">VMCB clean bits. Indicates support for VMCB clean bits. See “VMCB </span>
<span id="t2n_1896" class="t s3_1896">Clean Bits.” </span>
<span id="t2o_1896" class="t s3_1896">4 </span><span id="t2p_1896" class="t s3_1896">TscRateMsr </span>
<span id="t2q_1896" class="t s3_1896">MSR based TSC rate control. Indicates support for MSR TSC ratio </span>
<span id="t2r_1896" class="t s3_1896">MSRC000_0104. See “TSC Ratio MSR (C000_0104h).” </span>
<span id="t2s_1896" class="t s4_1896">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
