<!DOCTYPE HTML>
<html lang="en">
  <head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

    <title>Kaniz Mishty</title>

    <meta name="author" content="Kaniz Mishty">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    <link rel="icon" type="image/png" href="images/au_logo.jpeg">
  </head>

  <body>
    <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
      <tr style="padding:0px">
        <td style="padding:0px">

          <!-- Initial Intro -->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr style="padding:0px">
              <td style="padding:2.5%;width:63%;vertical-align:middle">
                <p style="text-align:center">
                  <name>Kaniz Mishty</name>
                </p>
                <p>I am a doctoral student at <a href="https://eng.auburn.edu/ece/"> Electrical and Computer Engineering</a> at <a href="https://auburn.edu/"> Auburn University</a> under the guidance of 
                  <a href="https://www.eng.auburn.edu/~mzs0190/index.html">Dr. Mehdi Sadi</a>. My primary research focus is on <b>designing PPA optimized AI hardware both for data center and edge devices</b> and <b>ML enabled ASIC design flow</b>. 
                  <p>I have spent my summer'21 at <b> Silicon Valley</b> interning with <a href="https://www.qualcomm.com/">Qualcomm</a>. 
                  There I got the opportunity to closely work with the Qualcomm AI team and Implementation team.</p>

                <p style="text-align:center">
                  <a href="mailto:kzm0114@auburn.edu">Email</a> &nbsp/&nbsp
                  <a href="https://scholar.google.com/">Google Scholar</a> &nbsp/&nbsp
                  <a href="https://www.linkedin.com/in/kaniz-fatema-mishty-7b48ab15a/">LinkedIn</a> &nbsp/&nbsp
                  <a href="">CV</a> <!--&nbsp/&nbsp-->
                
                </p>
              </td>

              <!-- Picture -->
              <td style="padding:2.5%;width:40%;max-width:40%">

                <!-- Orig Pic Format -->
                <a href="images/kaniz.png"><img style="width:100%;max-width:100%;border-radius:50%;" alt="profile photo" src="images/kaniz.png" class="image fit"></a>

              </td>
            </tr>
          </tbody></table>
          <!--Education-->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
              <td style="padding:20px;width:100%;vertical-align:middle">
                <heading>Education</heading>
              </td>
            </tr>
          </tbody></table>
         <!--Education details-->
         <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
           
           <tr>
            <td style="padding:10px;width:20%;vertical-align:middle"><a href="https://eng.auburn.edu/ece/"><img src="images/au_logo.jpeg" width="100px" height="auto"></a>
           <td>PhD in Electrical and Computer Engineering, AU, USA</td>    
           <td style="align-items:left;">(January 2020 - Present)</td>    
          </tr>
          <tr>
            <td style="padding:10px;width:20%;vertical-align:middle"><a href="https://www.kuet.ac.bd/"><img src="images/kuet_logo_1.png" width="100px" height="auto"></a>
           <td>BSc in Electronics and Communication Engineering, KUET, Bangladesh</td>    
           <td style="align-items:left;">(June 2018)</td>    
          </tr>
         </tbody></table>

          <!-- Publications title -->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
              <td style="padding:20px;width:100%;vertical-align:middle">
                <heading>Publications</heading>
               
              </td>
            </tr>
          </tbody></table>

          <!-- Paper Details -->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
              <!-- Paper Image (Col 1) -->
              <td style="padding:20px;width:25%;vertical-align:middle">
                <div class="one">
                  <img src="images/paper_pic.png" width="175px" height = "150"> 
                </div>
              </td>

              <!-- Paper Description (Col 2) -->
              <td style="padding:20px;width:75%;vertical-align:middle">
                <papertitle><a href="https://arxiv.org/abs/2104.02199v1">Designing Efficient and High-performance AI Accelerators with Customized STT-MRAM</a></papertitle>
                <p>This work proposes a reconfigurable core for AI applications and using some clever techniques in memory system it achieves 75% area and 3% energy improvements at iso-accuracy</p>
              </td>
            </tr>

        


          </tbody></table>
          <br>

          <!--Experience-->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
           <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">
            <heading>Experience</heading>
             </td>
             </tr>
          </tbody></table>

           <!--Experience details-->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <col width="20">
            <col width="160">
            <col width="60">
          <tr>
           <td style="padding:10px;width:20%;vertical-align:middle"><a href="https://www.qualcomm.com/"><img src="images/qualcomm_logo.png" width="100px" height="auto"></a></td>
           <td>Interim Engineering Intern</td>    
           <td>(May 2021 - August 2021)</td></tr>   
           <tr><td></td>
            <td colspan="2"><ul>
              <li> <i>I was a part of developing and evaluating an ML tool that identifies the design bottlenecks at early stages and predicts the strategies that can be adopted during synthesis of HDL codes to achieve optimized PPA at minimal iteration</i></li>
              <li><i> Analyzed the efficientcy of ML/AI in STA analysis </i> </li>
              <li><i>Studied and explored the ins and outs of <b>Synthesis</b> and <b>Post PnR STA</b> of ASIC design flow</i></li>
             </ul><!--</tr>--></td>
          </tr>
        
        <tr>
         <td style="padding:10px;width:20%;vertical-align:middle"><a href="https:"><img src="images/au_logo.jpeg" width="100px" height="auto"></a>
          <td>Graduate Research Assistant @ <a href="https://www.eng.auburn.edu/~mzs0190/index.html">AI & Neuromorphic Computing Lab</a></td>    
            <td>(June 2020 - Present)</td>    
    <tr>
      <td></td>
      <td colspan="2"><ul>
        <li><i>Trying to solve the AI hardware memory bottleneck</i></li>
      <li><i>Exploring Design Technology Cooptimization (DTCO) and System Technology Cooptimization(STCO) for AI hardware</i></li>
      <li><i>Automating ASIC design flow in resource and time constraint environment</i></li>
    </ul></td>
    </tr>

   </tr>
  </tbody></table>



          <!-- Table for Credits Akhilesh's Style-->
          <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
            <tr>
              <td>
                <br>
                <p align="right">
                  <font size="2">
                    Website style cloned from <a href="https://github.com/jonbarron/jonbarron_website">Jon Barron's website</a>
                  </font>
                </p>
              </td>
            </tr>
          </table>
      
        </td>
      </tr>
    </table>
  </body>

</html>
