vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/MIPS_RISK_PipelinedProcessor.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf
source_file = 1, imem
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf
source_file = 1, dmem
design_name = top_level
instance = comp, \output_sys[7]~output\, output_sys[7]~output, top_level, 1
instance = comp, \output_sys[6]~output\, output_sys[6]~output, top_level, 1
instance = comp, \output_sys[5]~output\, output_sys[5]~output, top_level, 1
instance = comp, \output_sys[4]~output\, output_sys[4]~output, top_level, 1
instance = comp, \output_sys[3]~output\, output_sys[3]~output, top_level, 1
instance = comp, \output_sys[2]~output\, output_sys[2]~output, top_level, 1
instance = comp, \output_sys[1]~output\, output_sys[1]~output, top_level, 1
instance = comp, \output_sys[0]~output\, output_sys[0]~output, top_level, 1
instance = comp, \IMEM_out[31]~output\, IMEM_out[31]~output, top_level, 1
instance = comp, \IMEM_out[30]~output\, IMEM_out[30]~output, top_level, 1
instance = comp, \IMEM_out[29]~output\, IMEM_out[29]~output, top_level, 1
instance = comp, \IMEM_out[28]~output\, IMEM_out[28]~output, top_level, 1
instance = comp, \IMEM_out[27]~output\, IMEM_out[27]~output, top_level, 1
instance = comp, \IMEM_out[26]~output\, IMEM_out[26]~output, top_level, 1
instance = comp, \IMEM_out[25]~output\, IMEM_out[25]~output, top_level, 1
instance = comp, \IMEM_out[24]~output\, IMEM_out[24]~output, top_level, 1
instance = comp, \IMEM_out[23]~output\, IMEM_out[23]~output, top_level, 1
instance = comp, \IMEM_out[22]~output\, IMEM_out[22]~output, top_level, 1
instance = comp, \IMEM_out[21]~output\, IMEM_out[21]~output, top_level, 1
instance = comp, \IMEM_out[20]~output\, IMEM_out[20]~output, top_level, 1
instance = comp, \IMEM_out[19]~output\, IMEM_out[19]~output, top_level, 1
instance = comp, \IMEM_out[18]~output\, IMEM_out[18]~output, top_level, 1
instance = comp, \IMEM_out[17]~output\, IMEM_out[17]~output, top_level, 1
instance = comp, \IMEM_out[16]~output\, IMEM_out[16]~output, top_level, 1
instance = comp, \IMEM_out[15]~output\, IMEM_out[15]~output, top_level, 1
instance = comp, \IMEM_out[14]~output\, IMEM_out[14]~output, top_level, 1
instance = comp, \IMEM_out[13]~output\, IMEM_out[13]~output, top_level, 1
instance = comp, \IMEM_out[12]~output\, IMEM_out[12]~output, top_level, 1
instance = comp, \IMEM_out[11]~output\, IMEM_out[11]~output, top_level, 1
instance = comp, \IMEM_out[10]~output\, IMEM_out[10]~output, top_level, 1
instance = comp, \IMEM_out[9]~output\, IMEM_out[9]~output, top_level, 1
instance = comp, \IMEM_out[8]~output\, IMEM_out[8]~output, top_level, 1
instance = comp, \IMEM_out[7]~output\, IMEM_out[7]~output, top_level, 1
instance = comp, \IMEM_out[6]~output\, IMEM_out[6]~output, top_level, 1
instance = comp, \IMEM_out[5]~output\, IMEM_out[5]~output, top_level, 1
instance = comp, \IMEM_out[4]~output\, IMEM_out[4]~output, top_level, 1
instance = comp, \IMEM_out[3]~output\, IMEM_out[3]~output, top_level, 1
instance = comp, \IMEM_out[2]~output\, IMEM_out[2]~output, top_level, 1
instance = comp, \IMEM_out[1]~output\, IMEM_out[1]~output, top_level, 1
instance = comp, \IMEM_out[0]~output\, IMEM_out[0]~output, top_level, 1
instance = comp, \PC_out[31]~output\, PC_out[31]~output, top_level, 1
instance = comp, \PC_out[30]~output\, PC_out[30]~output, top_level, 1
instance = comp, \PC_out[29]~output\, PC_out[29]~output, top_level, 1
instance = comp, \PC_out[28]~output\, PC_out[28]~output, top_level, 1
instance = comp, \PC_out[27]~output\, PC_out[27]~output, top_level, 1
instance = comp, \PC_out[26]~output\, PC_out[26]~output, top_level, 1
instance = comp, \PC_out[25]~output\, PC_out[25]~output, top_level, 1
instance = comp, \PC_out[24]~output\, PC_out[24]~output, top_level, 1
instance = comp, \PC_out[23]~output\, PC_out[23]~output, top_level, 1
instance = comp, \PC_out[22]~output\, PC_out[22]~output, top_level, 1
instance = comp, \PC_out[21]~output\, PC_out[21]~output, top_level, 1
instance = comp, \PC_out[20]~output\, PC_out[20]~output, top_level, 1
instance = comp, \PC_out[19]~output\, PC_out[19]~output, top_level, 1
instance = comp, \PC_out[18]~output\, PC_out[18]~output, top_level, 1
instance = comp, \PC_out[17]~output\, PC_out[17]~output, top_level, 1
instance = comp, \PC_out[16]~output\, PC_out[16]~output, top_level, 1
instance = comp, \PC_out[15]~output\, PC_out[15]~output, top_level, 1
instance = comp, \PC_out[14]~output\, PC_out[14]~output, top_level, 1
instance = comp, \PC_out[13]~output\, PC_out[13]~output, top_level, 1
instance = comp, \PC_out[12]~output\, PC_out[12]~output, top_level, 1
instance = comp, \PC_out[11]~output\, PC_out[11]~output, top_level, 1
instance = comp, \PC_out[10]~output\, PC_out[10]~output, top_level, 1
instance = comp, \PC_out[9]~output\, PC_out[9]~output, top_level, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, top_level, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, top_level, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, top_level, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, top_level, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, top_level, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, top_level, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, top_level, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, top_level, 1
instance = comp, \PC_out[0]~output\, PC_out[0]~output, top_level, 1
instance = comp, \output_sel[0]~input\, output_sel[0]~input, top_level, 1
instance = comp, \output_sel[1]~input\, output_sel[1]~input, top_level, 1
instance = comp, \output_sel[2]~input\, output_sel[2]~input, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|dec|Equal0~1\, inst3|\loop0:7:mux_i|dec|Equal0~1, top_level, 1
instance = comp, \clk~input\, clk~input, top_level, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, top_level, 1
instance = comp, \~GND\, ~GND, top_level, 1
instance = comp, \global_reset~input\, global_reset~input, top_level, 1
instance = comp, \global_reset~inputclkctrl\, global_reset~inputclkctrl, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|master|q_t~0\, inst1|PC_reg|\loop0:2:dff|master|q_t~0, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|master|q_t\, inst1|PC_reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|slave|q_t\, inst1|PC_reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[1]\, inst|PC_inc_adder|a_inc1[1], top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|master|q_t\, inst1|PC_reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:3:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|slave|q_t\, inst1|PC_reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[2]\, inst|PC_inc_adder|a_inc1[2], top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|master|q_t\, inst1|PC_reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:4:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|slave|q_t\, inst1|PC_reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[3]\, inst|PC_inc_adder|a_inc1[3], top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|master|q_t\, inst1|PC_reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:5:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|slave|q_t\, inst1|PC_reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd2~0\, inst|PC_inc_adder|WideAnd2~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[4]\, inst|PC_inc_adder|a_inc1[4], top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|master|q_t\, inst1|PC_reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:6:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|slave|q_t\, inst1|PC_reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[5]\, inst|PC_inc_adder|a_inc1[5], top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|master|q_t\, inst1|PC_reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:7:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|slave|q_t\, inst1|PC_reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \IMEM|srom|rom_block|auto_generated|ram_block1a0\, IMEM|srom|rom_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|Jump\, inst6|MainControlUnit_rkjerh|Jump, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[1]\, inst5|ALU_Ctrl_asa|ALUControl[1], top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[0]~2\, inst5|ALU_Ctrl_asa|ALUControl[0]~2, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[0]~4\, inst5|ALU_Ctrl_asa|ALUControl[0]~4, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[2]\, inst5|ALU_Ctrl_asa|ALUControl[2], top_level, 1
instance = comp, \inst5|ALU|AU|is_sub~2\, inst5|ALU|AU|is_sub~2, top_level, 1
instance = comp, \inst5|ALU|AU|c_in\, inst5|ALU|AU|c_in, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~4\, inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~4, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0\, inst5|ALU|mux2|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~2\, inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_ovfl~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[3]\, inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|sum[3], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~2, top_level, 1
instance = comp, \inst7|comb~0\, inst7|comb~0, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[6]~0\, inst5|ALU|AU|sub_block|b_out[6]~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~6\, inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~6, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~16\, inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~16, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~11\, inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~11, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~5\, inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~5, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~4\, inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~4, top_level, 1
instance = comp, \inst7|comb~2\, inst7|comb~2, top_level, 1
instance = comp, \inst7|comb~1\, inst7|comb~1, top_level, 1
instance = comp, \inst7|comb~3\, inst7|comb~3, top_level, 1
instance = comp, \inst7|comb~4\, inst7|comb~4, top_level, 1
instance = comp, \inst7|comb~5\, inst7|comb~5, top_level, 1
instance = comp, \inst7|comb~6\, inst7|comb~6, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~2\, inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|sum[3]~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~14\, inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~14, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl\, inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c_ovfl, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[4]~1\, inst5|ALU|AU|sub_block|b_out[4]~1, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~15\, inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c[1]~15, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[5]~2\, inst5|ALU|AU|sub_block|b_out[5]~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~3\, inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~10\, inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~10, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~2\, inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~2, top_level, 1
instance = comp, \inst7|comb~7\, inst7|comb~7, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl~3\, inst5|ALU_Ctrl_asa|ALUControl~3, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:2:tsb|outp~1\, inst7|PC_jump_mux|tsb0|\loop0:2:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~1\, inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~2\, inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~2, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0\, inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~1\, inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~2\, inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~2, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~3\, inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~3, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~1\, inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c[1]~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~5\, inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~5, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~6\, inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~3\, inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~3, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~4\, inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~4, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~6\, inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~6, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~5\, inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~5, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~0\, inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c_ovfl~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~1\, inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c_ovfl~1, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~0\, inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~1\, inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~2\, inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~9\, inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~9, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|dec|Equal0~0\, inst3|\loop0:7:mux_i|dec|Equal0~0, top_level, 1
instance = comp, \DMEM|sram|ram_block|auto_generated|ram_block1a0\, DMEM|sram|ram_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:7:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~8\, inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~8, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~7\, inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~7, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:6:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~6\, inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~7\, inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~7, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:5:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~6\, inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~7\, inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~7, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:4:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~6\, inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~7\, inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~7, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:3:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~6\, inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~7\, inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~7, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:2:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~6\, inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~6, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:1:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:5:tsb|outp~4\, inst3|\loop0:1:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:5:tsb|outp~3\, inst3|\loop0:1:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:4:tsb|outp~0\, inst3|\loop0:0:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:5:tsb|outp~1\, inst3|\loop0:0:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[6]\, inst|PC_inc_adder|a_inc1[6], top_level, 1
instance = comp, \inst1|PC_reg|loop0:8:dff|master|q_t\, inst1|PC_reg|\loop0:8:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:8:dff|slave|q_t\, inst1|PC_reg|\loop0:8:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd5~0\, inst|PC_inc_adder|WideAnd5~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[7]\, inst|PC_inc_adder|a_inc1[7], top_level, 1
instance = comp, \inst1|PC_reg|loop0:9:dff|master|q_t\, inst1|PC_reg|\loop0:9:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:9:dff|slave|q_t\, inst1|PC_reg|\loop0:9:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[8]\, inst|PC_inc_adder|a_inc1[8], top_level, 1
instance = comp, \inst1|PC_reg|loop0:10:dff|master|q_t\, inst1|PC_reg|\loop0:10:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:10:dff|slave|q_t\, inst1|PC_reg|\loop0:10:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[9]\, inst|PC_inc_adder|a_inc1[9], top_level, 1
instance = comp, \inst1|PC_reg|loop0:11:dff|master|q_t\, inst1|PC_reg|\loop0:11:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:11:dff|slave|q_t\, inst1|PC_reg|\loop0:11:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd8~0\, inst|PC_inc_adder|WideAnd8~0, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd8~1\, inst|PC_inc_adder|WideAnd8~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[10]\, inst|PC_inc_adder|a_inc1[10], top_level, 1
instance = comp, \inst1|PC_reg|loop0:12:dff|master|q_t\, inst1|PC_reg|\loop0:12:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:12:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:12:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:12:dff|slave|q_t\, inst1|PC_reg|\loop0:12:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[11]\, inst|PC_inc_adder|a_inc1[11], top_level, 1
instance = comp, \inst1|PC_reg|loop0:13:dff|master|q_t\, inst1|PC_reg|\loop0:13:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:13:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:13:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:13:dff|slave|q_t\, inst1|PC_reg|\loop0:13:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[12]\, inst|PC_inc_adder|a_inc1[12], top_level, 1
instance = comp, \inst1|PC_reg|loop0:14:dff|master|q_t\, inst1|PC_reg|\loop0:14:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:14:dff|slave|q_t\, inst1|PC_reg|\loop0:14:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd11~0\, inst|PC_inc_adder|WideAnd11~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[13]\, inst|PC_inc_adder|a_inc1[13], top_level, 1
instance = comp, \inst1|PC_reg|loop0:15:dff|master|q_t\, inst1|PC_reg|\loop0:15:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:15:dff|slave|q_t\, inst1|PC_reg|\loop0:15:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[14]\, inst|PC_inc_adder|a_inc1[14], top_level, 1
instance = comp, \inst1|PC_reg|loop0:16:dff|master|q_t\, inst1|PC_reg|\loop0:16:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:16:dff|slave|q_t\, inst1|PC_reg|\loop0:16:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd14~0\, inst|PC_inc_adder|WideAnd14~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[15]\, inst|PC_inc_adder|a_inc1[15], top_level, 1
instance = comp, \inst1|PC_reg|loop0:17:dff|master|q_t\, inst1|PC_reg|\loop0:17:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:17:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:17:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:17:dff|slave|q_t\, inst1|PC_reg|\loop0:17:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd14~1\, inst|PC_inc_adder|WideAnd14~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[16]\, inst|PC_inc_adder|a_inc1[16], top_level, 1
instance = comp, \inst1|PC_reg|loop0:18:dff|master|q_t\, inst1|PC_reg|\loop0:18:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:18:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:18:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:18:dff|slave|q_t\, inst1|PC_reg|\loop0:18:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[17]\, inst|PC_inc_adder|a_inc1[17], top_level, 1
instance = comp, \inst1|PC_reg|loop0:19:dff|master|q_t\, inst1|PC_reg|\loop0:19:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:19:dff|slave|q_t\, inst1|PC_reg|\loop0:19:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[18]\, inst|PC_inc_adder|a_inc1[18], top_level, 1
instance = comp, \inst1|PC_reg|loop0:20:dff|master|q_t\, inst1|PC_reg|\loop0:20:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:20:dff|slave|q_t\, inst1|PC_reg|\loop0:20:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd17~0\, inst|PC_inc_adder|WideAnd17~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[19]\, inst|PC_inc_adder|a_inc1[19], top_level, 1
instance = comp, \inst1|PC_reg|loop0:21:dff|master|q_t\, inst1|PC_reg|\loop0:21:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:21:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:21:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:21:dff|slave|q_t\, inst1|PC_reg|\loop0:21:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd20~0\, inst|PC_inc_adder|WideAnd20~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[20]\, inst|PC_inc_adder|a_inc1[20], top_level, 1
instance = comp, \inst1|PC_reg|loop0:22:dff|master|q_t\, inst1|PC_reg|\loop0:22:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:22:dff|slave|q_t\, inst1|PC_reg|\loop0:22:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[21]\, inst|PC_inc_adder|a_inc1[21], top_level, 1
instance = comp, \inst1|PC_reg|loop0:23:dff|master|q_t\, inst1|PC_reg|\loop0:23:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:23:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:23:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:23:dff|slave|q_t\, inst1|PC_reg|\loop0:23:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd20~1\, inst|PC_inc_adder|WideAnd20~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[22]\, inst|PC_inc_adder|a_inc1[22], top_level, 1
instance = comp, \inst1|PC_reg|loop0:24:dff|master|q_t\, inst1|PC_reg|\loop0:24:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:24:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:24:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:24:dff|slave|q_t\, inst1|PC_reg|\loop0:24:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[23]\, inst|PC_inc_adder|a_inc1[23], top_level, 1
instance = comp, \inst1|PC_reg|loop0:25:dff|master|q_t\, inst1|PC_reg|\loop0:25:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:25:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:25:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:25:dff|slave|q_t\, inst1|PC_reg|\loop0:25:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[24]\, inst|PC_inc_adder|a_inc1[24], top_level, 1
instance = comp, \inst1|PC_reg|loop0:26:dff|master|q_t\, inst1|PC_reg|\loop0:26:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:26:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:26:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:26:dff|slave|q_t\, inst1|PC_reg|\loop0:26:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd23~0\, inst|PC_inc_adder|WideAnd23~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[25]\, inst|PC_inc_adder|a_inc1[25], top_level, 1
instance = comp, \inst1|PC_reg|loop0:27:dff|master|q_t\, inst1|PC_reg|\loop0:27:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:27:dff|slave|q_t\, inst1|PC_reg|\loop0:27:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[26]\, inst|PC_inc_adder|a_inc1[26], top_level, 1
instance = comp, \inst1|PC_reg|loop0:28:dff|master|q_t\, inst1|PC_reg|\loop0:28:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:28:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:28:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:28:dff|slave|q_t\, inst1|PC_reg|\loop0:28:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[27]\, inst|PC_inc_adder|a_inc1[27], top_level, 1
instance = comp, \inst1|PC_reg|loop0:29:dff|master|q_t\, inst1|PC_reg|\loop0:29:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:29:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:29:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:29:dff|slave|q_t\, inst1|PC_reg|\loop0:29:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd26~0\, inst|PC_inc_adder|WideAnd26~0, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[28]\, inst|PC_inc_adder|a_inc1[28], top_level, 1
instance = comp, \inst1|PC_reg|loop0:30:dff|master|q_t\, inst1|PC_reg|\loop0:30:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:30:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:30:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:30:dff|slave|q_t\, inst1|PC_reg|\loop0:30:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[29]\, inst|PC_inc_adder|a_inc1[29], top_level, 1
instance = comp, \inst1|PC_reg|loop0:31:dff|master|q_t\, inst1|PC_reg|\loop0:31:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:31:dff|slave|q_t~feeder\, inst1|PC_reg|\loop0:31:dff|slave|q_t~feeder, top_level, 1
instance = comp, \inst1|PC_reg|loop0:31:dff|slave|q_t\, inst1|PC_reg|\loop0:31:dff|slave|q_t, top_level, 1
