<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>stream_to_bram</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>stream_to_bram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>577350b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>stream_to_bram_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>577350b2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e775f71</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_DEPTH&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dataout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BRAM_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_w_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_DEPTH</spirit:name>
        <spirit:displayName>Bram Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_DEPTH">11</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_17714663</spirit:name>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/stream_to_bram_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/stream_to_bram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_43027a00</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/stream_to_bram_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/stream_to_bram_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/stream_to_bram_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e775f71</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Stream to BRAM DataMover</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_17714663" spirit:order="3">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">stream_to_bram_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_DEPTH</spirit:name>
      <spirit:displayName>Bram Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_DEPTH">11</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>stream_to_bram_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-08-17T16:48:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b43569_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0dce76_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fcdd9_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288faa00_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8884a14_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dce8f78_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28afd2e2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cc9a05_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc8d2a2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18397fcf_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f37a758_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301ac98e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737b5ec1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca61592_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ebee2f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df64d14_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abe1db6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5511acfd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ca91e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502ac812_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d54d21f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79475c6e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cba16a4_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740ea475_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504c226a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a28f7b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561d9482_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548ea19_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2660d9a2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2f5959_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c174f96_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eeb0e69_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1d0fc6_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4997b56c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512fe25_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14aa97e7_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dd9835_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10570243_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a37a53_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578e7d8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e541e1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bb0e9f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48562221_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fc1949_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55294215_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731c23f2_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475a0709_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185e9140_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8bafeb_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bff458e_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a82bea_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f91451c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3726579c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adb77ef_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259c298d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b45a2ac_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff5876c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26820e2c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c825d63_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223afa3_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58846ef_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422545ce_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208affed_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de38aba_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abc3b54_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759e1342_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b40133c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5760b04b_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741054c_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f02715_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ef2412_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c62d393_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d0b53a_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e5334d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0c57b5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b281e55_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d415bb8_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2336c0_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e458214_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5509e1_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae62fdd_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a915a1d_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cde94f_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48908ded_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52321aec_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c51da26_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edc30f5_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ea2506_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d7d44_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28acfdec_ARCHIVE_LOCATION">d:/Pi-Lab/sounder_fpga/vivado/ip_repo/stream_to_bram_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6eb2e0ec"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fe25f54c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b4e225f1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="657a12bb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6671c596"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
