{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493423002725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493423002730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 00:43:22 2017 " "Processing started: Sat Apr 29 00:43:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493423002730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423002730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IterMultDiv -c IterMultDiv " "Command: quartus_map --read_settings_files=on --write_settings_files=off IterMultDiv -c IterMultDiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423002730 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493423003445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubregn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsubregn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSubRegN-Behavioral " "Found design unit 1: AddSubRegN-Behavioral" {  } { { "AddSubRegN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/AddSubRegN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015435 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSubRegN " "Found entity 1: AddSubRegN" {  } { { "AddSubRegN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/AddSubRegN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterdivcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iterdivcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IterDivCore-Structural " "Found design unit 1: IterDivCore-Structural" {  } { { "IterDivCore.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterDivCore.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015447 ""} { "Info" "ISGN_ENTITY_NAME" "1 IterDivCore " "Found entity 1: IterDivCore" {  } { { "IterDivCore.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterDivCore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itermultcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file itermultcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IterMultCore-Structural " "Found design unit 1: IterMultCore-Structural" {  } { { "IterMultCore.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015452 ""} { "Info" "ISGN_ENTITY_NAME" "1 IterMultCore " "Found entity 1: IterMultCore" {  } { { "IterMultCore.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itermultdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file itermultdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IterMultDiv-Structural " "Found design unit 1: IterMultDiv-Structural" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015459 ""} { "Info" "ISGN_ENTITY_NAME" "1 IterMultDiv " "Found entity 1: IterMultDiv" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itermultdiv_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file itermultdiv_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IterMultDiv_Tb-Stimulus " "Found design unit 1: IterMultDiv_Tb-Stimulus" {  } { { "IterMultDiv_Tb.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015464 ""} { "Info" "ISGN_ENTITY_NAME" "1 IterMultDiv_Tb " "Found entity 1: IterMultDiv_Tb" {  } { { "IterMultDiv_Tb.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainCtrlUnit-Behavioral " "Found design unit 1: MainCtrlUnit-Behavioral" {  } { { "MainCtrlUnit.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/MainCtrlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015470 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainCtrlUnit " "Found entity 1: MainCtrlUnit" {  } { { "MainCtrlUnit.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/MainCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multctrlunit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file multctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultCtrlUnit-Behavioral_4Proc_AsyncOut " "Found design unit 1: MultCtrlUnit-Behavioral_4Proc_AsyncOut" {  } { { "MultCtrlUnit.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MultCtrlUnit-Behavioral_1Proc_SyncOut " "Found design unit 2: MultCtrlUnit-Behavioral_1Proc_SyncOut" {  } { { "MultCtrlUnit.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015474 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultCtrlUnit " "Found entity 1: MultCtrlUnit" {  } { { "MultCtrlUnit.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/MultCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegN-Behavioral " "Found design unit 1: ShiftRegN-Behavioral" {  } { { "ShiftRegN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/ShiftRegN.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegN " "Found entity 1: ShiftRegN" {  } { { "ShiftRegN.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/ShiftRegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423015476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IterMultDiv " "Elaborating entity \"IterMultDiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493423015716 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..4\] IterMultDiv.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[7..4\]\" at IterMultDiv.vhd(9)" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423015921 "|IterMultDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainCtrlUnit MainCtrlUnit:main_ctrl_unit A:behavioral " "Elaborating entity \"MainCtrlUnit\" using architecture \"A:behavioral\" for hierarchy \"MainCtrlUnit:main_ctrl_unit\"" {  } { { "IterMultDiv.vhd" "main_ctrl_unit" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IterMultCore IterMultCore:mult_core A:structural " "Elaborating entity \"IterMultCore\" using architecture \"A:structural\" for hierarchy \"IterMultCore:mult_core\"" {  } { { "IterMultDiv.vhd" "mult_core" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MultCtrlUnit IterMultCore:mult_core\|MultCtrlUnit:control_unit A:behavioral_1proc_syncout " "Elaborating entity \"MultCtrlUnit\" using architecture \"A:behavioral_1proc_syncout\" for hierarchy \"IterMultCore:mult_core\|MultCtrlUnit:control_unit\"" {  } { { "IterMultCore.vhd" "control_unit" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegN IterMultCore:mult_core\|ShiftRegN:multiplicand_reg A:behavioral " "Elaborating entity \"ShiftRegN\" using architecture \"A:behavioral\" for hierarchy \"IterMultCore:mult_core\|ShiftRegN:multiplicand_reg\"" {  } { { "IterMultCore.vhd" "multiplicand_reg" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegN IterMultCore:mult_core\|ShiftRegN:multiplier_reg A:behavioral " "Elaborating entity \"ShiftRegN\" using architecture \"A:behavioral\" for hierarchy \"IterMultCore:mult_core\|ShiftRegN:multiplier_reg\"" {  } { { "IterMultCore.vhd" "multiplier_reg" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddSubRegN IterMultCore:mult_core\|AddSubRegN:result_acc A:behavioral " "Elaborating entity \"AddSubRegN\" using architecture \"A:behavioral\" for hierarchy \"IterMultCore:mult_core\|AddSubRegN:result_acc\"" {  } { { "IterMultCore.vhd" "result_acc" { Text "C:/altera/docs/Aula9/Parte2/IterMultCore.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IterDivCore IterDivCore:div_core A:structural " "Elaborating entity \"IterDivCore\" using architecture \"A:structural\" for hierarchy \"IterDivCore:div_core\"" {  } { { "IterMultDiv.vhd" "div_core" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423016657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493423020740 "|IterMultDiv|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493423020740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493423020986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493423027080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423027080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "IterMultDiv.vhd" "" { Text "C:/altera/docs/Aula9/Parte2/IterMultDiv.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493423030056 "|IterMultDiv|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493423030056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493423030059 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493423030059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493423030059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493423030059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493423030097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 00:43:50 2017 " "Processing ended: Sat Apr 29 00:43:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493423030097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493423030097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493423030097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423030097 ""}
