// Seed: 3599767448
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  tri1 id_5 = 1 != id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_9;
  assign id_8 = 1 ? id_9 : 1 ? id_4 : 1 ? id_3 == id_4 : id_7;
  module_0 modCall_1 (
      id_1,
      id_2
  );
endmodule
