#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Mar 22 15:06:37 2018
# Process ID: 30376
# Current directory: /local/cortesio/projekte/berry_design
# Command line: vivado
# Log file: /local/cortesio/projekte/berry_design/vivado.log
# Journal file: /local/cortesio/projekte/berry_design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /local/cortesio/projekte/berry_design/berry_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/local/cortesio/projekte/axi_stream_counter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/sw/xilinx/vivado_2017.2/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 6347.148 ; gain = 182.984 ; free physical = 10000 ; free virtual = 299443
update_compile_order -fileset sources_1
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6395.871 ; gain = 21.711 ; free physical = 11496 ; free virtual = 300938
open_run impl_1
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/local/cortesio/projekte/berry_design/berry_design.runs/impl_1/.Xil/Vivado-26956-ix1229/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 7216.785 ; gain = 540.703 ; free physical = 10827 ; free virtual = 300299
Finished Parsing XDC File [/local/cortesio/projekte/berry_design/.Xil/Vivado-30376-ix1229/dcp1/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.90 . Memory (MB): peak = 7223.785 ; gain = 7.000 ; free physical = 10818 ; free virtual = 300290
Restored from archive | CPU: 0.960000 secs | Memory: 5.434074 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.90 . Memory (MB): peak = 7223.785 ; gain = 7.000 ; free physical = 10818 ; free virtual = 300290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 68 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 7466.727 ; gain = 1028.141 ; free physical = 10728 ; free virtual = 300188
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:01:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7466.727 ; gain = 0.000 ; free physical = 10193 ; free virtual = 299652
report_utilization: Time (s): cpu = 00:01:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7466.727 ; gain = 0.000 ; free physical = 10193 ; free virtual = 299652
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_0]
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_MOSI_O } ]
endgroup
delete_bd_objs [get_bd_nets axi_timer_0_pwm0] [get_bd_nets axi_timer_0_interrupt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_timer_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SS1_O]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SS2_O]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 687 832} [get_bd_cells axi_dma_0]
set_property location {1 605 835} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
set_property location {1 609 802} [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {32}] [get_bd_cells processing_system7_0]
endgroup
set_property location {0.5 115 618} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 749 682} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {3 659 945} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_1/S00_ACLK]
endgroup
delete_bd_objs [get_bd_ports pwm0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_SCLK_O } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_SPI0_SS_O } ]
endgroup
regenerate_bd_layout
generate_target all [get_files  /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 7648.906 ; gain = 0.000 ; free physical = 10077 ; free virtual = 299667
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8ae1da2c315e4b3f; cache size = 15.671 MB.
export_ip_user_files -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_1_synth_1}
[Thu Mar 22 16:46:03 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_1_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /local/cortesio/projekte/berry_design/berry_design.ip_user_files/sim_scripts -ip_user_files_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files -ipstatic_source_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/modelsim} {questa=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/questa} {ies=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/ies} {vcs=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/vcs} {riviera=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 512M ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM }]
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
generate_target all [get_files  /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7668.914 ; gain = 0.000 ; free physical = 9181 ; free virtual = 298796
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8ae1da2c315e4b3f; cache size = 15.671 MB.
export_ip_user_files -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_auto_pc_2_synth_1 design_1_auto_pc_1_synth_1}
[Thu Mar 22 16:46:57 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_1_synth_1: /local/cortesio/projekte/berry_design/berry_design.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files /local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /local/cortesio/projekte/berry_design/berry_design.ip_user_files/sim_scripts -ip_user_files_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files -ipstatic_source_dir /local/cortesio/projekte/berry_design/berry_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/modelsim} {questa=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/questa} {ies=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/ies} {vcs=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/vcs} {riviera=/local/cortesio/projekte/berry_design/berry_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 554 734} [get_bd_cells axi_gpio_0]
save_bd_design
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 14:29:41 2018...
