Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 20 16:26:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.tws testled_impl_1_syn.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          43.458 ns |         23.011 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 96.4551%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 7.280 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -3.658 ns |   18   |   43.459 ns |  23.010 MHz |       585      |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i2/D                       |   -3.658 ns 
vga_ctrl/rgb__i3/SR                      |   -1.410 ns 
vga_ctrl/rgb__i1/D                       |   -1.106 ns 
vga_ctrl/rgb__i3/D                       |   -1.106 ns 
col_ctrl/poweroffcount_1005__i10/SR      |    6.141 ns 
col_ctrl/poweroffcount_1005__i11/SR      |    6.141 ns 
col_ctrl/poweroffcount_1005__i12/SR      |    6.141 ns 
col_ctrl/poweroffcount_1005__i1/SR       |    6.141 ns 
col_ctrl/poweroffcount_1005__i4/SR       |    6.141 ns 
col_ctrl/poweroffcount_1005__i3/SR       |    6.141 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.466 ns |    1   |        ---- |        ---- |       585      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
enable_gen/pause_c/SP                    |    3.466 ns 
col_ctrl/powercount_1007__i1/SP          |    3.746 ns 
col_ctrl/powercount_1007__i2/SP          |    3.746 ns 
col_ctrl/powercount_1007__i3/SP          |    3.746 ns 
col_ctrl/powercount_1007__i4/SP          |    3.746 ns 
col_ctrl/powercount_1007__i5/SP          |    3.746 ns 
col_ctrl/x_ball_i0_i9/SP                 |    3.746 ns 
col_ctrl/powercount_1007__i6/SP          |    3.746 ns 
col_ctrl/powercount_1007__i7/SP          |    3.746 ns 
col_ctrl/powercount_1007__i8/SP          |    3.746 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
enable_gen/pause_en_c/D                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j18                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
585 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -3.658 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       43.260
-------------------------------------   ------
End-of-path arrival time( ns )          56.370

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391        14.501  7       
x_ball[1]                                                 NET DELAY       0.280        14.781  1       
disp_ctrl/add_989_add_5_1/B1->disp_ctrl/add_989_add_5_1/S1
                                          FA2             B1_TO_S1_DELAY  0.477        15.258  2       
p_ball_N_195[1]                                           NET DELAY       0.280        15.538  1       
disp_ctrl/sub_116_add_2_add_5_3/B0->disp_ctrl/sub_116_add_2_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.477        16.015  1       
disp_ctrl/p_ball_s2_N_732[1]                              NET DELAY       2.075        18.090  1       
disp_ctrl/xpix_9__I_0_69_i4_4_lut/B->disp_ctrl/xpix_9__I_0_69_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        18.567  1       
disp_ctrl/n4_adj_2178                                     NET DELAY       2.075        20.642  1       
disp_ctrl/i18142_3_lut/A->disp_ctrl/i18142_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        21.119  1       
disp_ctrl/n21225                                          NET DELAY       2.075        23.194  1       
disp_ctrl/i18143_3_lut/A->disp_ctrl/i18143_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        23.671  1       
disp_ctrl/n21226                                          NET DELAY       2.075        25.746  1       
disp_ctrl/i18105_3_lut/A->disp_ctrl/i18105_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        26.223  1       
disp_ctrl/n14                                             NET DELAY       2.075        28.298  1       
disp_ctrl/i18176_4_lut/A->disp_ctrl/i18176_4_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        28.775  1       
disp_ctrl/n21259                                          NET DELAY       2.075        30.850  1       
disp_ctrl/i18177_3_lut/A->disp_ctrl/i18177_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        31.327  1       
disp_ctrl/n21260                                          NET DELAY       2.075        33.402  1       
disp_ctrl/i18063_3_lut/A->disp_ctrl/i18063_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        33.879  1       
disp_ctrl/n21146                                          NET DELAY       2.075        35.954  1       
disp_ctrl/i3_4_lut/C->disp_ctrl/i3_4_lut/Z
                                          LUT4            C_TO_Z_DELAY    0.477        36.431  1       
disp_ctrl/p_ball_s2_N_731                                 NET DELAY       2.075        38.506  1       
disp_ctrl/i9_4_lut_adj_347/C->disp_ctrl/i9_4_lut_adj_347/Z
                                          LUT4            C_TO_Z_DELAY    0.477        38.983  1       
disp_ctrl/n22_adj_2283                                    NET DELAY       2.075        41.058  1       
disp_ctrl/i11_4_lut/B->disp_ctrl/i11_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        41.535  1       
disp_ctrl/n24_adj_2275                                    NET DELAY       2.075        43.610  1       
disp_ctrl/i12_4_lut/B->disp_ctrl/i12_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        44.087  1       
disp_ctrl/p_ball_s2                                       NET DELAY       2.075        46.162  1       
disp_ctrl/i6_4_lut_adj_341/A->disp_ctrl/i6_4_lut_adj_341/Z
                                          LUT4            A_TO_Z_DELAY    0.477        46.639  1       
disp_ctrl/n17_adj_2267                                    NET DELAY       2.075        48.714  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        49.191  4       
altcol_N_141                                              NET DELAY       2.075        51.266  1       
disp_ctrl/i1_2_lut/A->disp_ctrl/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        51.743  1       
n4_adj_2369                                               NET DELAY       2.075        53.818  1       
vga_ctrl/i3_4_lut_adj_281/C->vga_ctrl/i3_4_lut_adj_281/Z
                                          LUT4            C_TO_Z_DELAY    0.477        54.295  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY       2.075        56.370  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.410 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.681
-------------------------------------   ------
End-of-path arrival time( ns )          53.791

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391        14.501  7       
x_ball[1]                                                 NET DELAY       0.280        14.781  1       
disp_ctrl/add_989_add_5_1/B1->disp_ctrl/add_989_add_5_1/S1
                                          FA2             B1_TO_S1_DELAY  0.477        15.258  2       
p_ball_N_195[1]                                           NET DELAY       0.280        15.538  1       
disp_ctrl/sub_116_add_2_add_5_3/B0->disp_ctrl/sub_116_add_2_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.477        16.015  1       
disp_ctrl/p_ball_s2_N_732[1]                              NET DELAY       2.075        18.090  1       
disp_ctrl/xpix_9__I_0_69_i4_4_lut/B->disp_ctrl/xpix_9__I_0_69_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        18.567  1       
disp_ctrl/n4_adj_2178                                     NET DELAY       2.075        20.642  1       
disp_ctrl/i18142_3_lut/A->disp_ctrl/i18142_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        21.119  1       
disp_ctrl/n21225                                          NET DELAY       2.075        23.194  1       
disp_ctrl/i18143_3_lut/A->disp_ctrl/i18143_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        23.671  1       
disp_ctrl/n21226                                          NET DELAY       2.075        25.746  1       
disp_ctrl/i18105_3_lut/A->disp_ctrl/i18105_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        26.223  1       
disp_ctrl/n14                                             NET DELAY       2.075        28.298  1       
disp_ctrl/i18176_4_lut/A->disp_ctrl/i18176_4_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        28.775  1       
disp_ctrl/n21259                                          NET DELAY       2.075        30.850  1       
disp_ctrl/i18177_3_lut/A->disp_ctrl/i18177_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        31.327  1       
disp_ctrl/n21260                                          NET DELAY       2.075        33.402  1       
disp_ctrl/i18063_3_lut/A->disp_ctrl/i18063_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        33.879  1       
disp_ctrl/n21146                                          NET DELAY       2.075        35.954  1       
disp_ctrl/i3_4_lut/C->disp_ctrl/i3_4_lut/Z
                                          LUT4            C_TO_Z_DELAY    0.477        36.431  1       
disp_ctrl/p_ball_s2_N_731                                 NET DELAY       2.075        38.506  1       
disp_ctrl/i9_4_lut_adj_347/C->disp_ctrl/i9_4_lut_adj_347/Z
                                          LUT4            C_TO_Z_DELAY    0.477        38.983  1       
disp_ctrl/n22_adj_2283                                    NET DELAY       2.075        41.058  1       
disp_ctrl/i11_4_lut/B->disp_ctrl/i11_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        41.535  1       
disp_ctrl/n24_adj_2275                                    NET DELAY       2.075        43.610  1       
disp_ctrl/i12_4_lut/B->disp_ctrl/i12_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        44.087  1       
disp_ctrl/p_ball_s2                                       NET DELAY       2.075        46.162  1       
disp_ctrl/i6_4_lut_adj_341/A->disp_ctrl/i6_4_lut_adj_341/Z
                                          LUT4            A_TO_Z_DELAY    0.477        46.639  1       
disp_ctrl/n17_adj_2267                                    NET DELAY       2.075        48.714  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        49.191  4       
altcol_N_141                                              NET DELAY       2.075        51.266  1       
vga_ctrl/i1970_3_lut/A->vga_ctrl/i1970_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.450        51.716  1       
vga_ctrl/n3353                                            NET DELAY       2.075        53.791  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.106 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.708
-------------------------------------   ------
End-of-path arrival time( ns )          53.818

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391        14.501  7       
x_ball[1]                                                 NET DELAY       0.280        14.781  1       
disp_ctrl/add_989_add_5_1/B1->disp_ctrl/add_989_add_5_1/S1
                                          FA2             B1_TO_S1_DELAY  0.477        15.258  2       
p_ball_N_195[1]                                           NET DELAY       0.280        15.538  1       
disp_ctrl/sub_116_add_2_add_5_3/B0->disp_ctrl/sub_116_add_2_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.477        16.015  1       
disp_ctrl/p_ball_s2_N_732[1]                              NET DELAY       2.075        18.090  1       
disp_ctrl/xpix_9__I_0_69_i4_4_lut/B->disp_ctrl/xpix_9__I_0_69_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        18.567  1       
disp_ctrl/n4_adj_2178                                     NET DELAY       2.075        20.642  1       
disp_ctrl/i18142_3_lut/A->disp_ctrl/i18142_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        21.119  1       
disp_ctrl/n21225                                          NET DELAY       2.075        23.194  1       
disp_ctrl/i18143_3_lut/A->disp_ctrl/i18143_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        23.671  1       
disp_ctrl/n21226                                          NET DELAY       2.075        25.746  1       
disp_ctrl/i18105_3_lut/A->disp_ctrl/i18105_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        26.223  1       
disp_ctrl/n14                                             NET DELAY       2.075        28.298  1       
disp_ctrl/i18176_4_lut/A->disp_ctrl/i18176_4_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        28.775  1       
disp_ctrl/n21259                                          NET DELAY       2.075        30.850  1       
disp_ctrl/i18177_3_lut/A->disp_ctrl/i18177_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        31.327  1       
disp_ctrl/n21260                                          NET DELAY       2.075        33.402  1       
disp_ctrl/i18063_3_lut/A->disp_ctrl/i18063_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        33.879  1       
disp_ctrl/n21146                                          NET DELAY       2.075        35.954  1       
disp_ctrl/i3_4_lut/C->disp_ctrl/i3_4_lut/Z
                                          LUT4            C_TO_Z_DELAY    0.477        36.431  1       
disp_ctrl/p_ball_s2_N_731                                 NET DELAY       2.075        38.506  1       
disp_ctrl/i9_4_lut_adj_347/C->disp_ctrl/i9_4_lut_adj_347/Z
                                          LUT4            C_TO_Z_DELAY    0.477        38.983  1       
disp_ctrl/n22_adj_2283                                    NET DELAY       2.075        41.058  1       
disp_ctrl/i11_4_lut/B->disp_ctrl/i11_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        41.535  1       
disp_ctrl/n24_adj_2275                                    NET DELAY       2.075        43.610  1       
disp_ctrl/i12_4_lut/B->disp_ctrl/i12_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        44.087  1       
disp_ctrl/p_ball_s2                                       NET DELAY       2.075        46.162  1       
disp_ctrl/i6_4_lut_adj_341/A->disp_ctrl/i6_4_lut_adj_341/Z
                                          LUT4            A_TO_Z_DELAY    0.477        46.639  1       
disp_ctrl/n17_adj_2267                                    NET DELAY       2.075        48.714  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        49.191  4       
altcol_N_141                                              NET DELAY       2.075        51.266  1       
disp_ctrl/i2_2_lut_3_lut/B->disp_ctrl/i2_2_lut_3_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        51.743  1       
pixval                                                    NET DELAY       2.075        53.818  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.106 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               52.711

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       40.708
-------------------------------------   ------
End-of-path arrival time( ns )          53.818

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391        14.501  7       
x_ball[1]                                                 NET DELAY       0.280        14.781  1       
disp_ctrl/add_989_add_5_1/B1->disp_ctrl/add_989_add_5_1/S1
                                          FA2             B1_TO_S1_DELAY  0.477        15.258  2       
p_ball_N_195[1]                                           NET DELAY       0.280        15.538  1       
disp_ctrl/sub_116_add_2_add_5_3/B0->disp_ctrl/sub_116_add_2_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.477        16.015  1       
disp_ctrl/p_ball_s2_N_732[1]                              NET DELAY       2.075        18.090  1       
disp_ctrl/xpix_9__I_0_69_i4_4_lut/B->disp_ctrl/xpix_9__I_0_69_i4_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        18.567  1       
disp_ctrl/n4_adj_2178                                     NET DELAY       2.075        20.642  1       
disp_ctrl/i18142_3_lut/A->disp_ctrl/i18142_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        21.119  1       
disp_ctrl/n21225                                          NET DELAY       2.075        23.194  1       
disp_ctrl/i18143_3_lut/A->disp_ctrl/i18143_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        23.671  1       
disp_ctrl/n21226                                          NET DELAY       2.075        25.746  1       
disp_ctrl/i18105_3_lut/A->disp_ctrl/i18105_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        26.223  1       
disp_ctrl/n14                                             NET DELAY       2.075        28.298  1       
disp_ctrl/i18176_4_lut/A->disp_ctrl/i18176_4_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        28.775  1       
disp_ctrl/n21259                                          NET DELAY       2.075        30.850  1       
disp_ctrl/i18177_3_lut/A->disp_ctrl/i18177_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        31.327  1       
disp_ctrl/n21260                                          NET DELAY       2.075        33.402  1       
disp_ctrl/i18063_3_lut/A->disp_ctrl/i18063_3_lut/Z
                                          LUT4            A_TO_Z_DELAY    0.477        33.879  1       
disp_ctrl/n21146                                          NET DELAY       2.075        35.954  1       
disp_ctrl/i3_4_lut/C->disp_ctrl/i3_4_lut/Z
                                          LUT4            C_TO_Z_DELAY    0.477        36.431  1       
disp_ctrl/p_ball_s2_N_731                                 NET DELAY       2.075        38.506  1       
disp_ctrl/i9_4_lut_adj_347/C->disp_ctrl/i9_4_lut_adj_347/Z
                                          LUT4            C_TO_Z_DELAY    0.477        38.983  1       
disp_ctrl/n22_adj_2283                                    NET DELAY       2.075        41.058  1       
disp_ctrl/i11_4_lut/B->disp_ctrl/i11_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        41.535  1       
disp_ctrl/n24_adj_2275                                    NET DELAY       2.075        43.610  1       
disp_ctrl/i12_4_lut/B->disp_ctrl/i12_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        44.087  1       
disp_ctrl/p_ball_s2                                       NET DELAY       2.075        46.162  1       
disp_ctrl/i6_4_lut_adj_341/A->disp_ctrl/i6_4_lut_adj_341/Z
                                          LUT4            A_TO_Z_DELAY    0.477        46.639  1       
disp_ctrl/n17_adj_2267                                    NET DELAY       2.075        48.714  1       
disp_ctrl/i10_4_lut/B->disp_ctrl/i10_4_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        49.191  4       
altcol_N_141                                              NET DELAY       2.075        51.266  1       
vga_ctrl/i14_1_lut_2_lut_3_lut/B->vga_ctrl/i14_1_lut_2_lut_3_lut/Z
                                          LUT4            B_TO_Z_DELAY    0.477        51.743  1       
vga_ctrl/rgb_2__N_106[0]                                  NET DELAY       2.075        53.818  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i9/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i5/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i6/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i7/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i8/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i2/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 6.140 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Generated Clock Source Latency               2.735
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               52.380

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                       33.130
-------------------------------------   ------
End-of-path arrival time( ns )          46.240

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
col_ctrl/padA_h_i0_i1/CK->col_ctrl/padA_h_i0_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391        14.501  3       
padA_h[1]                                                 NET DELAY         0.280        14.781  1       
col_ctrl/mux_769_i2_3_lut/B->col_ctrl/mux_769_i2_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        15.258  1       
col_ctrl/n860[1]                                          NET DELAY         2.075        17.333  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        17.677  2       
col_ctrl/n12883                                           NET DELAY         0.280        17.957  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.235  2       
col_ctrl/n23657                                           NET DELAY         0.280        18.515  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.793  2       
col_ctrl/n12885                                           NET DELAY         0.280        19.073  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.351  2       
col_ctrl/n23660                                           NET DELAY         0.280        19.631  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.909  2       
col_ctrl/n12887                                           NET DELAY         0.280        20.189  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.467  2       
col_ctrl/n23663                                           NET DELAY         0.280        20.747  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.224  1       
power_en_N_1894[7]                                        NET DELAY         2.075        23.299  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    LUT4            B_TO_Z_DELAY      0.477        23.776  1       
n12                                                       NET DELAY         2.075        25.851  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    LUT4            B_TO_Z_DELAY      0.477        26.328  1       
n17656                                                    NET DELAY         2.075        28.403  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    LUT4            C_TO_Z_DELAY      0.477        28.880  1       
power_en_N_1893                                           NET DELAY         2.075        30.955  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          LUT4            A_TO_Z_DELAY      0.477        31.432  1       
col_ctrl/n12_adj_2132                                     NET DELAY         2.075        33.507  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          LUT4            B_TO_Z_DELAY      0.477        33.984  3       
col_ctrl/power_en_N_1887                                  NET DELAY         2.075        36.059  1       
col_ctrl/i2_3_lut_adj_251/C->col_ctrl/i2_3_lut_adj_251/Z
                                          LUT4            C_TO_Z_DELAY      0.477        36.536  3       
col_ctrl/n686                                             NET DELAY         2.075        38.611  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        39.088  2       
col_ctrl/n719                                             NET DELAY         2.075        41.163  1       
col_ctrl/i7102_3_lut/C->col_ctrl/i7102_3_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        41.640  13      
col_ctrl/n4337                                            NET DELAY         2.075        43.715  1       
col_ctrl/i18733_4_lut/A->col_ctrl/i18733_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.450        44.165  12      
col_ctrl/n4408                                            NET DELAY         2.075        46.240  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
585 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/pause_en_c/Q
Path End         : enable_gen/pause_c/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/pause_en_c/CK->enable_gen/pause_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  1       
enable_gen/pause_en                                       NET DELAY      2.075        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i15/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i13/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i12/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i11/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i14/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1007__i10/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i8/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i7/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i6/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Generated Clock Source Latency               2.735
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                10.375
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               13.110

  Source Clock Arrival Time (clk:R#1)    0.000
+ Generated Clock Source Latency         2.735
+ Source Clock Path Delay               10.375
+ Data Path Delay                        3.746
-------------------------------------   ------
End-of-path arrival time( ns )          16.856

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  62      
game_en                                                   NET DELAY      2.355        16.856  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  216     
clk                                                       NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

