cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 785 */;
	struct nvkm_grctx *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 785 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 785 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 784 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 266 */;
	struct nvkm_grctx cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 258 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 256 */;
	enum cp_label{cp_check_load=1, cp_setup_auto_load, cp_setup_load, cp_setup_save, cp_swap_state, cp_prepare_exit, cp_exit,} cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 160 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 1462 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv50.c 1171 */(struct nvkm_grctx *ctx);
}
