
ZEGAR_PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056cc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800578c  0800578c  0001578c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005848  08005848  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005848  08005848  00015848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005850  08005850  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005850  08005850  00015850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005854  08005854  00015854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000070  080058c8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  080058c8  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ed5b  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024ac  00000000  00000000  0002ee36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d68  00000000  00000000  000312e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a59  00000000  00000000  00032050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016c53  00000000  00000000  00032aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010e00  00000000  00000000  000496fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b30b  00000000  00000000  0005a4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003808  00000000  00000000  000e5808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000e9010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005774 	.word	0x08005774

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005774 	.word	0x08005774

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#ifdef SEMIHOSTING_MODE
		initialise_monitor_handles();
 80004be:	f004 fd99 	bl	8004ff4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c2:	f001 f9b7 	bl	8001834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c6:	f000 f875 	bl	80005b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 fa61 	bl	8000990 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ce:	f000 f983 	bl	80007d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004d2:	f000 f9d7 	bl	8000884 <MX_TIM3_Init>
  MX_RTC_Init();
 80004d6:	f000 f8d9 	bl	800068c <MX_RTC_Init>
  MX_USART4_UART_Init();
 80004da:	f000 fa29 	bl	8000930 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */

  //Inicjalizacja muzyki głośność od 0-30, ustawiłem wstepnie 20 bo to było w miarę głośne, można ustawić do 15 i też będzie ok, dla 30 już nie.
  DF_Init(20);
 80004de:	2014      	movs	r0, #20
 80004e0:	f000 fe07 	bl	80010f2 <DF_Init>

  //Inicjalizacja Wejść do obsługi ekranu 8-segmentowego
  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	482a      	ldr	r0, [pc, #168]	; (8000594 <main+0xdc>)
 80004ea:	2201      	movs	r2, #1
 80004ec:	0019      	movs	r1, r3
 80004ee:	f001 fcae 	bl	8001e4e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80004f2:	2380      	movs	r3, #128	; 0x80
 80004f4:	009b      	lsls	r3, r3, #2
 80004f6:	4827      	ldr	r0, [pc, #156]	; (8000594 <main+0xdc>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	0019      	movs	r1, r3
 80004fc:	f001 fca7 	bl	8001e4e <HAL_GPIO_WritePin>

  //Inicjalizacja struktry odpowiedzialnej za czas,datę i czas alarmu
  Clocker_Init(&ourClocker, &hrtc);
 8000500:	4a25      	ldr	r2, [pc, #148]	; (8000598 <main+0xe0>)
 8000502:	4b26      	ldr	r3, [pc, #152]	; (800059c <main+0xe4>)
 8000504:	0011      	movs	r1, r2
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fc3f 	bl	8000d8a <Clocker_Init>
  Clocker_Set_Time(&ourClocker, 22, 35, 00);
 800050c:	4823      	ldr	r0, [pc, #140]	; (800059c <main+0xe4>)
 800050e:	2300      	movs	r3, #0
 8000510:	2223      	movs	r2, #35	; 0x23
 8000512:	2116      	movs	r1, #22
 8000514:	f000 fc7b 	bl	8000e0e <Clocker_Set_Time>

  //Załączenie Timerów, z czego na ten moment tylko jeden jest z obsługą przerwania w celu aktualizacji ekranu
  HAL_TIM_Base_Start_IT(&htim2);
 8000518:	4b21      	ldr	r3, [pc, #132]	; (80005a0 <main+0xe8>)
 800051a:	0018      	movs	r0, r3
 800051c:	f003 fa18 	bl	8003950 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8000520:	4b20      	ldr	r3, [pc, #128]	; (80005a4 <main+0xec>)
 8000522:	0018      	movs	r0, r3
 8000524:	f003 f9ca 	bl	80038bc <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init ();
 8000528:	f000 feec 	bl	8001304 <lcd_init>
  lcd_clear();
 800052c:	f000 fec0 	bl	80012b0 <lcd_clear>
  char * ada = "ssss";
 8000530:	4b1d      	ldr	r3, [pc, #116]	; (80005a8 <main+0xf0>)
 8000532:	603b      	str	r3, [r7, #0]
  uint8_t alarm = 0; //Tymczasowa wartość
 8000534:	1dfb      	adds	r3, r7, #7
 8000536:	2200      	movs	r2, #0
 8000538:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  lcd_put_cur(0, 0);
 800053a:	2100      	movs	r1, #0
 800053c:	2000      	movs	r0, #0
 800053e:	f000 fec2 	bl	80012c6 <lcd_put_cur>
	  lcd_send_string(ada);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	0018      	movs	r0, r3
 8000546:	f000 ff1b 	bl	8001380 <lcd_send_string>
	  HAL_Delay(3000);
 800054a:	4b18      	ldr	r3, [pc, #96]	; (80005ac <main+0xf4>)
 800054c:	0018      	movs	r0, r3
 800054e:	f001 f9e1 	bl	8001914 <HAL_Delay>
	  lcd_clear();
 8000552:	f000 fead 	bl	80012b0 <lcd_clear>

	  if(alarm == 1)
 8000556:	1dfb      	adds	r3, r7, #7
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b01      	cmp	r3, #1
 800055c:	d108      	bne.n	8000570 <main+0xb8>
	  {
		  Clocker_Set_Alarm(&ourClocker, 22, 30); // Tymczasowodałem zmienne Godziny i Minuty, ale należy tam dać czas który ustawiliśmy na apce.
 800055e:	4b0f      	ldr	r3, [pc, #60]	; (800059c <main+0xe4>)
 8000560:	221e      	movs	r2, #30
 8000562:	2116      	movs	r1, #22
 8000564:	0018      	movs	r0, r3
 8000566:	f000 fc85 	bl	8000e74 <Clocker_Set_Alarm>
		  alarm = 0;
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	2200      	movs	r2, #0
 800056e:	701a      	strb	r2, [r3, #0]
	  }
	  if(budzik == 1)
 8000570:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <main+0xf8>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	2b01      	cmp	r3, #1
 8000578:	d1df      	bne.n	800053a <main+0x82>
	  {
		  DF_PlayFromStart(); //Załączenie muzyki jak już budzik odmierzył swój czas.
 800057a:	f000 fdad 	bl	80010d8 <DF_PlayFromStart>
		  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A); //Wyłączenie budzika
 800057e:	2380      	movs	r3, #128	; 0x80
 8000580:	005a      	lsls	r2, r3, #1
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <main+0xe0>)
 8000584:	0011      	movs	r1, r2
 8000586:	0018      	movs	r0, r3
 8000588:	f002 ffe0 	bl	800354c <HAL_RTC_DeactivateAlarm>
		  budzik = 0;
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <main+0xf8>)
 800058e:	2200      	movs	r2, #0
 8000590:	701a      	strb	r2, [r3, #0]
	  lcd_put_cur(0, 0);
 8000592:	e7d2      	b.n	800053a <main+0x82>
 8000594:	50000400 	.word	0x50000400
 8000598:	2000008c 	.word	0x2000008c
 800059c:	200001bc 	.word	0x200001bc
 80005a0:	200000b0 	.word	0x200000b0
 80005a4:	200000f0 	.word	0x200000f0
 80005a8:	0800578c 	.word	0x0800578c
 80005ac:	00000bb8 	.word	0x00000bb8
 80005b0:	200001b8 	.word	0x200001b8

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b09f      	sub	sp, #124	; 0x7c
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	2440      	movs	r4, #64	; 0x40
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	0018      	movs	r0, r3
 80005c0:	2338      	movs	r3, #56	; 0x38
 80005c2:	001a      	movs	r2, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	f004 ff3f 	bl	8005448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ca:	232c      	movs	r3, #44	; 0x2c
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	0018      	movs	r0, r3
 80005d0:	2314      	movs	r3, #20
 80005d2:	001a      	movs	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	f004 ff37 	bl	8005448 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	0018      	movs	r0, r3
 80005de:	2328      	movs	r3, #40	; 0x28
 80005e0:	001a      	movs	r2, r3
 80005e2:	2100      	movs	r1, #0
 80005e4:	f004 ff30 	bl	8005448 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e8:	4b26      	ldr	r3, [pc, #152]	; (8000684 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a26      	ldr	r2, [pc, #152]	; (8000688 <SystemClock_Config+0xd4>)
 80005ee:	401a      	ands	r2, r3
 80005f0:	4b24      	ldr	r3, [pc, #144]	; (8000684 <SystemClock_Config+0xd0>)
 80005f2:	2180      	movs	r1, #128	; 0x80
 80005f4:	0109      	lsls	r1, r1, #4
 80005f6:	430a      	orrs	r2, r1
 80005f8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	2206      	movs	r2, #6
 80005fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2280      	movs	r2, #128	; 0x80
 8000604:	0052      	lsls	r2, r2, #1
 8000606:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2201      	movs	r2, #1
 800060c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060e:	193b      	adds	r3, r7, r4
 8000610:	2210      	movs	r2, #16
 8000612:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000614:	193b      	adds	r3, r7, r4
 8000616:	2200      	movs	r2, #0
 8000618:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	193b      	adds	r3, r7, r4
 800061c:	0018      	movs	r0, r3
 800061e:	f001 fc33 	bl	8001e88 <HAL_RCC_OscConfig>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000626:	f000 fa85 	bl	8000b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062a:	212c      	movs	r1, #44	; 0x2c
 800062c:	187b      	adds	r3, r7, r1
 800062e:	220f      	movs	r2, #15
 8000630:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2201      	movs	r2, #1
 8000636:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000644:	187b      	adds	r3, r7, r1
 8000646:	2200      	movs	r2, #0
 8000648:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800064a:	187b      	adds	r3, r7, r1
 800064c:	2100      	movs	r1, #0
 800064e:	0018      	movs	r0, r3
 8000650:	f001 ffee 	bl	8002630 <HAL_RCC_ClockConfig>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000658:	f000 fa6c 	bl	8000b34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2220      	movs	r2, #32
 8000660:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2280      	movs	r2, #128	; 0x80
 8000666:	0252      	lsls	r2, r2, #9
 8000668:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	0018      	movs	r0, r3
 800066e:	f002 fa03 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 8000672:	1e03      	subs	r3, r0, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000676:	f000 fa5d 	bl	8000b34 <Error_Handler>
  }
}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b01f      	add	sp, #124	; 0x7c
 8000680:	bd90      	pop	{r4, r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	40007000 	.word	0x40007000
 8000688:	ffffe7ff 	.word	0xffffe7ff

0800068c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b090      	sub	sp, #64	; 0x40
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000692:	232c      	movs	r3, #44	; 0x2c
 8000694:	18fb      	adds	r3, r7, r3
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f004 fed3 	bl	8005448 <memset>
  RTC_DateTypeDef sDate = {0};
 80006a2:	2328      	movs	r3, #40	; 0x28
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80006aa:	003b      	movs	r3, r7
 80006ac:	0018      	movs	r0, r3
 80006ae:	2328      	movs	r3, #40	; 0x28
 80006b0:	001a      	movs	r2, r3
 80006b2:	2100      	movs	r1, #0
 80006b4:	f004 fec8 	bl	8005448 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006b8:	4b44      	ldr	r3, [pc, #272]	; (80007cc <MX_RTC_Init+0x140>)
 80006ba:	4a45      	ldr	r2, [pc, #276]	; (80007d0 <MX_RTC_Init+0x144>)
 80006bc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006be:	4b43      	ldr	r3, [pc, #268]	; (80007cc <MX_RTC_Init+0x140>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006c4:	4b41      	ldr	r3, [pc, #260]	; (80007cc <MX_RTC_Init+0x140>)
 80006c6:	227f      	movs	r2, #127	; 0x7f
 80006c8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006ca:	4b40      	ldr	r3, [pc, #256]	; (80007cc <MX_RTC_Init+0x140>)
 80006cc:	22ff      	movs	r2, #255	; 0xff
 80006ce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006d0:	4b3e      	ldr	r3, [pc, #248]	; (80007cc <MX_RTC_Init+0x140>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006d6:	4b3d      	ldr	r3, [pc, #244]	; (80007cc <MX_RTC_Init+0x140>)
 80006d8:	2200      	movs	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006dc:	4b3b      	ldr	r3, [pc, #236]	; (80007cc <MX_RTC_Init+0x140>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006e2:	4b3a      	ldr	r3, [pc, #232]	; (80007cc <MX_RTC_Init+0x140>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006e8:	4b38      	ldr	r3, [pc, #224]	; (80007cc <MX_RTC_Init+0x140>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f002 fb62 	bl	8002db4 <HAL_RTC_Init>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80006f4:	f000 fa1e 	bl	8000b34 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80006f8:	212c      	movs	r1, #44	; 0x2c
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000718:	1879      	adds	r1, r7, r1
 800071a:	4b2c      	ldr	r3, [pc, #176]	; (80007cc <MX_RTC_Init+0x140>)
 800071c:	2201      	movs	r2, #1
 800071e:	0018      	movs	r0, r3
 8000720:	f002 fbe4 	bl	8002eec <HAL_RTC_SetTime>
 8000724:	1e03      	subs	r3, r0, #0
 8000726:	d001      	beq.n	800072c <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000728:	f000 fa04 	bl	8000b34 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800072c:	2128      	movs	r1, #40	; 0x28
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2201      	movs	r2, #1
 8000732:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2201      	movs	r2, #1
 8000738:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2201      	movs	r2, #1
 800073e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000746:	1879      	adds	r1, r7, r1
 8000748:	4b20      	ldr	r3, [pc, #128]	; (80007cc <MX_RTC_Init+0x140>)
 800074a:	2201      	movs	r2, #1
 800074c:	0018      	movs	r0, r3
 800074e:	f002 fcd5 	bl	80030fc <HAL_RTC_SetDate>
 8000752:	1e03      	subs	r3, r0, #0
 8000754:	d001      	beq.n	800075a <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000756:	f000 f9ed 	bl	8000b34 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800075a:	003b      	movs	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000760:	003b      	movs	r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000766:	003b      	movs	r3, r7
 8000768:	2200      	movs	r2, #0
 800076a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800076c:	003b      	movs	r3, r7
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000772:	003b      	movs	r3, r7
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000778:	003b      	movs	r3, r7
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 800077e:	003b      	movs	r3, r7
 8000780:	4a14      	ldr	r2, [pc, #80]	; (80007d4 <MX_RTC_Init+0x148>)
 8000782:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000784:	003b      	movs	r3, r7
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800078a:	003b      	movs	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000790:	003b      	movs	r3, r7
 8000792:	2220      	movs	r2, #32
 8000794:	2101      	movs	r1, #1
 8000796:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000798:	003b      	movs	r3, r7
 800079a:	2280      	movs	r2, #128	; 0x80
 800079c:	0052      	lsls	r2, r2, #1
 800079e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80007a0:	0039      	movs	r1, r7
 80007a2:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <MX_RTC_Init+0x140>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 fd8c 	bl	80032c4 <HAL_RTC_SetAlarm>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 80007b0:	f000 f9c0 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80007b4:	2380      	movs	r3, #128	; 0x80
 80007b6:	005a      	lsls	r2, r3, #1
 80007b8:	4b04      	ldr	r3, [pc, #16]	; (80007cc <MX_RTC_Init+0x140>)
 80007ba:	0011      	movs	r1, r2
 80007bc:	0018      	movs	r0, r3
 80007be:	f002 fec5 	bl	800354c <HAL_RTC_DeactivateAlarm>
  /* USER CODE END RTC_Init 2 */

}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	b010      	add	sp, #64	; 0x40
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	2000008c 	.word	0x2000008c
 80007d0:	40002800 	.word	0x40002800
 80007d4:	80000080 	.word	0x80000080

080007d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007de:	2308      	movs	r3, #8
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	0018      	movs	r0, r3
 80007e4:	2310      	movs	r3, #16
 80007e6:	001a      	movs	r2, r3
 80007e8:	2100      	movs	r1, #0
 80007ea:	f004 fe2d 	bl	8005448 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ee:	003b      	movs	r3, r7
 80007f0:	0018      	movs	r0, r3
 80007f2:	2308      	movs	r3, #8
 80007f4:	001a      	movs	r2, r3
 80007f6:	2100      	movs	r1, #0
 80007f8:	f004 fe26 	bl	8005448 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007fc:	4b1f      	ldr	r3, [pc, #124]	; (800087c <MX_TIM2_Init+0xa4>)
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	05d2      	lsls	r2, r2, #23
 8000802:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 8000804:	4b1d      	ldr	r3, [pc, #116]	; (800087c <MX_TIM2_Init+0xa4>)
 8000806:	4a1e      	ldr	r2, [pc, #120]	; (8000880 <MX_TIM2_Init+0xa8>)
 8000808:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080a:	4b1c      	ldr	r3, [pc, #112]	; (800087c <MX_TIM2_Init+0xa4>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000810:	4b1a      	ldr	r3, [pc, #104]	; (800087c <MX_TIM2_Init+0xa4>)
 8000812:	22fa      	movs	r2, #250	; 0xfa
 8000814:	0092      	lsls	r2, r2, #2
 8000816:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000818:	4b18      	ldr	r3, [pc, #96]	; (800087c <MX_TIM2_Init+0xa4>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800081e:	4b17      	ldr	r3, [pc, #92]	; (800087c <MX_TIM2_Init+0xa4>)
 8000820:	2280      	movs	r2, #128	; 0x80
 8000822:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000824:	4b15      	ldr	r3, [pc, #84]	; (800087c <MX_TIM2_Init+0xa4>)
 8000826:	0018      	movs	r0, r3
 8000828:	f003 f808 	bl	800383c <HAL_TIM_Base_Init>
 800082c:	1e03      	subs	r3, r0, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000830:	f000 f980 	bl	8000b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000834:	2108      	movs	r1, #8
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2280      	movs	r2, #128	; 0x80
 800083a:	0152      	lsls	r2, r2, #5
 800083c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800083e:	187a      	adds	r2, r7, r1
 8000840:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_TIM2_Init+0xa4>)
 8000842:	0011      	movs	r1, r2
 8000844:	0018      	movs	r0, r3
 8000846:	f003 f9bd 	bl	8003bc4 <HAL_TIM_ConfigClockSource>
 800084a:	1e03      	subs	r3, r0, #0
 800084c:	d001      	beq.n	8000852 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800084e:	f000 f971 	bl	8000b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000852:	003b      	movs	r3, r7
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000858:	003b      	movs	r3, r7
 800085a:	2200      	movs	r2, #0
 800085c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800085e:	003a      	movs	r2, r7
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_TIM2_Init+0xa4>)
 8000862:	0011      	movs	r1, r2
 8000864:	0018      	movs	r0, r3
 8000866:	f003 fb99 	bl	8003f9c <HAL_TIMEx_MasterConfigSynchronization>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800086e:	f000 f961 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b006      	add	sp, #24
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	200000b0 	.word	0x200000b0
 8000880:	00007cff 	.word	0x00007cff

08000884 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088a:	2308      	movs	r3, #8
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	0018      	movs	r0, r3
 8000890:	2310      	movs	r3, #16
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f004 fdd7 	bl	8005448 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800089a:	003b      	movs	r3, r7
 800089c:	0018      	movs	r0, r3
 800089e:	2308      	movs	r3, #8
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f004 fdd0 	bl	8005448 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008aa:	4a1f      	ldr	r2, [pc, #124]	; (8000928 <MX_TIM3_Init+0xa4>)
 80008ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 80008ae:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008b0:	221f      	movs	r2, #31
 80008b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b4:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 80008ba:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008bc:	4a1b      	ldr	r2, [pc, #108]	; (800092c <MX_TIM3_Init+0xa8>)
 80008be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c0:	4b18      	ldr	r3, [pc, #96]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c6:	4b17      	ldr	r3, [pc, #92]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008cc:	4b15      	ldr	r3, [pc, #84]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008ce:	0018      	movs	r0, r3
 80008d0:	f002 ffb4 	bl	800383c <HAL_TIM_Base_Init>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80008d8:	f000 f92c 	bl	8000b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008dc:	2108      	movs	r1, #8
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2280      	movs	r2, #128	; 0x80
 80008e2:	0152      	lsls	r2, r2, #5
 80008e4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008e6:	187a      	adds	r2, r7, r1
 80008e8:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_TIM3_Init+0xa0>)
 80008ea:	0011      	movs	r1, r2
 80008ec:	0018      	movs	r0, r3
 80008ee:	f003 f969 	bl	8003bc4 <HAL_TIM_ConfigClockSource>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80008f6:	f000 f91d 	bl	8000b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008fa:	003b      	movs	r3, r7
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000900:	003b      	movs	r3, r7
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000906:	003a      	movs	r2, r7
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_TIM3_Init+0xa0>)
 800090a:	0011      	movs	r1, r2
 800090c:	0018      	movs	r0, r3
 800090e:	f003 fb45 	bl	8003f9c <HAL_TIMEx_MasterConfigSynchronization>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000916:	f000 f90d 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b006      	add	sp, #24
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	200000f0 	.word	0x200000f0
 8000928:	40000400 	.word	0x40000400
 800092c:	0000fffe 	.word	0x0000fffe

08000930 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000936:	4a15      	ldr	r2, [pc, #84]	; (800098c <MX_USART4_UART_Init+0x5c>)
 8000938:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <MX_USART4_UART_Init+0x58>)
 800093c:	2296      	movs	r2, #150	; 0x96
 800093e:	0192      	lsls	r2, r2, #6
 8000940:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_USART4_UART_Init+0x58>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <MX_USART4_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b09      	ldr	r3, [pc, #36]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b08      	ldr	r3, [pc, #32]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <MX_USART4_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000972:	4b05      	ldr	r3, [pc, #20]	; (8000988 <MX_USART4_UART_Init+0x58>)
 8000974:	0018      	movs	r0, r3
 8000976:	f003 fb6f 	bl	8004058 <HAL_UART_Init>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 800097e:	f000 f8d9 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000130 	.word	0x20000130
 800098c:	40004c00 	.word	0x40004c00

08000990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b08b      	sub	sp, #44	; 0x2c
 8000994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	2414      	movs	r4, #20
 8000998:	193b      	adds	r3, r7, r4
 800099a:	0018      	movs	r0, r3
 800099c:	2314      	movs	r3, #20
 800099e:	001a      	movs	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	f004 fd51 	bl	8005448 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	4b56      	ldr	r3, [pc, #344]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009aa:	4b55      	ldr	r3, [pc, #340]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009ac:	2104      	movs	r1, #4
 80009ae:	430a      	orrs	r2, r1
 80009b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80009b2:	4b53      	ldr	r3, [pc, #332]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009b6:	2204      	movs	r2, #4
 80009b8:	4013      	ands	r3, r2
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009be:	4b50      	ldr	r3, [pc, #320]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009c2:	4b4f      	ldr	r3, [pc, #316]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009c4:	2180      	movs	r1, #128	; 0x80
 80009c6:	430a      	orrs	r2, r1
 80009c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80009ca:	4b4d      	ldr	r3, [pc, #308]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ce:	2280      	movs	r2, #128	; 0x80
 80009d0:	4013      	ands	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b4a      	ldr	r3, [pc, #296]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009da:	4b49      	ldr	r3, [pc, #292]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009dc:	2101      	movs	r1, #1
 80009de:	430a      	orrs	r2, r1
 80009e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80009e2:	4b47      	ldr	r3, [pc, #284]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009e6:	2201      	movs	r2, #1
 80009e8:	4013      	ands	r3, r2
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b44      	ldr	r3, [pc, #272]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009f2:	4b43      	ldr	r3, [pc, #268]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009f4:	2102      	movs	r1, #2
 80009f6:	430a      	orrs	r2, r1
 80009f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80009fa:	4b41      	ldr	r3, [pc, #260]	; (8000b00 <MX_GPIO_Init+0x170>)
 80009fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009fe:	2202      	movs	r2, #2
 8000a00:	4013      	ands	r3, r2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_S_Pin|R_W_Pin|E_N_Pin|D_7_Pin
 8000a06:	23f8      	movs	r3, #248	; 0xf8
 8000a08:	0099      	lsls	r1, r3, #2
 8000a0a:	23a0      	movs	r3, #160	; 0xa0
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	2200      	movs	r2, #0
 8000a10:	0018      	movs	r0, r3
 8000a12:	f001 fa1c 	bl	8001e4e <HAL_GPIO_WritePin>
                          |D_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D_5_GPIO_Port, D_5_Pin, GPIO_PIN_RESET);
 8000a16:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <MX_GPIO_Init+0x174>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2180      	movs	r1, #128	; 0x80
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f001 fa16 	bl	8001e4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D_4_Pin|SCLK_Pin|SDO_Pin, GPIO_PIN_RESET);
 8000a22:	23d0      	movs	r3, #208	; 0xd0
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	4838      	ldr	r0, [pc, #224]	; (8000b08 <MX_GPIO_Init+0x178>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	0019      	movs	r1, r3
 8000a2c:	f001 fa0f 	bl	8001e4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	2280      	movs	r2, #128	; 0x80
 8000a34:	0192      	lsls	r2, r2, #6
 8000a36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	2284      	movs	r2, #132	; 0x84
 8000a3c:	0392      	lsls	r2, r2, #14
 8000a3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	4a2e      	ldr	r2, [pc, #184]	; (8000b04 <MX_GPIO_Init+0x174>)
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	0010      	movs	r0, r2
 8000a4e:	f001 f863 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	220c      	movs	r2, #12
 8000a56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2203      	movs	r2, #3
 8000a68:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	2204      	movs	r2, #4
 8000a6e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	193a      	adds	r2, r7, r4
 8000a72:	23a0      	movs	r3, #160	; 0xa0
 8000a74:	05db      	lsls	r3, r3, #23
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 f84d 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_S_Pin R_W_Pin E_N_Pin D_7_Pin
                           D_6_Pin */
  GPIO_InitStruct.Pin = R_S_Pin|R_W_Pin|E_N_Pin|D_7_Pin
 8000a7e:	0021      	movs	r1, r4
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	22f8      	movs	r2, #248	; 0xf8
 8000a84:	0092      	lsls	r2, r2, #2
 8000a86:	601a      	str	r2, [r3, #0]
                          |D_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a88:	000c      	movs	r4, r1
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9c:	193a      	adds	r2, r7, r4
 8000a9e:	23a0      	movs	r3, #160	; 0xa0
 8000aa0:	05db      	lsls	r3, r3, #23
 8000aa2:	0011      	movs	r1, r2
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f001 f837 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : D_5_Pin */
  GPIO_InitStruct.Pin = D_5_Pin;
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	2280      	movs	r2, #128	; 0x80
 8000aae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(D_5_GPIO_Port, &GPIO_InitStruct);
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	4a0f      	ldr	r2, [pc, #60]	; (8000b04 <MX_GPIO_Init+0x174>)
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	0010      	movs	r0, r2
 8000aca:	f001 f825 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_4_Pin SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = D_4_Pin|SCLK_Pin|SDO_Pin;
 8000ace:	0021      	movs	r1, r4
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	22d0      	movs	r2, #208	; 0xd0
 8000ad4:	0092      	lsls	r2, r2, #2
 8000ad6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	187b      	adds	r3, r7, r1
 8000ada:	2201      	movs	r2, #1
 8000adc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	4a06      	ldr	r2, [pc, #24]	; (8000b08 <MX_GPIO_Init+0x178>)
 8000aee:	0019      	movs	r1, r3
 8000af0:	0010      	movs	r0, r2
 8000af2:	f001 f811 	bl	8001b18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b00b      	add	sp, #44	; 0x2c
 8000afc:	bd90      	pop	{r4, r7, pc}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	40021000 	.word	0x40021000
 8000b04:	50000800 	.word	0x50000800
 8000b08:	50000400 	.word	0x50000400

08000b0c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	if(htim == &htim2) Clocker_Segment_Update(&ourClocker);
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d103      	bne.n	8000b24 <HAL_TIM_PeriodElapsedCallback+0x18>
 8000b1c:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f000 f9f2 	bl	8000f08 <Clocker_Segment_Update>
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b002      	add	sp, #8
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	200000b0 	.word	0x200000b0
 8000b30:	200001bc 	.word	0x200001bc

08000b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b38:	b672      	cpsid	i
}
 8000b3a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <Error_Handler+0x8>
	...

08000b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b44:	4b07      	ldr	r3, [pc, #28]	; (8000b64 <HAL_MspInit+0x24>)
 8000b46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <HAL_MspInit+0x24>)
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b50:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <HAL_MspInit+0x24>)
 8000b52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <HAL_MspInit+0x24>)
 8000b56:	2180      	movs	r1, #128	; 0x80
 8000b58:	0549      	lsls	r1, r1, #21
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <HAL_RTC_MspInit+0x28>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d106      	bne.n	8000b88 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b7a:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_RTC_MspInit+0x2c>)
 8000b7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000b7e:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <HAL_RTC_MspInit+0x2c>)
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	02c9      	lsls	r1, r1, #11
 8000b84:	430a      	orrs	r2, r1
 8000b86:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b002      	add	sp, #8
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40002800 	.word	0x40002800
 8000b94:	40021000 	.word	0x40021000

08000b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	05db      	lsls	r3, r3, #23
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d10e      	bne.n	8000bca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bac:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <HAL_TIM_Base_MspInit+0x50>)
 8000bae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <HAL_TIM_Base_MspInit+0x50>)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2100      	movs	r1, #0
 8000bbc:	200f      	movs	r0, #15
 8000bbe:	f000 ff79 	bl	8001ab4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bc2:	200f      	movs	r0, #15
 8000bc4:	f000 ff8b 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bc8:	e00a      	b.n	8000be0 <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM3)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a07      	ldr	r2, [pc, #28]	; (8000bec <HAL_TIM_Base_MspInit+0x54>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d105      	bne.n	8000be0 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bd4:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <HAL_TIM_Base_MspInit+0x50>)
 8000bd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bd8:	4b03      	ldr	r3, [pc, #12]	; (8000be8 <HAL_TIM_Base_MspInit+0x50>)
 8000bda:	2102      	movs	r1, #2
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000be0:	46c0      	nop			; (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b002      	add	sp, #8
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40000400 	.word	0x40000400

08000bf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b089      	sub	sp, #36	; 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	240c      	movs	r4, #12
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	2314      	movs	r3, #20
 8000c00:	001a      	movs	r2, r3
 8000c02:	2100      	movs	r1, #0
 8000c04:	f004 fc20 	bl	8005448 <memset>
  if(huart->Instance==USART4)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a18      	ldr	r2, [pc, #96]	; (8000c70 <HAL_UART_MspInit+0x80>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d129      	bne.n	8000c66 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART4_MspInit 0 */

  /* USER CODE END USART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART4_CLK_ENABLE();
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <HAL_UART_MspInit+0x84>)
 8000c14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c16:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <HAL_UART_MspInit+0x84>)
 8000c18:	2180      	movs	r1, #128	; 0x80
 8000c1a:	0309      	lsls	r1, r1, #12
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_UART_MspInit+0x84>)
 8000c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <HAL_UART_MspInit+0x84>)
 8000c26:	2101      	movs	r1, #1
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <HAL_UART_MspInit+0x84>)
 8000c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c30:	2201      	movs	r2, #1
 8000c32:	4013      	ands	r3, r2
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]
    /**USART4 GPIO Configuration
    PA0     ------> USART4_TX
    PA1     ------> USART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c38:	0021      	movs	r1, r4
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2202      	movs	r2, #2
 8000c44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	2203      	movs	r2, #3
 8000c50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2206      	movs	r2, #6
 8000c56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	187a      	adds	r2, r7, r1
 8000c5a:	23a0      	movs	r3, #160	; 0xa0
 8000c5c:	05db      	lsls	r3, r3, #23
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 ff59 	bl	8001b18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b009      	add	sp, #36	; 0x24
 8000c6c:	bd90      	pop	{r4, r7, pc}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	40004c00 	.word	0x40004c00
 8000c74:	40021000 	.word	0x40021000

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c7c:	e7fe      	b.n	8000c7c <NMI_Handler+0x4>

08000c7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <HardFault_Handler+0x4>

08000c84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c9c:	f000 fe1e 	bl	80018dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca0:	46c0      	nop			; (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cac:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <TIM2_IRQHandler+0x14>)
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f002 fea0 	bl	80039f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	200000b0 	.word	0x200000b0

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	; (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	18d3      	adds	r3, r2, r3
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f004 fc12 	bl	8005518 <__errno>
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	425b      	negs	r3, r3
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	18d2      	adds	r2, r2, r3
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <_sbrk+0x64>)
 8000d10:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b006      	add	sp, #24
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20005000 	.word	0x20005000
 8000d20:	00000400 	.word	0x00000400
 8000d24:	200001d4 	.word	0x200001d4
 8000d28:	200003d8 	.word	0x200003d8

08000d2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000d38:	480d      	ldr	r0, [pc, #52]	; (8000d70 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000d3a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d3c:	f7ff fff6 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d40:	480c      	ldr	r0, [pc, #48]	; (8000d74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d42:	490d      	ldr	r1, [pc, #52]	; (8000d78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d44:	4a0d      	ldr	r2, [pc, #52]	; (8000d7c <LoopForever+0xe>)
  movs r3, #0
 8000d46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d48:	e002      	b.n	8000d50 <LoopCopyDataInit>

08000d4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4e:	3304      	adds	r3, #4

08000d50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d54:	d3f9      	bcc.n	8000d4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d56:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d58:	4c0a      	ldr	r4, [pc, #40]	; (8000d84 <LoopForever+0x16>)
  movs r3, #0
 8000d5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d5c:	e001      	b.n	8000d62 <LoopFillZerobss>

08000d5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d60:	3204      	adds	r2, #4

08000d62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d64:	d3fb      	bcc.n	8000d5e <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000d66:	f004 fbdd 	bl	8005524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d6a:	f7ff fba5 	bl	80004b8 <main>

08000d6e <LoopForever>:

LoopForever:
    b LoopForever
 8000d6e:	e7fe      	b.n	8000d6e <LoopForever>
   ldr   r0, =_estack
 8000d70:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d7c:	08005858 	.word	0x08005858
  ldr r2, =_sbss
 8000d80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d84:	200003d4 	.word	0x200003d4

08000d88 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d88:	e7fe      	b.n	8000d88 <ADC1_COMP_IRQHandler>

08000d8a <Clocker_Init>:
 *      Author: zero-jedynkowy
 */
#include "Clocker.h"

void Clocker_Init(struct Clocker * myClocker, RTC_HandleTypeDef * rtcHandle)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b092      	sub	sp, #72	; 0x48
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	6039      	str	r1, [r7, #0]
	myClocker->numberOfScreens = 5;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2205      	movs	r2, #5
 8000d98:	701a      	strb	r2, [r3, #0]
	myClocker->currentScreen = 1;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	705a      	strb	r2, [r3, #1]
	myClocker->screenTimeChanging = 5;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2205      	movs	r2, #5
 8000da4:	709a      	strb	r2, [r3, #2]
	myClocker->sTime = (RTC_TimeTypeDef *)malloc(sizeof(RTC_TimeTypeDef));
 8000da6:	2014      	movs	r0, #20
 8000da8:	f004 f980 	bl	80050ac <malloc>
 8000dac:	0003      	movs	r3, r0
 8000dae:	001a      	movs	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	609a      	str	r2, [r3, #8]
	*myClocker->sTime = (RTC_TimeTypeDef){0};
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	0018      	movs	r0, r3
 8000dba:	2314      	movs	r3, #20
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	f004 fb42 	bl	8005448 <memset>
	myClocker->sDate = (RTC_DateTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 8000dc4:	2004      	movs	r0, #4
 8000dc6:	f004 f971 	bl	80050ac <malloc>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	001a      	movs	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	60da      	str	r2, [r3, #12]
	*myClocker->sDate = (RTC_DateTypeDef){0};
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	2304      	movs	r3, #4
 8000dda:	001a      	movs	r2, r3
 8000ddc:	2100      	movs	r1, #0
 8000dde:	f004 fb33 	bl	8005448 <memset>
	myClocker->sAlarm = (RTC_AlarmTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 8000de2:	2004      	movs	r0, #4
 8000de4:	f004 f962 	bl	80050ac <malloc>
 8000de8:	0003      	movs	r3, r0
 8000dea:	001a      	movs	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	611a      	str	r2, [r3, #16]
	*myClocker->sAlarm = (RTC_AlarmTypeDef){0};
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	691b      	ldr	r3, [r3, #16]
 8000df4:	0018      	movs	r0, r3
 8000df6:	2328      	movs	r3, #40	; 0x28
 8000df8:	001a      	movs	r2, r3
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	f004 fb24 	bl	8005448 <memset>
	myClocker->rtcHandle = rtcHandle;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	615a      	str	r2, [r3, #20]
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b012      	add	sp, #72	; 0x48
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <Clocker_Set_Time>:

void Clocker_Set_Time(struct Clocker * myClocker, uint8_t newHours, uint8_t newMinutes, uint8_t newSeconds)
{
 8000e0e:	b590      	push	{r4, r7, lr}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
 8000e16:	000c      	movs	r4, r1
 8000e18:	0010      	movs	r0, r2
 8000e1a:	0019      	movs	r1, r3
 8000e1c:	1cfb      	adds	r3, r7, #3
 8000e1e:	1c22      	adds	r2, r4, #0
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	1cbb      	adds	r3, r7, #2
 8000e24:	1c02      	adds	r2, r0, #0
 8000e26:	701a      	strb	r2, [r3, #0]
 8000e28:	1c7b      	adds	r3, r7, #1
 8000e2a:	1c0a      	adds	r2, r1, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Hours = newHours;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	1cfa      	adds	r2, r7, #3
 8000e34:	7812      	ldrb	r2, [r2, #0]
 8000e36:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Minutes = newMinutes;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	1cba      	adds	r2, r7, #2
 8000e3e:	7812      	ldrb	r2, [r2, #0]
 8000e40:	705a      	strb	r2, [r3, #1]
	myClocker->sTime->Seconds = newSeconds;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	1c7a      	adds	r2, r7, #1
 8000e48:	7812      	ldrb	r2, [r2, #0]
 8000e4a:	709a      	strb	r2, [r3, #2]
	myClocker->sTime->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
	myClocker->sTime->StoreOperation = RTC_STOREOPERATION_RESET;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
	HAL_RTC_SetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6958      	ldr	r0, [r3, #20]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	2200      	movs	r2, #0
 8000e66:	0019      	movs	r1, r3
 8000e68:	f002 f840 	bl	8002eec <HAL_RTC_SetTime>
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b003      	add	sp, #12
 8000e72:	bd90      	pop	{r4, r7, pc}

08000e74 <Clocker_Set_Alarm>:

void Clocker_Set_Alarm(struct Clocker * myClocker, uint8_t alarmHours, uint8_t alarmMinutes)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	0008      	movs	r0, r1
 8000e7e:	0011      	movs	r1, r2
 8000e80:	1cfb      	adds	r3, r7, #3
 8000e82:	1c02      	adds	r2, r0, #0
 8000e84:	701a      	strb	r2, [r3, #0]
 8000e86:	1cbb      	adds	r3, r7, #2
 8000e88:	1c0a      	adds	r2, r1, #0
 8000e8a:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Hours = alarmHours;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	1cfa      	adds	r2, r7, #3
 8000e92:	7812      	ldrb	r2, [r2, #0]
 8000e94:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Minutes = alarmMinutes;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	691b      	ldr	r3, [r3, #16]
 8000e9a:	1cba      	adds	r2, r7, #2
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	705a      	strb	r2, [r3, #1]
	myClocker->sAlarm->AlarmTime.Seconds = 0x0;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	691b      	ldr	r3, [r3, #16]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	709a      	strb	r2, [r3, #2]
	myClocker->sAlarm->AlarmTime.SubSeconds = 0x0;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	691b      	ldr	r3, [r3, #16]
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
	myClocker->sAlarm->AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	60da      	str	r2, [r3, #12]
	myClocker->sAlarm->AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
	myClocker->sAlarm->AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <Clocker_Set_Alarm+0x90>)
 8000ec6:	615a      	str	r2, [r3, #20]
	myClocker->sAlarm->AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
	myClocker->sAlarm->AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	61da      	str	r2, [r3, #28]
	myClocker->sAlarm->AlarmDateWeekDay = 0x1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	2220      	movs	r2, #32
 8000ede:	2101      	movs	r1, #1
 8000ee0:	5499      	strb	r1, [r3, r2]
	myClocker->sAlarm->Alarm = RTC_ALARM_A;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	0052      	lsls	r2, r2, #1
 8000eea:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RTC_SetAlarm(myClocker->rtcHandle, myClocker->sAlarm, RTC_FORMAT_BCD);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6958      	ldr	r0, [r3, #20]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	0019      	movs	r1, r3
 8000ef8:	f002 f9e4 	bl	80032c4 <HAL_RTC_SetAlarm>
}
 8000efc:	46c0      	nop			; (mov r8, r8)
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b002      	add	sp, #8
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	80000080 	.word	0x80000080

08000f08 <Clocker_Segment_Update>:

void Clocker_Segment_Update(struct Clocker * myClocker)
{
 8000f08:	b590      	push	{r4, r7, lr}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	uint8_t tempTime[4] = {0};
 8000f10:	240c      	movs	r4, #12
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
	HAL_RTC_GetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6958      	ldr	r0, [r3, #20]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	2200      	movs	r2, #0
 8000f22:	0019      	movs	r1, r3
 8000f24:	f002 f88c 	bl	8003040 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(myClocker->rtcHandle, myClocker->sDate, RTC_FORMAT_BIN);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6958      	ldr	r0, [r3, #20]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	2200      	movs	r2, #0
 8000f32:	0019      	movs	r1, r3
 8000f34:	f002 f976 	bl	8003224 <HAL_RTC_GetDate>
	tempTime[0] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)/10);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	210a      	movs	r1, #10
 8000f40:	0018      	movs	r0, r3
 8000f42:	f7ff f8e9 	bl	8000118 <__udivsi3>
 8000f46:	0003      	movs	r3, r0
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f000 f83e 	bl	8000fcc <Clocker_Convert_Int_to_Segment>
 8000f50:	0003      	movs	r3, r0
 8000f52:	001a      	movs	r2, r3
 8000f54:	193b      	adds	r3, r7, r4
 8000f56:	701a      	strb	r2, [r3, #0]
	tempTime[1] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)%10);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	210a      	movs	r1, #10
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff f95f 	bl	8000224 <__aeabi_uidivmod>
 8000f66:	000b      	movs	r3, r1
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f000 f82e 	bl	8000fcc <Clocker_Convert_Int_to_Segment>
 8000f70:	0003      	movs	r3, r0
 8000f72:	001a      	movs	r2, r3
 8000f74:	193b      	adds	r3, r7, r4
 8000f76:	705a      	strb	r2, [r3, #1]
	tempTime[2] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)/10);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	785b      	ldrb	r3, [r3, #1]
 8000f7e:	210a      	movs	r1, #10
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff f8c9 	bl	8000118 <__udivsi3>
 8000f86:	0003      	movs	r3, r0
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f000 f81e 	bl	8000fcc <Clocker_Convert_Int_to_Segment>
 8000f90:	0003      	movs	r3, r0
 8000f92:	001a      	movs	r2, r3
 8000f94:	193b      	adds	r3, r7, r4
 8000f96:	709a      	strb	r2, [r3, #2]
	tempTime[3] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)%10);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	210a      	movs	r1, #10
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f7ff f93f 	bl	8000224 <__aeabi_uidivmod>
 8000fa6:	000b      	movs	r3, r1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 f80e 	bl	8000fcc <Clocker_Convert_Int_to_Segment>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	001a      	movs	r2, r3
 8000fb4:	193b      	adds	r3, r7, r4
 8000fb6:	70da      	strb	r2, [r3, #3]
	tm1637_DisplayHandle(7, tempTime);
 8000fb8:	193b      	adds	r3, r7, r4
 8000fba:	0019      	movs	r1, r3
 8000fbc:	2007      	movs	r0, #7
 8000fbe:	f000 fba1 	bl	8001704 <tm1637_DisplayHandle>
}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b005      	add	sp, #20
 8000fc8:	bd90      	pop	{r4, r7, pc}
	...

08000fcc <Clocker_Convert_Int_to_Segment>:

uint8_t Clocker_Convert_Int_to_Segment(uint8_t c)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	701a      	strb	r2, [r3, #0]
	switch(c)
 8000fd8:	1dfb      	adds	r3, r7, #7
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b09      	cmp	r3, #9
 8000fde:	d818      	bhi.n	8001012 <Clocker_Convert_Int_to_Segment+0x46>
 8000fe0:	009a      	lsls	r2, r3, #2
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <Clocker_Convert_Int_to_Segment+0x50>)
 8000fe4:	18d3      	adds	r3, r2, r3
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	469f      	mov	pc, r3
	{
		case 0 : return 0x3f;
 8000fea:	233f      	movs	r3, #63	; 0x3f
 8000fec:	e012      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 1 : return 0x06;
 8000fee:	2306      	movs	r3, #6
 8000ff0:	e010      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 2 : return 0x5b;
 8000ff2:	235b      	movs	r3, #91	; 0x5b
 8000ff4:	e00e      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 3 : return 0x4f;
 8000ff6:	234f      	movs	r3, #79	; 0x4f
 8000ff8:	e00c      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 4 : return 0x66;
 8000ffa:	2366      	movs	r3, #102	; 0x66
 8000ffc:	e00a      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 5 : return 0x6d;
 8000ffe:	236d      	movs	r3, #109	; 0x6d
 8001000:	e008      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 6 : return 0x7d;
 8001002:	237d      	movs	r3, #125	; 0x7d
 8001004:	e006      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 7 : return 0x07;
 8001006:	2307      	movs	r3, #7
 8001008:	e004      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 8 : return 0x7f;
 800100a:	237f      	movs	r3, #127	; 0x7f
 800100c:	e002      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
		case 9 : return 0x6f;
 800100e:	236f      	movs	r3, #111	; 0x6f
 8001010:	e000      	b.n	8001014 <Clocker_Convert_Int_to_Segment+0x48>
	}
	return 0x3f;
 8001012:	233f      	movs	r3, #63	; 0x3f
}
 8001014:	0018      	movs	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}
 800101c:	080057bc 	.word	0x080057bc

08001020 <Send_cmd>:
# define Version    0xFF
# define Cmd_Len    0x06
# define Feedback   0x00    //If need for Feedback: 0x01,  No Feedback: 0

void Send_cmd (uint8_t cmd, uint8_t Parameter1, uint8_t Parameter2)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b087      	sub	sp, #28
 8001024:	af00      	add	r7, sp, #0
 8001026:	0004      	movs	r4, r0
 8001028:	0008      	movs	r0, r1
 800102a:	0011      	movs	r1, r2
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	1c22      	adds	r2, r4, #0
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	1dbb      	adds	r3, r7, #6
 8001034:	1c02      	adds	r2, r0, #0
 8001036:	701a      	strb	r2, [r3, #0]
 8001038:	1d7b      	adds	r3, r7, #5
 800103a:	1c0a      	adds	r2, r1, #0
 800103c:	701a      	strb	r2, [r3, #0]
	uint16_t Checksum = Version + Cmd_Len + cmd + Feedback + Parameter1 + Parameter2;
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	b29a      	uxth	r2, r3
 8001044:	1dbb      	adds	r3, r7, #6
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b29b      	uxth	r3, r3
 800104a:	18d3      	adds	r3, r2, r3
 800104c:	b29a      	uxth	r2, r3
 800104e:	1d7b      	adds	r3, r7, #5
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	b29b      	uxth	r3, r3
 8001054:	18d3      	adds	r3, r2, r3
 8001056:	b29a      	uxth	r2, r3
 8001058:	2016      	movs	r0, #22
 800105a:	183b      	adds	r3, r7, r0
 800105c:	3206      	adds	r2, #6
 800105e:	32ff      	adds	r2, #255	; 0xff
 8001060:	801a      	strh	r2, [r3, #0]
	Checksum = 0-Checksum;
 8001062:	183b      	adds	r3, r7, r0
 8001064:	183a      	adds	r2, r7, r0
 8001066:	8812      	ldrh	r2, [r2, #0]
 8001068:	4252      	negs	r2, r2
 800106a:	801a      	strh	r2, [r3, #0]

	uint8_t CmdSequence[10] = { Start_Byte, Version, Cmd_Len, cmd, Feedback, Parameter1, Parameter2, (Checksum>>8)&0x00ff, (Checksum&0x00ff), End_Byte};
 800106c:	210c      	movs	r1, #12
 800106e:	187b      	adds	r3, r7, r1
 8001070:	227e      	movs	r2, #126	; 0x7e
 8001072:	701a      	strb	r2, [r3, #0]
 8001074:	187b      	adds	r3, r7, r1
 8001076:	22ff      	movs	r2, #255	; 0xff
 8001078:	705a      	strb	r2, [r3, #1]
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2206      	movs	r2, #6
 800107e:	709a      	strb	r2, [r3, #2]
 8001080:	187b      	adds	r3, r7, r1
 8001082:	1dfa      	adds	r2, r7, #7
 8001084:	7812      	ldrb	r2, [r2, #0]
 8001086:	70da      	strb	r2, [r3, #3]
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2200      	movs	r2, #0
 800108c:	711a      	strb	r2, [r3, #4]
 800108e:	187b      	adds	r3, r7, r1
 8001090:	1dba      	adds	r2, r7, #6
 8001092:	7812      	ldrb	r2, [r2, #0]
 8001094:	715a      	strb	r2, [r3, #5]
 8001096:	187b      	adds	r3, r7, r1
 8001098:	1d7a      	adds	r2, r7, #5
 800109a:	7812      	ldrb	r2, [r2, #0]
 800109c:	719a      	strb	r2, [r3, #6]
 800109e:	183b      	adds	r3, r7, r0
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	187b      	adds	r3, r7, r1
 80010aa:	71da      	strb	r2, [r3, #7]
 80010ac:	183b      	adds	r3, r7, r0
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	187b      	adds	r3, r7, r1
 80010b4:	721a      	strb	r2, [r3, #8]
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	22ef      	movs	r2, #239	; 0xef
 80010ba:	725a      	strb	r2, [r3, #9]

	HAL_UART_Transmit(DF_UART, CmdSequence, 10, HAL_MAX_DELAY);
 80010bc:	2301      	movs	r3, #1
 80010be:	425b      	negs	r3, r3
 80010c0:	1879      	adds	r1, r7, r1
 80010c2:	4804      	ldr	r0, [pc, #16]	; (80010d4 <Send_cmd+0xb4>)
 80010c4:	220a      	movs	r2, #10
 80010c6:	f003 f81b 	bl	8004100 <HAL_UART_Transmit>
}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b007      	add	sp, #28
 80010d0:	bd90      	pop	{r4, r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	20000130 	.word	0x20000130

080010d8 <DF_PlayFromStart>:

void DF_PlayFromStart(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  Send_cmd(0x03,0x00,0x01);
 80010dc:	2201      	movs	r2, #1
 80010de:	2100      	movs	r1, #0
 80010e0:	2003      	movs	r0, #3
 80010e2:	f7ff ff9d 	bl	8001020 <Send_cmd>
  HAL_Delay(200);
 80010e6:	20c8      	movs	r0, #200	; 0xc8
 80010e8:	f000 fc14 	bl	8001914 <HAL_Delay>
}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <DF_Init>:


void DF_Init (uint8_t volume)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	0002      	movs	r2, r0
 80010fa:	1dfb      	adds	r3, r7, #7
 80010fc:	701a      	strb	r2, [r3, #0]
	Send_cmd(0x3F, 0x00, Source);
 80010fe:	2202      	movs	r2, #2
 8001100:	2100      	movs	r1, #0
 8001102:	203f      	movs	r0, #63	; 0x3f
 8001104:	f7ff ff8c 	bl	8001020 <Send_cmd>
	HAL_Delay(200);
 8001108:	20c8      	movs	r0, #200	; 0xc8
 800110a:	f000 fc03 	bl	8001914 <HAL_Delay>
	Send_cmd(0x06, 0x00, volume);
 800110e:	1dfb      	adds	r3, r7, #7
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	001a      	movs	r2, r3
 8001114:	2100      	movs	r1, #0
 8001116:	2006      	movs	r0, #6
 8001118:	f7ff ff82 	bl	8001020 <Send_cmd>
	HAL_Delay(500);
 800111c:	23fa      	movs	r3, #250	; 0xfa
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	0018      	movs	r0, r3
 8001122:	f000 fbf7 	bl	8001914 <HAL_Delay>
}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	46bd      	mov	sp, r7
 800112a:	b002      	add	sp, #8
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	0002      	movs	r2, r0
 8001138:	1dbb      	adds	r3, r7, #6
 800113a:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <delay+0x30>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8001144:	46c0      	nop			; (mov r8, r8)
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <delay+0x30>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800114c:	1dbb      	adds	r3, r7, #6
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	429a      	cmp	r2, r3
 8001152:	d3f8      	bcc.n	8001146 <delay+0x16>
}
 8001154:	46c0      	nop			; (mov r8, r8)
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	200000f0 	.word	0x200000f0

08001164 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	0002      	movs	r2, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	b2da      	uxtb	r2, r3
 8001176:	23a0      	movs	r3, #160	; 0xa0
 8001178:	05db      	lsls	r3, r3, #23
 800117a:	2120      	movs	r1, #32
 800117c:	0018      	movs	r0, r3
 800117e:	f000 fe66 	bl	8001e4e <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8001182:	1dfb      	adds	r3, r7, #7
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	08db      	lsrs	r3, r3, #3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2201      	movs	r2, #1
 800118c:	4013      	ands	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	0059      	lsls	r1, r3, #1
 8001194:	23a0      	movs	r3, #160	; 0xa0
 8001196:	05db      	lsls	r3, r3, #23
 8001198:	0018      	movs	r0, r3
 800119a:	f000 fe58 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	089b      	lsrs	r3, r3, #2
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2201      	movs	r2, #1
 80011a8:	4013      	ands	r3, r2
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	2380      	movs	r3, #128	; 0x80
 80011ae:	0099      	lsls	r1, r3, #2
 80011b0:	23a0      	movs	r3, #160	; 0xa0
 80011b2:	05db      	lsls	r3, r3, #23
 80011b4:	0018      	movs	r0, r3
 80011b6:	f000 fe4a 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	085b      	lsrs	r3, r3, #1
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2201      	movs	r2, #1
 80011c4:	4013      	ands	r3, r2
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	4813      	ldr	r0, [pc, #76]	; (8001218 <send_to_lcd+0xb4>)
 80011ca:	001a      	movs	r2, r3
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	f000 fe3e 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2201      	movs	r2, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	480f      	ldr	r0, [pc, #60]	; (800121c <send_to_lcd+0xb8>)
 80011de:	001a      	movs	r2, r3
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	f000 fe34 	bl	8001e4e <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 80011e6:	23a0      	movs	r3, #160	; 0xa0
 80011e8:	05db      	lsls	r3, r3, #23
 80011ea:	2201      	movs	r2, #1
 80011ec:	2180      	movs	r1, #128	; 0x80
 80011ee:	0018      	movs	r0, r3
 80011f0:	f000 fe2d 	bl	8001e4e <HAL_GPIO_WritePin>
	delay (20);
 80011f4:	2014      	movs	r0, #20
 80011f6:	f7ff ff9b 	bl	8001130 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 80011fa:	23a0      	movs	r3, #160	; 0xa0
 80011fc:	05db      	lsls	r3, r3, #23
 80011fe:	2200      	movs	r2, #0
 8001200:	2180      	movs	r1, #128	; 0x80
 8001202:	0018      	movs	r0, r3
 8001204:	f000 fe23 	bl	8001e4e <HAL_GPIO_WritePin>
	delay (20);
 8001208:	2014      	movs	r0, #20
 800120a:	f7ff ff91 	bl	8001130 <delay>
}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	46bd      	mov	sp, r7
 8001212:	b002      	add	sp, #8
 8001214:	bd80      	pop	{r7, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	50000800 	.word	0x50000800
 800121c:	50000400 	.word	0x50000400

08001220 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	0002      	movs	r2, r0
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	701a      	strb	r2, [r3, #0]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 800122c:	200f      	movs	r0, #15
 800122e:	183b      	adds	r3, r7, r0
 8001230:	1dfa      	adds	r2, r7, #7
 8001232:	7812      	ldrb	r2, [r2, #0]
 8001234:	0912      	lsrs	r2, r2, #4
 8001236:	701a      	strb	r2, [r3, #0]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8001238:	0004      	movs	r4, r0
 800123a:	183b      	adds	r3, r7, r0
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2100      	movs	r1, #0
 8001240:	0018      	movs	r0, r3
 8001242:	f7ff ff8f 	bl	8001164 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8001246:	0020      	movs	r0, r4
 8001248:	183b      	adds	r3, r7, r0
 800124a:	1dfa      	adds	r2, r7, #7
 800124c:	7812      	ldrb	r2, [r2, #0]
 800124e:	210f      	movs	r1, #15
 8001250:	400a      	ands	r2, r1
 8001252:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 0);
 8001254:	183b      	adds	r3, r7, r0
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2100      	movs	r1, #0
 800125a:	0018      	movs	r0, r3
 800125c:	f7ff ff82 	bl	8001164 <send_to_lcd>
}
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b005      	add	sp, #20
 8001266:	bd90      	pop	{r4, r7, pc}

08001268 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	0002      	movs	r2, r0
 8001270:	1dfb      	adds	r3, r7, #7
 8001272:	701a      	strb	r2, [r3, #0]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8001274:	200f      	movs	r0, #15
 8001276:	183b      	adds	r3, r7, r0
 8001278:	1dfa      	adds	r2, r7, #7
 800127a:	7812      	ldrb	r2, [r2, #0]
 800127c:	0912      	lsrs	r2, r2, #4
 800127e:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8001280:	0004      	movs	r4, r0
 8001282:	183b      	adds	r3, r7, r0
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2101      	movs	r1, #1
 8001288:	0018      	movs	r0, r3
 800128a:	f7ff ff6b 	bl	8001164 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 800128e:	0020      	movs	r0, r4
 8001290:	183b      	adds	r3, r7, r0
 8001292:	1dfa      	adds	r2, r7, #7
 8001294:	7812      	ldrb	r2, [r2, #0]
 8001296:	210f      	movs	r1, #15
 8001298:	400a      	ands	r2, r1
 800129a:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);
 800129c:	183b      	adds	r3, r7, r0
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2101      	movs	r1, #1
 80012a2:	0018      	movs	r0, r3
 80012a4:	f7ff ff5e 	bl	8001164 <send_to_lcd>
}
 80012a8:	46c0      	nop			; (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b005      	add	sp, #20
 80012ae:	bd90      	pop	{r4, r7, pc}

080012b0 <lcd_clear>:

void lcd_clear (void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80012b4:	2001      	movs	r0, #1
 80012b6:	f7ff ffb3 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(2);
 80012ba:	2002      	movs	r0, #2
 80012bc:	f000 fb2a 	bl	8001914 <HAL_Delay>
}
 80012c0:	46c0      	nop			; (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	6039      	str	r1, [r7, #0]
    switch (row)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <lcd_put_cur+0x18>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d005      	beq.n	80012e8 <lcd_put_cur+0x22>
 80012dc:	e009      	b.n	80012f2 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	2280      	movs	r2, #128	; 0x80
 80012e2:	4313      	orrs	r3, r2
 80012e4:	603b      	str	r3, [r7, #0]
            break;
 80012e6:	e004      	b.n	80012f2 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	22c0      	movs	r2, #192	; 0xc0
 80012ec:	4313      	orrs	r3, r2
 80012ee:	603b      	str	r3, [r7, #0]
            break;
 80012f0:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	0018      	movs	r0, r3
 80012f8:	f7ff ff92 	bl	8001220 <lcd_send_cmd>
}
 80012fc:	46c0      	nop			; (mov r8, r8)
 80012fe:	46bd      	mov	sp, r7
 8001300:	b002      	add	sp, #8
 8001302:	bd80      	pop	{r7, pc}

08001304 <lcd_init>:


void lcd_init (void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001308:	2032      	movs	r0, #50	; 0x32
 800130a:	f000 fb03 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x30);
 800130e:	2030      	movs	r0, #48	; 0x30
 8001310:	f7ff ff86 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001314:	2005      	movs	r0, #5
 8001316:	f000 fafd 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x30);
 800131a:	2030      	movs	r0, #48	; 0x30
 800131c:	f7ff ff80 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001320:	2001      	movs	r0, #1
 8001322:	f000 faf7 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001326:	2030      	movs	r0, #48	; 0x30
 8001328:	f7ff ff7a 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(10);
 800132c:	200a      	movs	r0, #10
 800132e:	f000 faf1 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001332:	2020      	movs	r0, #32
 8001334:	f7ff ff74 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(10);
 8001338:	200a      	movs	r0, #10
 800133a:	f000 faeb 	bl	8001914 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800133e:	2028      	movs	r0, #40	; 0x28
 8001340:	f7ff ff6e 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(1);
 8001344:	2001      	movs	r0, #1
 8001346:	f000 fae5 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800134a:	2008      	movs	r0, #8
 800134c:	f7ff ff68 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(1);
 8001350:	2001      	movs	r0, #1
 8001352:	f000 fadf 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001356:	2001      	movs	r0, #1
 8001358:	f7ff ff62 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(1);
 800135c:	2001      	movs	r0, #1
 800135e:	f000 fad9 	bl	8001914 <HAL_Delay>
	HAL_Delay(1);
 8001362:	2001      	movs	r0, #1
 8001364:	f000 fad6 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001368:	2006      	movs	r0, #6
 800136a:	f7ff ff59 	bl	8001220 <lcd_send_cmd>
	HAL_Delay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f000 fad0 	bl	8001914 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001374:	200c      	movs	r0, #12
 8001376:	f7ff ff53 	bl	8001220 <lcd_send_cmd>
}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001388:	e006      	b.n	8001398 <lcd_send_string+0x18>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	1c5a      	adds	r2, r3, #1
 800138e:	607a      	str	r2, [r7, #4]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	0018      	movs	r0, r3
 8001394:	f7ff ff68 	bl	8001268 <lcd_send_data>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1f4      	bne.n	800138a <lcd_send_string+0xa>
}
 80013a0:	46c0      	nop			; (mov r8, r8)
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b002      	add	sp, #8
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 80013b0:	2380      	movs	r3, #128	; 0x80
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	480a      	ldr	r0, [pc, #40]	; (80013e0 <tm1637_CLKhigh+0x34>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	0019      	movs	r1, r3
 80013ba:	f000 fd48 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4807      	ldr	r0, [pc, #28]	; (80013e0 <tm1637_CLKhigh+0x34>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	0019      	movs	r1, r3
 80013c8:	f000 fd41 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	4803      	ldr	r0, [pc, #12]	; (80013e0 <tm1637_CLKhigh+0x34>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	0019      	movs	r1, r3
 80013d6:	f000 fd3a 	bl	8001e4e <HAL_GPIO_WritePin>
}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	50000400 	.word	0x50000400

080013e4 <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	480a      	ldr	r0, [pc, #40]	; (8001418 <tm1637_CLKlow+0x34>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	0019      	movs	r1, r3
 80013f2:	f000 fd2c 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4807      	ldr	r0, [pc, #28]	; (8001418 <tm1637_CLKlow+0x34>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	0019      	movs	r1, r3
 8001400:	f000 fd25 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8001404:	2380      	movs	r3, #128	; 0x80
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	4803      	ldr	r0, [pc, #12]	; (8001418 <tm1637_CLKlow+0x34>)
 800140a:	2200      	movs	r2, #0
 800140c:	0019      	movs	r1, r3
 800140e:	f000 fd1e 	bl	8001e4e <HAL_GPIO_WritePin>
}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	50000400 	.word	0x50000400

0800141c <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 8001420:	2380      	movs	r3, #128	; 0x80
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	480a      	ldr	r0, [pc, #40]	; (8001450 <tm1637_SDOhigh+0x34>)
 8001426:	2201      	movs	r2, #1
 8001428:	0019      	movs	r1, r3
 800142a:	f000 fd10 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4807      	ldr	r0, [pc, #28]	; (8001450 <tm1637_SDOhigh+0x34>)
 8001434:	2201      	movs	r2, #1
 8001436:	0019      	movs	r1, r3
 8001438:	f000 fd09 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 800143c:	2380      	movs	r3, #128	; 0x80
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4803      	ldr	r0, [pc, #12]	; (8001450 <tm1637_SDOhigh+0x34>)
 8001442:	2201      	movs	r2, #1
 8001444:	0019      	movs	r1, r3
 8001446:	f000 fd02 	bl	8001e4e <HAL_GPIO_WritePin>
}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	50000400 	.word	0x50000400

08001454 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	480a      	ldr	r0, [pc, #40]	; (8001488 <tm1637_SDOlow+0x34>)
 800145e:	2200      	movs	r2, #0
 8001460:	0019      	movs	r1, r3
 8001462:	f000 fcf4 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8001466:	2380      	movs	r3, #128	; 0x80
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4807      	ldr	r0, [pc, #28]	; (8001488 <tm1637_SDOlow+0x34>)
 800146c:	2200      	movs	r2, #0
 800146e:	0019      	movs	r1, r3
 8001470:	f000 fced 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4803      	ldr	r0, [pc, #12]	; (8001488 <tm1637_SDOlow+0x34>)
 800147a:	2200      	movs	r2, #0
 800147c:	0019      	movs	r1, r3
 800147e:	f000 fce6 	bl	8001e4e <HAL_GPIO_WritePin>
}
 8001482:	46c0      	nop			; (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	50000400 	.word	0x50000400

0800148c <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8001490:	f7ff ff8c 	bl	80013ac <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8001494:	f7ff ffc2 	bl	800141c <tm1637_SDOhigh>
	tm1637_SDOlow();
 8001498:	f7ff ffdc 	bl	8001454 <tm1637_SDOlow>

	tm1637_CLKlow();
 800149c:	f7ff ffa2 	bl	80013e4 <tm1637_CLKlow>
}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 80014aa:	f7ff ff9b 	bl	80013e4 <tm1637_CLKlow>
	tm1637_SDOlow();
 80014ae:	f7ff ffd1 	bl	8001454 <tm1637_SDOlow>

	tm1637_CLKhigh();
 80014b2:	f7ff ff7b 	bl	80013ac <tm1637_CLKhigh>
	tm1637_SDOhigh();
 80014b6:	f7ff ffb1 	bl	800141c <tm1637_SDOhigh>
}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 80014c8:	230f      	movs	r3, #15
 80014ca:	18fb      	adds	r3, r7, r3
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
 80014d0:	e01a      	b.n	8001508 <tm1637_DataOut+0x48>
	{
		tm1637_CLKlow();
 80014d2:	f7ff ff87 	bl	80013e4 <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 80014d6:	230f      	movs	r3, #15
 80014d8:	18fb      	adds	r3, r7, r3
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	b25b      	sxtb	r3, r3
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	18d3      	adds	r3, r2, r3
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d102      	bne.n	80014ee <tm1637_DataOut+0x2e>
		{
			tm1637_SDOhigh();
 80014e8:	f7ff ff98 	bl	800141c <tm1637_SDOhigh>
 80014ec:	e001      	b.n	80014f2 <tm1637_DataOut+0x32>

		}
		else
		{
			tm1637_SDOlow();
 80014ee:	f7ff ffb1 	bl	8001454 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 80014f2:	f7ff ff5b 	bl	80013ac <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 80014f6:	210f      	movs	r1, #15
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b25b      	sxtb	r3, r3
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	3301      	adds	r3, #1
 8001502:	b2da      	uxtb	r2, r3
 8001504:	187b      	adds	r3, r7, r1
 8001506:	701a      	strb	r2, [r3, #0]
 8001508:	230f      	movs	r3, #15
 800150a:	18fb      	adds	r3, r7, r3
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b25b      	sxtb	r3, r3
 8001510:	2b07      	cmp	r3, #7
 8001512:	ddde      	ble.n	80014d2 <tm1637_DataOut+0x12>
	} 
}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b004      	add	sp, #16
 800151c:	bd80      	pop	{r7, pc}

0800151e <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8001526:	230c      	movs	r3, #12
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8001532:	2317      	movs	r3, #23
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e018      	b.n	800156e <tm1637_TxCommand+0x50>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	001a      	movs	r2, r3
 8001542:	2117      	movs	r1, #23
 8001544:	187b      	adds	r3, r7, r1
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	411a      	asrs	r2, r3
 800154a:	0013      	movs	r3, r2
 800154c:	2201      	movs	r2, #1
 800154e:	4013      	ands	r3, r2
 8001550:	1e5a      	subs	r2, r3, #1
 8001552:	4193      	sbcs	r3, r2
 8001554:	b2da      	uxtb	r2, r3
 8001556:	0008      	movs	r0, r1
 8001558:	187b      	adds	r3, r7, r1
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	0011      	movs	r1, r2
 800155e:	220c      	movs	r2, #12
 8001560:	18ba      	adds	r2, r7, r2
 8001562:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8001564:	183b      	adds	r3, r7, r0
 8001566:	781a      	ldrb	r2, [r3, #0]
 8001568:	183b      	adds	r3, r7, r0
 800156a:	3201      	adds	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
 800156e:	2317      	movs	r3, #23
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b07      	cmp	r3, #7
 8001576:	d9e1      	bls.n	800153c <tm1637_TxCommand+0x1e>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 8001578:	f7ff ff88 	bl	800148c <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 800157c:	230c      	movs	r3, #12
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	0018      	movs	r0, r3
 8001582:	f7ff ff9d 	bl	80014c0 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 8001586:	f7ff ff2d 	bl	80013e4 <tm1637_CLKlow>
	tm1637_CLKhigh();
 800158a:	f7ff ff0f 	bl	80013ac <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 800158e:	f000 f89f 	bl	80016d0 <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	001a      	movs	r2, r3
 8001598:	23c0      	movs	r3, #192	; 0xc0
 800159a:	4013      	ands	r3, r2
 800159c:	2bc0      	cmp	r3, #192	; 0xc0
 800159e:	d001      	beq.n	80015a4 <tm1637_TxCommand+0x86>
	{
		tm1637_EndPacket();
 80015a0:	f7ff ff81 	bl	80014a6 <tm1637_EndPacket>
	}

}
 80015a4:	46c0      	nop			; (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b006      	add	sp, #24
 80015aa:	bd80      	pop	{r7, pc}

080015ac <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	000a      	movs	r2, r1
 80015b6:	1cfb      	adds	r3, r7, #3
 80015b8:	701a      	strb	r2, [r3, #0]
	uint8_t ByteData[8] = {0};
 80015ba:	230c      	movs	r3, #12
 80015bc:	18fb      	adds	r3, r7, r3
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	2200      	movs	r2, #0
 80015c4:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PacketSize; i++)
 80015c6:	2317      	movs	r3, #23
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	e037      	b.n	8001640 <tm1637_TxData+0x94>
	{
		for(uint8_t j = 0; j < 8; j++)
 80015d0:	2316      	movs	r3, #22
 80015d2:	18fb      	adds	r3, r7, r3
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
 80015d8:	e01c      	b.n	8001614 <tm1637_TxData+0x68>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 80015da:	2317      	movs	r3, #23
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	18d3      	adds	r3, r2, r3
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	001a      	movs	r2, r3
 80015e8:	2116      	movs	r1, #22
 80015ea:	187b      	adds	r3, r7, r1
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	411a      	asrs	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	2201      	movs	r2, #1
 80015f4:	4013      	ands	r3, r2
 80015f6:	1e5a      	subs	r2, r3, #1
 80015f8:	4193      	sbcs	r3, r2
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	0008      	movs	r0, r1
 80015fe:	187b      	adds	r3, r7, r1
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	0011      	movs	r1, r2
 8001604:	220c      	movs	r2, #12
 8001606:	18ba      	adds	r2, r7, r2
 8001608:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 0; j < 8; j++)
 800160a:	183b      	adds	r3, r7, r0
 800160c:	781a      	ldrb	r2, [r3, #0]
 800160e:	183b      	adds	r3, r7, r0
 8001610:	3201      	adds	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
 8001614:	2316      	movs	r3, #22
 8001616:	18fb      	adds	r3, r7, r3
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b07      	cmp	r3, #7
 800161c:	d9dd      	bls.n	80015da <tm1637_TxData+0x2e>
		}
		tm1637_DataOut(ByteData);
 800161e:	230c      	movs	r3, #12
 8001620:	18fb      	adds	r3, r7, r3
 8001622:	0018      	movs	r0, r3
 8001624:	f7ff ff4c 	bl	80014c0 <tm1637_DataOut>
		tm1637_CLKlow();
 8001628:	f7ff fedc 	bl	80013e4 <tm1637_CLKlow>
		tm1637_CLKhigh();
 800162c:	f7ff febe 	bl	80013ac <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 8001630:	f000 f84e 	bl	80016d0 <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8001634:	2117      	movs	r1, #23
 8001636:	187b      	adds	r3, r7, r1
 8001638:	781a      	ldrb	r2, [r3, #0]
 800163a:	187b      	adds	r3, r7, r1
 800163c:	3201      	adds	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
 8001640:	2317      	movs	r3, #23
 8001642:	18fa      	adds	r2, r7, r3
 8001644:	1cfb      	adds	r3, r7, #3
 8001646:	7812      	ldrb	r2, [r2, #0]
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d3c0      	bcc.n	80015d0 <tm1637_TxData+0x24>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 800164e:	f7ff ff2a 	bl	80014a6 <tm1637_EndPacket>


}
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	46bd      	mov	sp, r7
 8001656:	b006      	add	sp, #24
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	b089      	sub	sp, #36	; 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	0002      	movs	r2, r0
 8001664:	1dfb      	adds	r3, r7, #7
 8001666:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8001668:	240c      	movs	r4, #12
 800166a:	193b      	adds	r3, r7, r4
 800166c:	0018      	movs	r0, r3
 800166e:	2314      	movs	r3, #20
 8001670:	001a      	movs	r2, r3
 8001672:	2100      	movs	r1, #0
 8001674:	f003 fee8 	bl	8005448 <memset>
	GPIO_InitStruct.Pin = SCLK_Pin;
 8001678:	0021      	movs	r1, r4
 800167a:	187b      	adds	r3, r7, r1
 800167c:	2280      	movs	r2, #128	; 0x80
 800167e:	0052      	lsls	r2, r2, #1
 8001680:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	187b      	adds	r3, r7, r1
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 800168e:	1dfb      	adds	r3, r7, #7
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d00b      	beq.n	80016ae <tm1637_Initialize+0x52>
 8001696:	2b01      	cmp	r3, #1
 8001698:	d114      	bne.n	80016c4 <tm1637_Initialize+0x68>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800169a:	187b      	adds	r3, r7, r1
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	187b      	adds	r3, r7, r1
 80016a2:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <tm1637_Initialize+0x70>)
 80016a4:	0019      	movs	r1, r3
 80016a6:	0010      	movs	r0, r2
 80016a8:	f000 fa36 	bl	8001b18 <HAL_GPIO_Init>
			break;
 80016ac:	e00a      	b.n	80016c4 <tm1637_Initialize+0x68>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	210c      	movs	r1, #12
 80016b0:	187b      	adds	r3, r7, r1
 80016b2:	2201      	movs	r2, #1
 80016b4:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b6:	187b      	adds	r3, r7, r1
 80016b8:	4a04      	ldr	r2, [pc, #16]	; (80016cc <tm1637_Initialize+0x70>)
 80016ba:	0019      	movs	r1, r3
 80016bc:	0010      	movs	r0, r2
 80016be:	f000 fa2b 	bl	8001b18 <HAL_GPIO_Init>
			break;
 80016c2:	46c0      	nop			; (mov r8, r8)

	}

}
 80016c4:	46c0      	nop			; (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	b009      	add	sp, #36	; 0x24
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	50000c00 	.word	0x50000c00

080016d0 <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 80016d4:	2001      	movs	r0, #1
 80016d6:	f7ff ffc1 	bl	800165c <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 80016da:	f7ff fe83 	bl	80013e4 <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80016de:	e002      	b.n	80016e6 <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ffbb 	bl	800165c <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80016e6:	2380      	movs	r3, #128	; 0x80
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4a05      	ldr	r2, [pc, #20]	; (8001700 <tm1637_ACKcheck+0x30>)
 80016ec:	0019      	movs	r1, r3
 80016ee:	0010      	movs	r0, r2
 80016f0:	f000 fb90 	bl	8001e14 <HAL_GPIO_ReadPin>
 80016f4:	1e03      	subs	r3, r0, #0
 80016f6:	d1f3      	bne.n	80016e0 <tm1637_ACKcheck+0x10>
}
 80016f8:	46c0      	nop			; (mov r8, r8)
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	50000400 	.word	0x50000400

08001704 <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 8001704:	b5b0      	push	{r4, r5, r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	0002      	movs	r2, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	1dfb      	adds	r3, r7, #7
 8001710:	701a      	strb	r2, [r3, #0]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 8001712:	210c      	movs	r1, #12
 8001714:	187b      	adds	r3, r7, r1
 8001716:	4a19      	ldr	r2, [pc, #100]	; (800177c <tm1637_DisplayHandle+0x78>)
 8001718:	7812      	ldrb	r2, [r2, #0]
 800171a:	701a      	strb	r2, [r3, #0]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 800171c:	250f      	movs	r5, #15
 800171e:	197b      	adds	r3, r7, r5
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
	if(Brightness <= 7)												//there are 7 levels of brightness
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b07      	cmp	r3, #7
 800172a:	d81f      	bhi.n	800176c <tm1637_DisplayHandle+0x68>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2240      	movs	r2, #64	; 0x40
 8001730:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8001732:	000c      	movs	r4, r1
 8001734:	187b      	adds	r3, r7, r1
 8001736:	0018      	movs	r0, r3
 8001738:	f7ff fef1 	bl	800151e <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 800173c:	0021      	movs	r1, r4
 800173e:	187b      	adds	r3, r7, r1
 8001740:	22c0      	movs	r2, #192	; 0xc0
 8001742:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8001744:	187b      	adds	r3, r7, r1
 8001746:	0018      	movs	r0, r3
 8001748:	f7ff fee9 	bl	800151e <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	2104      	movs	r1, #4
 8001750:	0018      	movs	r0, r3
 8001752:	f7ff ff2b 	bl	80015ac <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 8001756:	1dfb      	adds	r3, r7, #7
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	0018      	movs	r0, r3
 800175c:	f000 f810 	bl	8001780 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8001760:	197b      	adds	r3, r7, r5
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8001766:	197b      	adds	r3, r7, r5
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	e002      	b.n	8001772 <tm1637_DisplayHandle+0x6e>
	}
	return ParameterFalidation;
 800176c:	230f      	movs	r3, #15
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	781b      	ldrb	r3, [r3, #0]
}
 8001772:	0018      	movs	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	b004      	add	sp, #16
 8001778:	bdb0      	pop	{r4, r5, r7, pc}
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	08005794 	.word	0x08005794

08001780 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	0002      	movs	r2, r0
 8001788:	1dfb      	adds	r3, r7, #7
 800178a:	701a      	strb	r2, [r3, #0]
	uint8_t BrighnessBuffer[8] = {0};
 800178c:	230c      	movs	r3, #12
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	2200      	movs	r2, #0
 8001796:	605a      	str	r2, [r3, #4]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8001798:	2316      	movs	r3, #22
 800179a:	18fb      	adds	r3, r7, r3
 800179c:	2201      	movs	r2, #1
 800179e:	701a      	strb	r2, [r3, #0]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 80017a0:	1dfb      	adds	r3, r7, #7
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b07      	cmp	r3, #7
 80017a6:	d83e      	bhi.n	8001826 <tm1637_SetBrighness+0xa6>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 80017a8:	1dfb      	adds	r3, r7, #7
 80017aa:	1dfa      	adds	r2, r7, #7
 80017ac:	7812      	ldrb	r2, [r2, #0]
 80017ae:	2178      	movs	r1, #120	; 0x78
 80017b0:	4249      	negs	r1, r1
 80017b2:	430a      	orrs	r2, r1
 80017b4:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 8; i++)
 80017b6:	2317      	movs	r3, #23
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
 80017be:	e017      	b.n	80017f0 <tm1637_SetBrighness+0x70>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 80017c0:	1dfb      	adds	r3, r7, #7
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	2117      	movs	r1, #23
 80017c6:	187b      	adds	r3, r7, r1
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	411a      	asrs	r2, r3
 80017cc:	0013      	movs	r3, r2
 80017ce:	2201      	movs	r2, #1
 80017d0:	4013      	ands	r3, r2
 80017d2:	1e5a      	subs	r2, r3, #1
 80017d4:	4193      	sbcs	r3, r2
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	0008      	movs	r0, r1
 80017da:	187b      	adds	r3, r7, r1
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	0011      	movs	r1, r2
 80017e0:	220c      	movs	r2, #12
 80017e2:	18ba      	adds	r2, r7, r2
 80017e4:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < 8; i++)
 80017e6:	183b      	adds	r3, r7, r0
 80017e8:	781a      	ldrb	r2, [r3, #0]
 80017ea:	183b      	adds	r3, r7, r0
 80017ec:	3201      	adds	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	2317      	movs	r3, #23
 80017f2:	18fb      	adds	r3, r7, r3
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b07      	cmp	r3, #7
 80017f8:	d9e2      	bls.n	80017c0 <tm1637_SetBrighness+0x40>
		}
		tm1637_StartPacket();
 80017fa:	f7ff fe47 	bl	800148c <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 80017fe:	230c      	movs	r3, #12
 8001800:	18fb      	adds	r3, r7, r3
 8001802:	0018      	movs	r0, r3
 8001804:	f7ff fe5c 	bl	80014c0 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 8001808:	f7ff fdec 	bl	80013e4 <tm1637_CLKlow>
		tm1637_CLKhigh();
 800180c:	f7ff fdce 	bl	80013ac <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 8001810:	f7ff ff5e 	bl	80016d0 <tm1637_ACKcheck>
		tm1637_EndPacket();
 8001814:	f7ff fe47 	bl	80014a6 <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 8001818:	2116      	movs	r1, #22
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8001820:	187b      	adds	r3, r7, r1
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	e002      	b.n	800182c <tm1637_SetBrighness+0xac>
	}
	return ParameterFalidation;
 8001826:	2316      	movs	r3, #22
 8001828:	18fb      	adds	r3, r7, r3
 800182a:	781b      	ldrb	r3, [r3, #0]
}
 800182c:	0018      	movs	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	b006      	add	sp, #24
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001840:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <HAL_Init+0x3c>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <HAL_Init+0x3c>)
 8001846:	2140      	movs	r1, #64	; 0x40
 8001848:	430a      	orrs	r2, r1
 800184a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800184c:	2000      	movs	r0, #0
 800184e:	f000 f811 	bl	8001874 <HAL_InitTick>
 8001852:	1e03      	subs	r3, r0, #0
 8001854:	d003      	beq.n	800185e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001856:	1dfb      	adds	r3, r7, #7
 8001858:	2201      	movs	r2, #1
 800185a:	701a      	strb	r2, [r3, #0]
 800185c:	e001      	b.n	8001862 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800185e:	f7ff f96f 	bl	8000b40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001862:	1dfb      	adds	r3, r7, #7
 8001864:	781b      	ldrb	r3, [r3, #0]
}
 8001866:	0018      	movs	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	b002      	add	sp, #8
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	40022000 	.word	0x40022000

08001874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800187c:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <HAL_InitTick+0x5c>)
 800187e:	681c      	ldr	r4, [r3, #0]
 8001880:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <HAL_InitTick+0x60>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	0019      	movs	r1, r3
 8001886:	23fa      	movs	r3, #250	; 0xfa
 8001888:	0098      	lsls	r0, r3, #2
 800188a:	f7fe fc45 	bl	8000118 <__udivsi3>
 800188e:	0003      	movs	r3, r0
 8001890:	0019      	movs	r1, r3
 8001892:	0020      	movs	r0, r4
 8001894:	f7fe fc40 	bl	8000118 <__udivsi3>
 8001898:	0003      	movs	r3, r0
 800189a:	0018      	movs	r0, r3
 800189c:	f000 f92f 	bl	8001afe <HAL_SYSTICK_Config>
 80018a0:	1e03      	subs	r3, r0, #0
 80018a2:	d001      	beq.n	80018a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e00f      	b.n	80018c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d80b      	bhi.n	80018c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	2301      	movs	r3, #1
 80018b2:	425b      	negs	r3, r3
 80018b4:	2200      	movs	r2, #0
 80018b6:	0018      	movs	r0, r3
 80018b8:	f000 f8fc 	bl	8001ab4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018bc:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <HAL_InitTick+0x64>)
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
 80018c4:	e000      	b.n	80018c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
}
 80018c8:	0018      	movs	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	b003      	add	sp, #12
 80018ce:	bd90      	pop	{r4, r7, pc}
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000008 	.word	0x20000008
 80018d8:	20000004 	.word	0x20000004

080018dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_IncTick+0x1c>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	001a      	movs	r2, r3
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <HAL_IncTick+0x20>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	18d2      	adds	r2, r2, r3
 80018ec:	4b03      	ldr	r3, [pc, #12]	; (80018fc <HAL_IncTick+0x20>)
 80018ee:	601a      	str	r2, [r3, #0]
}
 80018f0:	46c0      	nop			; (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	20000008 	.word	0x20000008
 80018fc:	200001d8 	.word	0x200001d8

08001900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  return uwTick;
 8001904:	4b02      	ldr	r3, [pc, #8]	; (8001910 <HAL_GetTick+0x10>)
 8001906:	681b      	ldr	r3, [r3, #0]
}
 8001908:	0018      	movs	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	200001d8 	.word	0x200001d8

08001914 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800191c:	f7ff fff0 	bl	8001900 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	3301      	adds	r3, #1
 800192c:	d005      	beq.n	800193a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <HAL_Delay+0x44>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	001a      	movs	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	189b      	adds	r3, r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	f7ff ffe0 	bl	8001900 <HAL_GetTick>
 8001940:	0002      	movs	r2, r0
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	429a      	cmp	r2, r3
 800194a:	d8f7      	bhi.n	800193c <HAL_Delay+0x28>
  {
  }
}
 800194c:	46c0      	nop			; (mov r8, r8)
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	46bd      	mov	sp, r7
 8001952:	b004      	add	sp, #16
 8001954:	bd80      	pop	{r7, pc}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	20000008 	.word	0x20000008

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	0002      	movs	r2, r0
 8001964:	1dfb      	adds	r3, r7, #7
 8001966:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001968:	1dfb      	adds	r3, r7, #7
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b7f      	cmp	r3, #127	; 0x7f
 800196e:	d809      	bhi.n	8001984 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	001a      	movs	r2, r3
 8001976:	231f      	movs	r3, #31
 8001978:	401a      	ands	r2, r3
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <__NVIC_EnableIRQ+0x30>)
 800197c:	2101      	movs	r1, #1
 800197e:	4091      	lsls	r1, r2
 8001980:	000a      	movs	r2, r1
 8001982:	601a      	str	r2, [r3, #0]
  }
}
 8001984:	46c0      	nop			; (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	0002      	movs	r2, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	1dfb      	adds	r3, r7, #7
 800199c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800199e:	1dfb      	adds	r3, r7, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b7f      	cmp	r3, #127	; 0x7f
 80019a4:	d828      	bhi.n	80019f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a6:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019a8:	1dfb      	adds	r3, r7, #7
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	33c0      	adds	r3, #192	; 0xc0
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	589b      	ldr	r3, [r3, r2]
 80019b6:	1dfa      	adds	r2, r7, #7
 80019b8:	7812      	ldrb	r2, [r2, #0]
 80019ba:	0011      	movs	r1, r2
 80019bc:	2203      	movs	r2, #3
 80019be:	400a      	ands	r2, r1
 80019c0:	00d2      	lsls	r2, r2, #3
 80019c2:	21ff      	movs	r1, #255	; 0xff
 80019c4:	4091      	lsls	r1, r2
 80019c6:	000a      	movs	r2, r1
 80019c8:	43d2      	mvns	r2, r2
 80019ca:	401a      	ands	r2, r3
 80019cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	019b      	lsls	r3, r3, #6
 80019d2:	22ff      	movs	r2, #255	; 0xff
 80019d4:	401a      	ands	r2, r3
 80019d6:	1dfb      	adds	r3, r7, #7
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	0018      	movs	r0, r3
 80019dc:	2303      	movs	r3, #3
 80019de:	4003      	ands	r3, r0
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e4:	481f      	ldr	r0, [pc, #124]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019e6:	1dfb      	adds	r3, r7, #7
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	430a      	orrs	r2, r1
 80019f0:	33c0      	adds	r3, #192	; 0xc0
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019f6:	e031      	b.n	8001a5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f8:	4a1b      	ldr	r2, [pc, #108]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	0019      	movs	r1, r3
 8001a00:	230f      	movs	r3, #15
 8001a02:	400b      	ands	r3, r1
 8001a04:	3b08      	subs	r3, #8
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3306      	adds	r3, #6
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	18d3      	adds	r3, r2, r3
 8001a0e:	3304      	adds	r3, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1dfa      	adds	r2, r7, #7
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	0011      	movs	r1, r2
 8001a18:	2203      	movs	r2, #3
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	00d2      	lsls	r2, r2, #3
 8001a1e:	21ff      	movs	r1, #255	; 0xff
 8001a20:	4091      	lsls	r1, r2
 8001a22:	000a      	movs	r2, r1
 8001a24:	43d2      	mvns	r2, r2
 8001a26:	401a      	ands	r2, r3
 8001a28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	019b      	lsls	r3, r3, #6
 8001a2e:	22ff      	movs	r2, #255	; 0xff
 8001a30:	401a      	ands	r2, r3
 8001a32:	1dfb      	adds	r3, r7, #7
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	0018      	movs	r0, r3
 8001a38:	2303      	movs	r3, #3
 8001a3a:	4003      	ands	r3, r0
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a40:	4809      	ldr	r0, [pc, #36]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 8001a42:	1dfb      	adds	r3, r7, #7
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	001c      	movs	r4, r3
 8001a48:	230f      	movs	r3, #15
 8001a4a:	4023      	ands	r3, r4
 8001a4c:	3b08      	subs	r3, #8
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	430a      	orrs	r2, r1
 8001a52:	3306      	adds	r3, #6
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	18c3      	adds	r3, r0, r3
 8001a58:	3304      	adds	r3, #4
 8001a5a:	601a      	str	r2, [r3, #0]
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b003      	add	sp, #12
 8001a62:	bd90      	pop	{r4, r7, pc}
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	045b      	lsls	r3, r3, #17
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d301      	bcc.n	8001a84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a80:	2301      	movs	r3, #1
 8001a82:	e010      	b.n	8001aa6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <SysTick_Config+0x44>)
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	3a01      	subs	r2, #1
 8001a8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	425b      	negs	r3, r3
 8001a90:	2103      	movs	r1, #3
 8001a92:	0018      	movs	r0, r3
 8001a94:	f7ff ff7c 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <SysTick_Config+0x44>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <SysTick_Config+0x44>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	210f      	movs	r1, #15
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	1c02      	adds	r2, r0, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b25b      	sxtb	r3, r3
 8001ace:	0011      	movs	r1, r2
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b004      	add	sp, #16
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	0002      	movs	r2, r0
 8001ae6:	1dfb      	adds	r3, r7, #7
 8001ae8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aea:	1dfb      	adds	r3, r7, #7
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	0018      	movs	r0, r3
 8001af2:	f7ff ff33 	bl	800195c <__NVIC_EnableIRQ>
}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b002      	add	sp, #8
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f7ff ffaf 	bl	8001a6c <SysTick_Config>
 8001b0e:	0003      	movs	r3, r0
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b2e:	e155      	b.n	8001ddc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	000a      	movs	r2, r1
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d100      	bne.n	8001b48 <HAL_GPIO_Init+0x30>
 8001b46:	e146      	b.n	8001dd6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	2203      	movs	r2, #3
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d005      	beq.n	8001b60 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2203      	movs	r2, #3
 8001b5a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d130      	bne.n	8001bc2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	409a      	lsls	r2, r3
 8001b6e:	0013      	movs	r3, r2
 8001b70:	43da      	mvns	r2, r3
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	4013      	ands	r3, r2
 8001b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	409a      	lsls	r2, r3
 8001b82:	0013      	movs	r3, r2
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b96:	2201      	movs	r2, #1
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	0013      	movs	r3, r2
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	091b      	lsrs	r3, r3, #4
 8001bac:	2201      	movs	r2, #1
 8001bae:	401a      	ands	r2, r3
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	409a      	lsls	r2, r3
 8001bb4:	0013      	movs	r3, r2
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	4013      	ands	r3, r2
 8001bca:	2b03      	cmp	r3, #3
 8001bcc:	d017      	beq.n	8001bfe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	2203      	movs	r2, #3
 8001bda:	409a      	lsls	r2, r3
 8001bdc:	0013      	movs	r3, r2
 8001bde:	43da      	mvns	r2, r3
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	4013      	ands	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	689a      	ldr	r2, [r3, #8]
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2203      	movs	r2, #3
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d123      	bne.n	8001c52 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	08da      	lsrs	r2, r3, #3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	3208      	adds	r2, #8
 8001c12:	0092      	lsls	r2, r2, #2
 8001c14:	58d3      	ldr	r3, [r2, r3]
 8001c16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	2207      	movs	r2, #7
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	220f      	movs	r2, #15
 8001c22:	409a      	lsls	r2, r3
 8001c24:	0013      	movs	r3, r2
 8001c26:	43da      	mvns	r2, r3
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	691a      	ldr	r2, [r3, #16]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2107      	movs	r1, #7
 8001c36:	400b      	ands	r3, r1
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	409a      	lsls	r2, r3
 8001c3c:	0013      	movs	r3, r2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	08da      	lsrs	r2, r3, #3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3208      	adds	r2, #8
 8001c4c:	0092      	lsls	r2, r2, #2
 8001c4e:	6939      	ldr	r1, [r7, #16]
 8001c50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	2203      	movs	r2, #3
 8001c5e:	409a      	lsls	r2, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	43da      	mvns	r2, r3
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2203      	movs	r2, #3
 8001c70:	401a      	ands	r2, r3
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	409a      	lsls	r2, r3
 8001c78:	0013      	movs	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	23c0      	movs	r3, #192	; 0xc0
 8001c8c:	029b      	lsls	r3, r3, #10
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d100      	bne.n	8001c94 <HAL_GPIO_Init+0x17c>
 8001c92:	e0a0      	b.n	8001dd6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c94:	4b57      	ldr	r3, [pc, #348]	; (8001df4 <HAL_GPIO_Init+0x2dc>)
 8001c96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c98:	4b56      	ldr	r3, [pc, #344]	; (8001df4 <HAL_GPIO_Init+0x2dc>)
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ca0:	4a55      	ldr	r2, [pc, #340]	; (8001df8 <HAL_GPIO_Init+0x2e0>)
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	089b      	lsrs	r3, r3, #2
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	589b      	ldr	r3, [r3, r2]
 8001cac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2203      	movs	r2, #3
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	409a      	lsls	r2, r3
 8001cba:	0013      	movs	r3, r2
 8001cbc:	43da      	mvns	r2, r3
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	23a0      	movs	r3, #160	; 0xa0
 8001cc8:	05db      	lsls	r3, r3, #23
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d01f      	beq.n	8001d0e <HAL_GPIO_Init+0x1f6>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a4a      	ldr	r2, [pc, #296]	; (8001dfc <HAL_GPIO_Init+0x2e4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d019      	beq.n	8001d0a <HAL_GPIO_Init+0x1f2>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a49      	ldr	r2, [pc, #292]	; (8001e00 <HAL_GPIO_Init+0x2e8>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d013      	beq.n	8001d06 <HAL_GPIO_Init+0x1ee>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a48      	ldr	r2, [pc, #288]	; (8001e04 <HAL_GPIO_Init+0x2ec>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d00d      	beq.n	8001d02 <HAL_GPIO_Init+0x1ea>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a47      	ldr	r2, [pc, #284]	; (8001e08 <HAL_GPIO_Init+0x2f0>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d007      	beq.n	8001cfe <HAL_GPIO_Init+0x1e6>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a46      	ldr	r2, [pc, #280]	; (8001e0c <HAL_GPIO_Init+0x2f4>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d101      	bne.n	8001cfa <HAL_GPIO_Init+0x1e2>
 8001cf6:	2305      	movs	r3, #5
 8001cf8:	e00a      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001cfa:	2306      	movs	r3, #6
 8001cfc:	e008      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001cfe:	2304      	movs	r3, #4
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001d02:	2303      	movs	r3, #3
 8001d04:	e004      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001d06:	2302      	movs	r3, #2
 8001d08:	e002      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e000      	b.n	8001d10 <HAL_GPIO_Init+0x1f8>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	2103      	movs	r1, #3
 8001d14:	400a      	ands	r2, r1
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	4093      	lsls	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d20:	4935      	ldr	r1, [pc, #212]	; (8001df8 <HAL_GPIO_Init+0x2e0>)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	089b      	lsrs	r3, r3, #2
 8001d26:	3302      	adds	r3, #2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d2e:	4b38      	ldr	r3, [pc, #224]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	43da      	mvns	r2, r3
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	2380      	movs	r3, #128	; 0x80
 8001d44:	035b      	lsls	r3, r3, #13
 8001d46:	4013      	ands	r3, r2
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d52:	4b2f      	ldr	r3, [pc, #188]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d58:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	43da      	mvns	r2, r3
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	039b      	lsls	r3, r3, #14
 8001d70:	4013      	ands	r3, r2
 8001d72:	d003      	beq.n	8001d7c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d7c:	4b24      	ldr	r3, [pc, #144]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001d82:	4b23      	ldr	r3, [pc, #140]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	2380      	movs	r3, #128	; 0x80
 8001d98:	029b      	lsls	r3, r3, #10
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001da6:	4b1a      	ldr	r3, [pc, #104]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dac:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	43da      	mvns	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	025b      	lsls	r3, r3, #9
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <HAL_GPIO_Init+0x2f8>)
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	40da      	lsrs	r2, r3
 8001de4:	1e13      	subs	r3, r2, #0
 8001de6:	d000      	beq.n	8001dea <HAL_GPIO_Init+0x2d2>
 8001de8:	e6a2      	b.n	8001b30 <HAL_GPIO_Init+0x18>
  }
}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46c0      	nop			; (mov r8, r8)
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b006      	add	sp, #24
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40010000 	.word	0x40010000
 8001dfc:	50000400 	.word	0x50000400
 8001e00:	50000800 	.word	0x50000800
 8001e04:	50000c00 	.word	0x50000c00
 8001e08:	50001000 	.word	0x50001000
 8001e0c:	50001c00 	.word	0x50001c00
 8001e10:	40010400 	.word	0x40010400

08001e14 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	1cbb      	adds	r3, r7, #2
 8001e20:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	1cba      	adds	r2, r7, #2
 8001e28:	8812      	ldrh	r2, [r2, #0]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d004      	beq.n	8001e38 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001e2e:	230f      	movs	r3, #15
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2201      	movs	r2, #1
 8001e34:	701a      	strb	r2, [r3, #0]
 8001e36:	e003      	b.n	8001e40 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e38:	230f      	movs	r3, #15
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001e40:	230f      	movs	r3, #15
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	781b      	ldrb	r3, [r3, #0]
}
 8001e46:	0018      	movs	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b004      	add	sp, #16
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	0008      	movs	r0, r1
 8001e58:	0011      	movs	r1, r2
 8001e5a:	1cbb      	adds	r3, r7, #2
 8001e5c:	1c02      	adds	r2, r0, #0
 8001e5e:	801a      	strh	r2, [r3, #0]
 8001e60:	1c7b      	adds	r3, r7, #1
 8001e62:	1c0a      	adds	r2, r1, #0
 8001e64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e66:	1c7b      	adds	r3, r7, #1
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d004      	beq.n	8001e78 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e6e:	1cbb      	adds	r3, r7, #2
 8001e70:	881a      	ldrh	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001e76:	e003      	b.n	8001e80 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001e78:	1cbb      	adds	r3, r7, #2
 8001e7a:	881a      	ldrh	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e80:	46c0      	nop			; (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b002      	add	sp, #8
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e88:	b5b0      	push	{r4, r5, r7, lr}
 8001e8a:	b08a      	sub	sp, #40	; 0x28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d102      	bne.n	8001e9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	f000 fbbf 	bl	800261a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e9c:	4bc9      	ldr	r3, [pc, #804]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	220c      	movs	r2, #12
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ea6:	4bc7      	ldr	r3, [pc, #796]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	2380      	movs	r3, #128	; 0x80
 8001eac:	025b      	lsls	r3, r3, #9
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d100      	bne.n	8001ebe <HAL_RCC_OscConfig+0x36>
 8001ebc:	e07e      	b.n	8001fbc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d007      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2b0c      	cmp	r3, #12
 8001ec8:	d112      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x68>
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	2380      	movs	r3, #128	; 0x80
 8001ece:	025b      	lsls	r3, r3, #9
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d10d      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed4:	4bbb      	ldr	r3, [pc, #748]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2380      	movs	r3, #128	; 0x80
 8001eda:	029b      	lsls	r3, r3, #10
 8001edc:	4013      	ands	r3, r2
 8001ede:	d100      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x5a>
 8001ee0:	e06b      	b.n	8001fba <HAL_RCC_OscConfig+0x132>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d167      	bne.n	8001fba <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	f000 fb95 	bl	800261a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	025b      	lsls	r3, r3, #9
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d107      	bne.n	8001f0c <HAL_RCC_OscConfig+0x84>
 8001efc:	4bb1      	ldr	r3, [pc, #708]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4bb0      	ldr	r3, [pc, #704]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f02:	2180      	movs	r1, #128	; 0x80
 8001f04:	0249      	lsls	r1, r1, #9
 8001f06:	430a      	orrs	r2, r1
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	e027      	b.n	8001f5c <HAL_RCC_OscConfig+0xd4>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	23a0      	movs	r3, #160	; 0xa0
 8001f12:	02db      	lsls	r3, r3, #11
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d10e      	bne.n	8001f36 <HAL_RCC_OscConfig+0xae>
 8001f18:	4baa      	ldr	r3, [pc, #680]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4ba9      	ldr	r3, [pc, #676]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	02c9      	lsls	r1, r1, #11
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	4ba7      	ldr	r3, [pc, #668]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	4ba6      	ldr	r3, [pc, #664]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f2c:	2180      	movs	r1, #128	; 0x80
 8001f2e:	0249      	lsls	r1, r1, #9
 8001f30:	430a      	orrs	r2, r1
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e012      	b.n	8001f5c <HAL_RCC_OscConfig+0xd4>
 8001f36:	4ba3      	ldr	r3, [pc, #652]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	4ba2      	ldr	r3, [pc, #648]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f3c:	49a2      	ldr	r1, [pc, #648]	; (80021c8 <HAL_RCC_OscConfig+0x340>)
 8001f3e:	400a      	ands	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	4ba0      	ldr	r3, [pc, #640]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	2380      	movs	r3, #128	; 0x80
 8001f48:	025b      	lsls	r3, r3, #9
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4b9c      	ldr	r3, [pc, #624]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b9b      	ldr	r3, [pc, #620]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f56:	499d      	ldr	r1, [pc, #628]	; (80021cc <HAL_RCC_OscConfig+0x344>)
 8001f58:	400a      	ands	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d015      	beq.n	8001f90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff fccc 	bl	8001900 <HAL_GetTick>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f6c:	e009      	b.n	8001f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f6e:	f7ff fcc7 	bl	8001900 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b64      	cmp	r3, #100	; 0x64
 8001f7a:	d902      	bls.n	8001f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	f000 fb4c 	bl	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f82:	4b90      	ldr	r3, [pc, #576]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	2380      	movs	r3, #128	; 0x80
 8001f88:	029b      	lsls	r3, r3, #10
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d0ef      	beq.n	8001f6e <HAL_RCC_OscConfig+0xe6>
 8001f8e:	e015      	b.n	8001fbc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fcb6 	bl	8001900 <HAL_GetTick>
 8001f94:	0003      	movs	r3, r0
 8001f96:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f9a:	f7ff fcb1 	bl	8001900 <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b64      	cmp	r3, #100	; 0x64
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e336      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fac:	4b85      	ldr	r3, [pc, #532]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2380      	movs	r3, #128	; 0x80
 8001fb2:	029b      	lsls	r3, r3, #10
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d1f0      	bne.n	8001f9a <HAL_RCC_OscConfig+0x112>
 8001fb8:	e000      	b.n	8001fbc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d100      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x140>
 8001fc6:	e099      	b.n	80020fc <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd0:	2220      	movs	r2, #32
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d009      	beq.n	8001fea <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001fd6:	4b7b      	ldr	r3, [pc, #492]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4b7a      	ldr	r3, [pc, #488]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001fdc:	2120      	movs	r1, #32
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	4393      	bics	r3, r2
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	2b04      	cmp	r3, #4
 8001fee:	d005      	beq.n	8001ffc <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	2b0c      	cmp	r3, #12
 8001ff4:	d13e      	bne.n	8002074 <HAL_RCC_OscConfig+0x1ec>
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d13b      	bne.n	8002074 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001ffc:	4b71      	ldr	r3, [pc, #452]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2204      	movs	r2, #4
 8002002:	4013      	ands	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_RCC_OscConfig+0x188>
 8002006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e304      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002010:	4b6c      	ldr	r3, [pc, #432]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	4a6e      	ldr	r2, [pc, #440]	; (80021d0 <HAL_RCC_OscConfig+0x348>)
 8002016:	4013      	ands	r3, r2
 8002018:	0019      	movs	r1, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	021a      	lsls	r2, r3, #8
 8002020:	4b68      	ldr	r3, [pc, #416]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002022:	430a      	orrs	r2, r1
 8002024:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002026:	4b67      	ldr	r3, [pc, #412]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2209      	movs	r2, #9
 800202c:	4393      	bics	r3, r2
 800202e:	0019      	movs	r1, r3
 8002030:	4b64      	ldr	r3, [pc, #400]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002032:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002034:	430a      	orrs	r2, r1
 8002036:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002038:	f000 fc42 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 800203c:	0001      	movs	r1, r0
 800203e:	4b61      	ldr	r3, [pc, #388]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	091b      	lsrs	r3, r3, #4
 8002044:	220f      	movs	r2, #15
 8002046:	4013      	ands	r3, r2
 8002048:	4a62      	ldr	r2, [pc, #392]	; (80021d4 <HAL_RCC_OscConfig+0x34c>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	000a      	movs	r2, r1
 800204e:	40da      	lsrs	r2, r3
 8002050:	4b61      	ldr	r3, [pc, #388]	; (80021d8 <HAL_RCC_OscConfig+0x350>)
 8002052:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002054:	4b61      	ldr	r3, [pc, #388]	; (80021dc <HAL_RCC_OscConfig+0x354>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2513      	movs	r5, #19
 800205a:	197c      	adds	r4, r7, r5
 800205c:	0018      	movs	r0, r3
 800205e:	f7ff fc09 	bl	8001874 <HAL_InitTick>
 8002062:	0003      	movs	r3, r0
 8002064:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002066:	197b      	adds	r3, r7, r5
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d046      	beq.n	80020fc <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800206e:	197b      	adds	r3, r7, r5
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	e2d2      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	2b00      	cmp	r3, #0
 8002078:	d027      	beq.n	80020ca <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800207a:	4b52      	ldr	r3, [pc, #328]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2209      	movs	r2, #9
 8002080:	4393      	bics	r3, r2
 8002082:	0019      	movs	r1, r3
 8002084:	4b4f      	ldr	r3, [pc, #316]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002088:	430a      	orrs	r2, r1
 800208a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fc38 	bl	8001900 <HAL_GetTick>
 8002090:	0003      	movs	r3, r0
 8002092:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002094:	e008      	b.n	80020a8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002096:	f7ff fc33 	bl	8001900 <HAL_GetTick>
 800209a:	0002      	movs	r2, r0
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e2b8      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020a8:	4b46      	ldr	r3, [pc, #280]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2204      	movs	r2, #4
 80020ae:	4013      	ands	r3, r2
 80020b0:	d0f1      	beq.n	8002096 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b2:	4b44      	ldr	r3, [pc, #272]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	4a46      	ldr	r2, [pc, #280]	; (80021d0 <HAL_RCC_OscConfig+0x348>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	0019      	movs	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	021a      	lsls	r2, r3, #8
 80020c2:	4b40      	ldr	r3, [pc, #256]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020c4:	430a      	orrs	r2, r1
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	e018      	b.n	80020fc <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ca:	4b3e      	ldr	r3, [pc, #248]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	4b3d      	ldr	r3, [pc, #244]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020d0:	2101      	movs	r1, #1
 80020d2:	438a      	bics	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7ff fc13 	bl	8001900 <HAL_GetTick>
 80020da:	0003      	movs	r3, r0
 80020dc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e0:	f7ff fc0e 	bl	8001900 <HAL_GetTick>
 80020e4:	0002      	movs	r2, r0
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e293      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020f2:	4b34      	ldr	r3, [pc, #208]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2204      	movs	r2, #4
 80020f8:	4013      	ands	r3, r2
 80020fa:	d1f1      	bne.n	80020e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2210      	movs	r2, #16
 8002102:	4013      	ands	r3, r2
 8002104:	d100      	bne.n	8002108 <HAL_RCC_OscConfig+0x280>
 8002106:	e0a2      	b.n	800224e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d140      	bne.n	8002190 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800210e:	4b2d      	ldr	r3, [pc, #180]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d005      	beq.n	8002126 <HAL_RCC_OscConfig+0x29e>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e279      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002126:	4b27      	ldr	r3, [pc, #156]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	4a2d      	ldr	r2, [pc, #180]	; (80021e0 <HAL_RCC_OscConfig+0x358>)
 800212c:	4013      	ands	r3, r2
 800212e:	0019      	movs	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002134:	4b23      	ldr	r3, [pc, #140]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 8002136:	430a      	orrs	r2, r1
 8002138:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800213a:	4b22      	ldr	r3, [pc, #136]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	0a19      	lsrs	r1, r3, #8
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	061a      	lsls	r2, r3, #24
 8002148:	4b1e      	ldr	r3, [pc, #120]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800214a:	430a      	orrs	r2, r1
 800214c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	0b5b      	lsrs	r3, r3, #13
 8002154:	3301      	adds	r3, #1
 8002156:	2280      	movs	r2, #128	; 0x80
 8002158:	0212      	lsls	r2, r2, #8
 800215a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	091b      	lsrs	r3, r3, #4
 8002162:	210f      	movs	r1, #15
 8002164:	400b      	ands	r3, r1
 8002166:	491b      	ldr	r1, [pc, #108]	; (80021d4 <HAL_RCC_OscConfig+0x34c>)
 8002168:	5ccb      	ldrb	r3, [r1, r3]
 800216a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800216c:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <HAL_RCC_OscConfig+0x350>)
 800216e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002170:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_RCC_OscConfig+0x354>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2513      	movs	r5, #19
 8002176:	197c      	adds	r4, r7, r5
 8002178:	0018      	movs	r0, r3
 800217a:	f7ff fb7b 	bl	8001874 <HAL_InitTick>
 800217e:	0003      	movs	r3, r0
 8002180:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002182:	197b      	adds	r3, r7, r5
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d061      	beq.n	800224e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800218a:	197b      	adds	r3, r7, r5
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	e244      	b.n	800261a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d040      	beq.n	800221a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <HAL_RCC_OscConfig+0x33c>)
 800219e:	2180      	movs	r1, #128	; 0x80
 80021a0:	0049      	lsls	r1, r1, #1
 80021a2:	430a      	orrs	r2, r1
 80021a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a6:	f7ff fbab 	bl	8001900 <HAL_GetTick>
 80021aa:	0003      	movs	r3, r0
 80021ac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80021ae:	e019      	b.n	80021e4 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021b0:	f7ff fba6 	bl	8001900 <HAL_GetTick>
 80021b4:	0002      	movs	r2, r0
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d912      	bls.n	80021e4 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e22b      	b.n	800261a <HAL_RCC_OscConfig+0x792>
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	40021000 	.word	0x40021000
 80021c8:	fffeffff 	.word	0xfffeffff
 80021cc:	fffbffff 	.word	0xfffbffff
 80021d0:	ffffe0ff 	.word	0xffffe0ff
 80021d4:	08005798 	.word	0x08005798
 80021d8:	20000000 	.word	0x20000000
 80021dc:	20000004 	.word	0x20000004
 80021e0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80021e4:	4bca      	ldr	r3, [pc, #808]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	2380      	movs	r3, #128	; 0x80
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4013      	ands	r3, r2
 80021ee:	d0df      	beq.n	80021b0 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021f0:	4bc7      	ldr	r3, [pc, #796]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	4ac7      	ldr	r2, [pc, #796]	; (8002514 <HAL_RCC_OscConfig+0x68c>)
 80021f6:	4013      	ands	r3, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021fe:	4bc4      	ldr	r3, [pc, #784]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002200:	430a      	orrs	r2, r1
 8002202:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002204:	4bc2      	ldr	r3, [pc, #776]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	0a19      	lsrs	r1, r3, #8
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	061a      	lsls	r2, r3, #24
 8002212:	4bbf      	ldr	r3, [pc, #764]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002214:	430a      	orrs	r2, r1
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	e019      	b.n	800224e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800221a:	4bbd      	ldr	r3, [pc, #756]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	4bbc      	ldr	r3, [pc, #752]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002220:	49bd      	ldr	r1, [pc, #756]	; (8002518 <HAL_RCC_OscConfig+0x690>)
 8002222:	400a      	ands	r2, r1
 8002224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002226:	f7ff fb6b 	bl	8001900 <HAL_GetTick>
 800222a:	0003      	movs	r3, r0
 800222c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002230:	f7ff fb66 	bl	8001900 <HAL_GetTick>
 8002234:	0002      	movs	r2, r0
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e1eb      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002242:	4bb3      	ldr	r3, [pc, #716]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4013      	ands	r3, r2
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2208      	movs	r2, #8
 8002254:	4013      	ands	r3, r2
 8002256:	d036      	beq.n	80022c6 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	695b      	ldr	r3, [r3, #20]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d019      	beq.n	8002294 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002260:	4bab      	ldr	r3, [pc, #684]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002262:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002264:	4baa      	ldr	r3, [pc, #680]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002266:	2101      	movs	r1, #1
 8002268:	430a      	orrs	r2, r1
 800226a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800226c:	f7ff fb48 	bl	8001900 <HAL_GetTick>
 8002270:	0003      	movs	r3, r0
 8002272:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002276:	f7ff fb43 	bl	8001900 <HAL_GetTick>
 800227a:	0002      	movs	r2, r0
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e1c8      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002288:	4ba1      	ldr	r3, [pc, #644]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800228a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800228c:	2202      	movs	r2, #2
 800228e:	4013      	ands	r3, r2
 8002290:	d0f1      	beq.n	8002276 <HAL_RCC_OscConfig+0x3ee>
 8002292:	e018      	b.n	80022c6 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002294:	4b9e      	ldr	r3, [pc, #632]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002296:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002298:	4b9d      	ldr	r3, [pc, #628]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800229a:	2101      	movs	r1, #1
 800229c:	438a      	bics	r2, r1
 800229e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a0:	f7ff fb2e 	bl	8001900 <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022aa:	f7ff fb29 	bl	8001900 <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e1ae      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80022bc:	4b94      	ldr	r3, [pc, #592]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80022be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c0:	2202      	movs	r2, #2
 80022c2:	4013      	ands	r3, r2
 80022c4:	d1f1      	bne.n	80022aa <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2204      	movs	r2, #4
 80022cc:	4013      	ands	r3, r2
 80022ce:	d100      	bne.n	80022d2 <HAL_RCC_OscConfig+0x44a>
 80022d0:	e0ae      	b.n	8002430 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022d2:	2023      	movs	r0, #35	; 0x23
 80022d4:	183b      	adds	r3, r7, r0
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022da:	4b8d      	ldr	r3, [pc, #564]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80022dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022de:	2380      	movs	r3, #128	; 0x80
 80022e0:	055b      	lsls	r3, r3, #21
 80022e2:	4013      	ands	r3, r2
 80022e4:	d109      	bne.n	80022fa <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4b8a      	ldr	r3, [pc, #552]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80022e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022ea:	4b89      	ldr	r3, [pc, #548]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80022ec:	2180      	movs	r1, #128	; 0x80
 80022ee:	0549      	lsls	r1, r1, #21
 80022f0:	430a      	orrs	r2, r1
 80022f2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80022f4:	183b      	adds	r3, r7, r0
 80022f6:	2201      	movs	r2, #1
 80022f8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fa:	4b88      	ldr	r3, [pc, #544]	; (800251c <HAL_RCC_OscConfig+0x694>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	2380      	movs	r3, #128	; 0x80
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	4013      	ands	r3, r2
 8002304:	d11a      	bne.n	800233c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002306:	4b85      	ldr	r3, [pc, #532]	; (800251c <HAL_RCC_OscConfig+0x694>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	4b84      	ldr	r3, [pc, #528]	; (800251c <HAL_RCC_OscConfig+0x694>)
 800230c:	2180      	movs	r1, #128	; 0x80
 800230e:	0049      	lsls	r1, r1, #1
 8002310:	430a      	orrs	r2, r1
 8002312:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002314:	f7ff faf4 	bl	8001900 <HAL_GetTick>
 8002318:	0003      	movs	r3, r0
 800231a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800231c:	e008      	b.n	8002330 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800231e:	f7ff faef 	bl	8001900 <HAL_GetTick>
 8002322:	0002      	movs	r2, r0
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b64      	cmp	r3, #100	; 0x64
 800232a:	d901      	bls.n	8002330 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e174      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	4b7a      	ldr	r3, [pc, #488]	; (800251c <HAL_RCC_OscConfig+0x694>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	4013      	ands	r3, r2
 800233a:	d0f0      	beq.n	800231e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	429a      	cmp	r2, r3
 8002346:	d107      	bne.n	8002358 <HAL_RCC_OscConfig+0x4d0>
 8002348:	4b71      	ldr	r3, [pc, #452]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800234a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800234c:	4b70      	ldr	r3, [pc, #448]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800234e:	2180      	movs	r1, #128	; 0x80
 8002350:	0049      	lsls	r1, r1, #1
 8002352:	430a      	orrs	r2, r1
 8002354:	651a      	str	r2, [r3, #80]	; 0x50
 8002356:	e031      	b.n	80023bc <HAL_RCC_OscConfig+0x534>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d10c      	bne.n	800237a <HAL_RCC_OscConfig+0x4f2>
 8002360:	4b6b      	ldr	r3, [pc, #428]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002362:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002364:	4b6a      	ldr	r3, [pc, #424]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002366:	496c      	ldr	r1, [pc, #432]	; (8002518 <HAL_RCC_OscConfig+0x690>)
 8002368:	400a      	ands	r2, r1
 800236a:	651a      	str	r2, [r3, #80]	; 0x50
 800236c:	4b68      	ldr	r3, [pc, #416]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800236e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002370:	4b67      	ldr	r3, [pc, #412]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002372:	496b      	ldr	r1, [pc, #428]	; (8002520 <HAL_RCC_OscConfig+0x698>)
 8002374:	400a      	ands	r2, r1
 8002376:	651a      	str	r2, [r3, #80]	; 0x50
 8002378:	e020      	b.n	80023bc <HAL_RCC_OscConfig+0x534>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	23a0      	movs	r3, #160	; 0xa0
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	429a      	cmp	r2, r3
 8002384:	d10e      	bne.n	80023a4 <HAL_RCC_OscConfig+0x51c>
 8002386:	4b62      	ldr	r3, [pc, #392]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002388:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800238a:	4b61      	ldr	r3, [pc, #388]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800238c:	2180      	movs	r1, #128	; 0x80
 800238e:	00c9      	lsls	r1, r1, #3
 8002390:	430a      	orrs	r2, r1
 8002392:	651a      	str	r2, [r3, #80]	; 0x50
 8002394:	4b5e      	ldr	r3, [pc, #376]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002396:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002398:	4b5d      	ldr	r3, [pc, #372]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800239a:	2180      	movs	r1, #128	; 0x80
 800239c:	0049      	lsls	r1, r1, #1
 800239e:	430a      	orrs	r2, r1
 80023a0:	651a      	str	r2, [r3, #80]	; 0x50
 80023a2:	e00b      	b.n	80023bc <HAL_RCC_OscConfig+0x534>
 80023a4:	4b5a      	ldr	r3, [pc, #360]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80023a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023a8:	4b59      	ldr	r3, [pc, #356]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80023aa:	495b      	ldr	r1, [pc, #364]	; (8002518 <HAL_RCC_OscConfig+0x690>)
 80023ac:	400a      	ands	r2, r1
 80023ae:	651a      	str	r2, [r3, #80]	; 0x50
 80023b0:	4b57      	ldr	r3, [pc, #348]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80023b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023b4:	4b56      	ldr	r3, [pc, #344]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80023b6:	495a      	ldr	r1, [pc, #360]	; (8002520 <HAL_RCC_OscConfig+0x698>)
 80023b8:	400a      	ands	r2, r1
 80023ba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d015      	beq.n	80023f0 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c4:	f7ff fa9c 	bl	8001900 <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023cc:	e009      	b.n	80023e2 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ce:	f7ff fa97 	bl	8001900 <HAL_GetTick>
 80023d2:	0002      	movs	r2, r0
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	4a52      	ldr	r2, [pc, #328]	; (8002524 <HAL_RCC_OscConfig+0x69c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e11b      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023e2:	4b4b      	ldr	r3, [pc, #300]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80023e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023e6:	2380      	movs	r3, #128	; 0x80
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4013      	ands	r3, r2
 80023ec:	d0ef      	beq.n	80023ce <HAL_RCC_OscConfig+0x546>
 80023ee:	e014      	b.n	800241a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f0:	f7ff fa86 	bl	8001900 <HAL_GetTick>
 80023f4:	0003      	movs	r3, r0
 80023f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023f8:	e009      	b.n	800240e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023fa:	f7ff fa81 	bl	8001900 <HAL_GetTick>
 80023fe:	0002      	movs	r2, r0
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	4a47      	ldr	r2, [pc, #284]	; (8002524 <HAL_RCC_OscConfig+0x69c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e105      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800240e:	4b40      	ldr	r3, [pc, #256]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002410:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4013      	ands	r3, r2
 8002418:	d1ef      	bne.n	80023fa <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800241a:	2323      	movs	r3, #35	; 0x23
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d105      	bne.n	8002430 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002424:	4b3a      	ldr	r3, [pc, #232]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002428:	4b39      	ldr	r3, [pc, #228]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 800242a:	493f      	ldr	r1, [pc, #252]	; (8002528 <HAL_RCC_OscConfig+0x6a0>)
 800242c:	400a      	ands	r2, r1
 800242e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2220      	movs	r2, #32
 8002436:	4013      	ands	r3, r2
 8002438:	d049      	beq.n	80024ce <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d026      	beq.n	8002490 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002442:	4b33      	ldr	r3, [pc, #204]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	4b32      	ldr	r3, [pc, #200]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002448:	2101      	movs	r1, #1
 800244a:	430a      	orrs	r2, r1
 800244c:	609a      	str	r2, [r3, #8]
 800244e:	4b30      	ldr	r3, [pc, #192]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002452:	4b2f      	ldr	r3, [pc, #188]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002454:	2101      	movs	r1, #1
 8002456:	430a      	orrs	r2, r1
 8002458:	635a      	str	r2, [r3, #52]	; 0x34
 800245a:	4b34      	ldr	r3, [pc, #208]	; (800252c <HAL_RCC_OscConfig+0x6a4>)
 800245c:	6a1a      	ldr	r2, [r3, #32]
 800245e:	4b33      	ldr	r3, [pc, #204]	; (800252c <HAL_RCC_OscConfig+0x6a4>)
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	0189      	lsls	r1, r1, #6
 8002464:	430a      	orrs	r2, r1
 8002466:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7ff fa4a 	bl	8001900 <HAL_GetTick>
 800246c:	0003      	movs	r3, r0
 800246e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002472:	f7ff fa45 	bl	8001900 <HAL_GetTick>
 8002476:	0002      	movs	r2, r0
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e0ca      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002484:	4b22      	ldr	r3, [pc, #136]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2202      	movs	r2, #2
 800248a:	4013      	ands	r3, r2
 800248c:	d0f1      	beq.n	8002472 <HAL_RCC_OscConfig+0x5ea>
 800248e:	e01e      	b.n	80024ce <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002490:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	4b1e      	ldr	r3, [pc, #120]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 8002496:	2101      	movs	r1, #1
 8002498:	438a      	bics	r2, r1
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	4b23      	ldr	r3, [pc, #140]	; (800252c <HAL_RCC_OscConfig+0x6a4>)
 800249e:	6a1a      	ldr	r2, [r3, #32]
 80024a0:	4b22      	ldr	r3, [pc, #136]	; (800252c <HAL_RCC_OscConfig+0x6a4>)
 80024a2:	4923      	ldr	r1, [pc, #140]	; (8002530 <HAL_RCC_OscConfig+0x6a8>)
 80024a4:	400a      	ands	r2, r1
 80024a6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a8:	f7ff fa2a 	bl	8001900 <HAL_GetTick>
 80024ac:	0003      	movs	r3, r0
 80024ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024b2:	f7ff fa25 	bl	8001900 <HAL_GetTick>
 80024b6:	0002      	movs	r2, r0
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e0aa      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80024c4:	4b12      	ldr	r3, [pc, #72]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d1f1      	bne.n	80024b2 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d100      	bne.n	80024d8 <HAL_RCC_OscConfig+0x650>
 80024d6:	e09f      	b.n	8002618 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	2b0c      	cmp	r3, #12
 80024dc:	d100      	bne.n	80024e0 <HAL_RCC_OscConfig+0x658>
 80024de:	e078      	b.n	80025d2 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d159      	bne.n	800259c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e8:	4b09      	ldr	r3, [pc, #36]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <HAL_RCC_OscConfig+0x688>)
 80024ee:	4911      	ldr	r1, [pc, #68]	; (8002534 <HAL_RCC_OscConfig+0x6ac>)
 80024f0:	400a      	ands	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7ff fa04 	bl	8001900 <HAL_GetTick>
 80024f8:	0003      	movs	r3, r0
 80024fa:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024fc:	e01c      	b.n	8002538 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024fe:	f7ff f9ff 	bl	8001900 <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d915      	bls.n	8002538 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e084      	b.n	800261a <HAL_RCC_OscConfig+0x792>
 8002510:	40021000 	.word	0x40021000
 8002514:	ffff1fff 	.word	0xffff1fff
 8002518:	fffffeff 	.word	0xfffffeff
 800251c:	40007000 	.word	0x40007000
 8002520:	fffffbff 	.word	0xfffffbff
 8002524:	00001388 	.word	0x00001388
 8002528:	efffffff 	.word	0xefffffff
 800252c:	40010000 	.word	0x40010000
 8002530:	ffffdfff 	.word	0xffffdfff
 8002534:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002538:	4b3a      	ldr	r3, [pc, #232]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	049b      	lsls	r3, r3, #18
 8002540:	4013      	ands	r3, r2
 8002542:	d1dc      	bne.n	80024fe <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002544:	4b37      	ldr	r3, [pc, #220]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4a37      	ldr	r2, [pc, #220]	; (8002628 <HAL_RCC_OscConfig+0x7a0>)
 800254a:	4013      	ands	r3, r2
 800254c:	0019      	movs	r1, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800255c:	431a      	orrs	r2, r3
 800255e:	4b31      	ldr	r3, [pc, #196]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 8002560:	430a      	orrs	r2, r1
 8002562:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002564:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b2e      	ldr	r3, [pc, #184]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 800256a:	2180      	movs	r1, #128	; 0x80
 800256c:	0449      	lsls	r1, r1, #17
 800256e:	430a      	orrs	r2, r1
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7ff f9c5 	bl	8001900 <HAL_GetTick>
 8002576:	0003      	movs	r3, r0
 8002578:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800257c:	f7ff f9c0 	bl	8001900 <HAL_GetTick>
 8002580:	0002      	movs	r2, r0
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e045      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800258e:	4b25      	ldr	r3, [pc, #148]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	2380      	movs	r3, #128	; 0x80
 8002594:	049b      	lsls	r3, r3, #18
 8002596:	4013      	ands	r3, r2
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x6f4>
 800259a:	e03d      	b.n	8002618 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800259c:	4b21      	ldr	r3, [pc, #132]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b20      	ldr	r3, [pc, #128]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 80025a2:	4922      	ldr	r1, [pc, #136]	; (800262c <HAL_RCC_OscConfig+0x7a4>)
 80025a4:	400a      	ands	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a8:	f7ff f9aa 	bl	8001900 <HAL_GetTick>
 80025ac:	0003      	movs	r3, r0
 80025ae:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025b0:	e008      	b.n	80025c4 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b2:	f7ff f9a5 	bl	8001900 <HAL_GetTick>
 80025b6:	0002      	movs	r2, r0
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d901      	bls.n	80025c4 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e02a      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025c4:	4b17      	ldr	r3, [pc, #92]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	2380      	movs	r3, #128	; 0x80
 80025ca:	049b      	lsls	r3, r3, #18
 80025cc:	4013      	ands	r3, r2
 80025ce:	d1f0      	bne.n	80025b2 <HAL_RCC_OscConfig+0x72a>
 80025d0:	e022      	b.n	8002618 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e01d      	b.n	800261a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <HAL_RCC_OscConfig+0x79c>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	2380      	movs	r3, #128	; 0x80
 80025e8:	025b      	lsls	r3, r3, #9
 80025ea:	401a      	ands	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d10f      	bne.n	8002614 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	23f0      	movs	r3, #240	; 0xf0
 80025f8:	039b      	lsls	r3, r3, #14
 80025fa:	401a      	ands	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002600:	429a      	cmp	r2, r3
 8002602:	d107      	bne.n	8002614 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	23c0      	movs	r3, #192	; 0xc0
 8002608:	041b      	lsls	r3, r3, #16
 800260a:	401a      	ands	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002610:	429a      	cmp	r2, r3
 8002612:	d001      	beq.n	8002618 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e000      	b.n	800261a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	0018      	movs	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	b00a      	add	sp, #40	; 0x28
 8002620:	bdb0      	pop	{r4, r5, r7, pc}
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	40021000 	.word	0x40021000
 8002628:	ff02ffff 	.word	0xff02ffff
 800262c:	feffffff 	.word	0xfeffffff

08002630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002630:	b5b0      	push	{r4, r5, r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e128      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002644:	4b96      	ldr	r3, [pc, #600]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2201      	movs	r2, #1
 800264a:	4013      	ands	r3, r2
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d91e      	bls.n	8002690 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002652:	4b93      	ldr	r3, [pc, #588]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2201      	movs	r2, #1
 8002658:	4393      	bics	r3, r2
 800265a:	0019      	movs	r1, r3
 800265c:	4b90      	ldr	r3, [pc, #576]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002664:	f7ff f94c 	bl	8001900 <HAL_GetTick>
 8002668:	0003      	movs	r3, r0
 800266a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266c:	e009      	b.n	8002682 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800266e:	f7ff f947 	bl	8001900 <HAL_GetTick>
 8002672:	0002      	movs	r2, r0
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	4a8a      	ldr	r2, [pc, #552]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e109      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002682:	4b87      	ldr	r3, [pc, #540]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2201      	movs	r2, #1
 8002688:	4013      	ands	r3, r2
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d1ee      	bne.n	800266e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2202      	movs	r2, #2
 8002696:	4013      	ands	r3, r2
 8002698:	d009      	beq.n	80026ae <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800269a:	4b83      	ldr	r3, [pc, #524]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	22f0      	movs	r2, #240	; 0xf0
 80026a0:	4393      	bics	r3, r2
 80026a2:	0019      	movs	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	4b7f      	ldr	r3, [pc, #508]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80026aa:	430a      	orrs	r2, r1
 80026ac:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2201      	movs	r2, #1
 80026b4:	4013      	ands	r3, r2
 80026b6:	d100      	bne.n	80026ba <HAL_RCC_ClockConfig+0x8a>
 80026b8:	e089      	b.n	80027ce <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d107      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026c2:	4b79      	ldr	r3, [pc, #484]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	2380      	movs	r3, #128	; 0x80
 80026c8:	029b      	lsls	r3, r3, #10
 80026ca:	4013      	ands	r3, r2
 80026cc:	d120      	bne.n	8002710 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e0e1      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b03      	cmp	r3, #3
 80026d8:	d107      	bne.n	80026ea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80026da:	4b73      	ldr	r3, [pc, #460]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	049b      	lsls	r3, r3, #18
 80026e2:	4013      	ands	r3, r2
 80026e4:	d114      	bne.n	8002710 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e0d5      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d106      	bne.n	8002700 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026f2:	4b6d      	ldr	r3, [pc, #436]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2204      	movs	r2, #4
 80026f8:	4013      	ands	r3, r2
 80026fa:	d109      	bne.n	8002710 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0ca      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002700:	4b69      	ldr	r3, [pc, #420]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	2380      	movs	r3, #128	; 0x80
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4013      	ands	r3, r2
 800270a:	d101      	bne.n	8002710 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e0c2      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002710:	4b65      	ldr	r3, [pc, #404]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	2203      	movs	r2, #3
 8002716:	4393      	bics	r3, r2
 8002718:	0019      	movs	r1, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	4b62      	ldr	r3, [pc, #392]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002720:	430a      	orrs	r2, r1
 8002722:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002724:	f7ff f8ec 	bl	8001900 <HAL_GetTick>
 8002728:	0003      	movs	r3, r0
 800272a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d111      	bne.n	8002758 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002734:	e009      	b.n	800274a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002736:	f7ff f8e3 	bl	8001900 <HAL_GetTick>
 800273a:	0002      	movs	r2, r0
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	4a58      	ldr	r2, [pc, #352]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e0a5      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800274a:	4b57      	ldr	r3, [pc, #348]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	220c      	movs	r2, #12
 8002750:	4013      	ands	r3, r2
 8002752:	2b08      	cmp	r3, #8
 8002754:	d1ef      	bne.n	8002736 <HAL_RCC_ClockConfig+0x106>
 8002756:	e03a      	b.n	80027ce <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d111      	bne.n	8002784 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002760:	e009      	b.n	8002776 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002762:	f7ff f8cd 	bl	8001900 <HAL_GetTick>
 8002766:	0002      	movs	r2, r0
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	4a4d      	ldr	r2, [pc, #308]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e08f      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002776:	4b4c      	ldr	r3, [pc, #304]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	220c      	movs	r2, #12
 800277c:	4013      	ands	r3, r2
 800277e:	2b0c      	cmp	r3, #12
 8002780:	d1ef      	bne.n	8002762 <HAL_RCC_ClockConfig+0x132>
 8002782:	e024      	b.n	80027ce <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d11b      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800278c:	e009      	b.n	80027a2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278e:	f7ff f8b7 	bl	8001900 <HAL_GetTick>
 8002792:	0002      	movs	r2, r0
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	4a42      	ldr	r2, [pc, #264]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e079      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80027a2:	4b41      	ldr	r3, [pc, #260]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	220c      	movs	r2, #12
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d1ef      	bne.n	800278e <HAL_RCC_ClockConfig+0x15e>
 80027ae:	e00e      	b.n	80027ce <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b0:	f7ff f8a6 	bl	8001900 <HAL_GetTick>
 80027b4:	0002      	movs	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	4a3a      	ldr	r2, [pc, #232]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e068      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80027c4:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	220c      	movs	r2, #12
 80027ca:	4013      	ands	r3, r2
 80027cc:	d1f0      	bne.n	80027b0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027ce:	4b34      	ldr	r3, [pc, #208]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2201      	movs	r2, #1
 80027d4:	4013      	ands	r3, r2
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d21e      	bcs.n	800281a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027dc:	4b30      	ldr	r3, [pc, #192]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2201      	movs	r2, #1
 80027e2:	4393      	bics	r3, r2
 80027e4:	0019      	movs	r1, r3
 80027e6:	4b2e      	ldr	r3, [pc, #184]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027ee:	f7ff f887 	bl	8001900 <HAL_GetTick>
 80027f2:	0003      	movs	r3, r0
 80027f4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f6:	e009      	b.n	800280c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f8:	f7ff f882 	bl	8001900 <HAL_GetTick>
 80027fc:	0002      	movs	r2, r0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	4a28      	ldr	r2, [pc, #160]	; (80028a4 <HAL_RCC_ClockConfig+0x274>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d901      	bls.n	800280c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e044      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800280c:	4b24      	ldr	r3, [pc, #144]	; (80028a0 <HAL_RCC_ClockConfig+0x270>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2201      	movs	r2, #1
 8002812:	4013      	ands	r3, r2
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d1ee      	bne.n	80027f8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2204      	movs	r2, #4
 8002820:	4013      	ands	r3, r2
 8002822:	d009      	beq.n	8002838 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002824:	4b20      	ldr	r3, [pc, #128]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	4a20      	ldr	r2, [pc, #128]	; (80028ac <HAL_RCC_ClockConfig+0x27c>)
 800282a:	4013      	ands	r3, r2
 800282c:	0019      	movs	r1, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	4b1d      	ldr	r3, [pc, #116]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002834:	430a      	orrs	r2, r1
 8002836:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2208      	movs	r2, #8
 800283e:	4013      	ands	r3, r2
 8002840:	d00a      	beq.n	8002858 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	4a1a      	ldr	r2, [pc, #104]	; (80028b0 <HAL_RCC_ClockConfig+0x280>)
 8002848:	4013      	ands	r3, r2
 800284a:	0019      	movs	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	00da      	lsls	r2, r3, #3
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002854:	430a      	orrs	r2, r1
 8002856:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002858:	f000 f832 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 800285c:	0001      	movs	r1, r0
 800285e:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <HAL_RCC_ClockConfig+0x278>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	220f      	movs	r2, #15
 8002866:	4013      	ands	r3, r2
 8002868:	4a12      	ldr	r2, [pc, #72]	; (80028b4 <HAL_RCC_ClockConfig+0x284>)
 800286a:	5cd3      	ldrb	r3, [r2, r3]
 800286c:	000a      	movs	r2, r1
 800286e:	40da      	lsrs	r2, r3
 8002870:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <HAL_RCC_ClockConfig+0x288>)
 8002872:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002874:	4b11      	ldr	r3, [pc, #68]	; (80028bc <HAL_RCC_ClockConfig+0x28c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	250b      	movs	r5, #11
 800287a:	197c      	adds	r4, r7, r5
 800287c:	0018      	movs	r0, r3
 800287e:	f7fe fff9 	bl	8001874 <HAL_InitTick>
 8002882:	0003      	movs	r3, r0
 8002884:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002886:	197b      	adds	r3, r7, r5
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d002      	beq.n	8002894 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800288e:	197b      	adds	r3, r7, r5
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	e000      	b.n	8002896 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	0018      	movs	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	b004      	add	sp, #16
 800289c:	bdb0      	pop	{r4, r5, r7, pc}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	40022000 	.word	0x40022000
 80028a4:	00001388 	.word	0x00001388
 80028a8:	40021000 	.word	0x40021000
 80028ac:	fffff8ff 	.word	0xfffff8ff
 80028b0:	ffffc7ff 	.word	0xffffc7ff
 80028b4:	08005798 	.word	0x08005798
 80028b8:	20000000 	.word	0x20000000
 80028bc:	20000004 	.word	0x20000004

080028c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c0:	b5b0      	push	{r4, r5, r7, lr}
 80028c2:	b08e      	sub	sp, #56	; 0x38
 80028c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80028c6:	4b4c      	ldr	r3, [pc, #304]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x138>)
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ce:	230c      	movs	r3, #12
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b0c      	cmp	r3, #12
 80028d4:	d014      	beq.n	8002900 <HAL_RCC_GetSysClockFreq+0x40>
 80028d6:	d900      	bls.n	80028da <HAL_RCC_GetSysClockFreq+0x1a>
 80028d8:	e07b      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x112>
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d002      	beq.n	80028e4 <HAL_RCC_GetSysClockFreq+0x24>
 80028de:	2b08      	cmp	r3, #8
 80028e0:	d00b      	beq.n	80028fa <HAL_RCC_GetSysClockFreq+0x3a>
 80028e2:	e076      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80028e4:	4b44      	ldr	r3, [pc, #272]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x138>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2210      	movs	r2, #16
 80028ea:	4013      	ands	r3, r2
 80028ec:	d002      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80028ee:	4b43      	ldr	r3, [pc, #268]	; (80029fc <HAL_RCC_GetSysClockFreq+0x13c>)
 80028f0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80028f2:	e07c      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80028f4:	4b42      	ldr	r3, [pc, #264]	; (8002a00 <HAL_RCC_GetSysClockFreq+0x140>)
 80028f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028f8:	e079      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028fa:	4b42      	ldr	r3, [pc, #264]	; (8002a04 <HAL_RCC_GetSysClockFreq+0x144>)
 80028fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028fe:	e076      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002902:	0c9a      	lsrs	r2, r3, #18
 8002904:	230f      	movs	r3, #15
 8002906:	401a      	ands	r2, r3
 8002908:	4b3f      	ldr	r3, [pc, #252]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x148>)
 800290a:	5c9b      	ldrb	r3, [r3, r2]
 800290c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800290e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002910:	0d9a      	lsrs	r2, r3, #22
 8002912:	2303      	movs	r3, #3
 8002914:	4013      	ands	r3, r2
 8002916:	3301      	adds	r3, #1
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800291a:	4b37      	ldr	r3, [pc, #220]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x138>)
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	2380      	movs	r3, #128	; 0x80
 8002920:	025b      	lsls	r3, r3, #9
 8002922:	4013      	ands	r3, r2
 8002924:	d01a      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002928:	61bb      	str	r3, [r7, #24]
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
 800292e:	4a35      	ldr	r2, [pc, #212]	; (8002a04 <HAL_RCC_GetSysClockFreq+0x144>)
 8002930:	2300      	movs	r3, #0
 8002932:	69b8      	ldr	r0, [r7, #24]
 8002934:	69f9      	ldr	r1, [r7, #28]
 8002936:	f7fd fc9b 	bl	8000270 <__aeabi_lmul>
 800293a:	0002      	movs	r2, r0
 800293c:	000b      	movs	r3, r1
 800293e:	0010      	movs	r0, r2
 8002940:	0019      	movs	r1, r3
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	613b      	str	r3, [r7, #16]
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f7fd fc6f 	bl	8000230 <__aeabi_uldivmod>
 8002952:	0002      	movs	r2, r0
 8002954:	000b      	movs	r3, r1
 8002956:	0013      	movs	r3, r2
 8002958:	637b      	str	r3, [r7, #52]	; 0x34
 800295a:	e037      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800295c:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x138>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2210      	movs	r2, #16
 8002962:	4013      	ands	r3, r2
 8002964:	d01a      	beq.n	800299c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	4a23      	ldr	r2, [pc, #140]	; (80029fc <HAL_RCC_GetSysClockFreq+0x13c>)
 8002970:	2300      	movs	r3, #0
 8002972:	68b8      	ldr	r0, [r7, #8]
 8002974:	68f9      	ldr	r1, [r7, #12]
 8002976:	f7fd fc7b 	bl	8000270 <__aeabi_lmul>
 800297a:	0002      	movs	r2, r0
 800297c:	000b      	movs	r3, r1
 800297e:	0010      	movs	r0, r2
 8002980:	0019      	movs	r1, r3
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	603b      	str	r3, [r7, #0]
 8002986:	2300      	movs	r3, #0
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f7fd fc4f 	bl	8000230 <__aeabi_uldivmod>
 8002992:	0002      	movs	r2, r0
 8002994:	000b      	movs	r3, r1
 8002996:	0013      	movs	r3, r2
 8002998:	637b      	str	r3, [r7, #52]	; 0x34
 800299a:	e017      	b.n	80029cc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299e:	0018      	movs	r0, r3
 80029a0:	2300      	movs	r3, #0
 80029a2:	0019      	movs	r1, r3
 80029a4:	4a16      	ldr	r2, [pc, #88]	; (8002a00 <HAL_RCC_GetSysClockFreq+0x140>)
 80029a6:	2300      	movs	r3, #0
 80029a8:	f7fd fc62 	bl	8000270 <__aeabi_lmul>
 80029ac:	0002      	movs	r2, r0
 80029ae:	000b      	movs	r3, r1
 80029b0:	0010      	movs	r0, r2
 80029b2:	0019      	movs	r1, r3
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	001c      	movs	r4, r3
 80029b8:	2300      	movs	r3, #0
 80029ba:	001d      	movs	r5, r3
 80029bc:	0022      	movs	r2, r4
 80029be:	002b      	movs	r3, r5
 80029c0:	f7fd fc36 	bl	8000230 <__aeabi_uldivmod>
 80029c4:	0002      	movs	r2, r0
 80029c6:	000b      	movs	r3, r1
 80029c8:	0013      	movs	r3, r2
 80029ca:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80029cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029d0:	e00d      	b.n	80029ee <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x138>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	0b5b      	lsrs	r3, r3, #13
 80029d8:	2207      	movs	r2, #7
 80029da:	4013      	ands	r3, r2
 80029dc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	3301      	adds	r3, #1
 80029e2:	2280      	movs	r2, #128	; 0x80
 80029e4:	0212      	lsls	r2, r2, #8
 80029e6:	409a      	lsls	r2, r3
 80029e8:	0013      	movs	r3, r2
 80029ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029ec:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029f0:	0018      	movs	r0, r3
 80029f2:	46bd      	mov	sp, r7
 80029f4:	b00e      	add	sp, #56	; 0x38
 80029f6:	bdb0      	pop	{r4, r5, r7, pc}
 80029f8:	40021000 	.word	0x40021000
 80029fc:	003d0900 	.word	0x003d0900
 8002a00:	00f42400 	.word	0x00f42400
 8002a04:	007a1200 	.word	0x007a1200
 8002a08:	080057b0 	.word	0x080057b0

08002a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a10:	4b02      	ldr	r3, [pc, #8]	; (8002a1c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a12:	681b      	ldr	r3, [r3, #0]
}
 8002a14:	0018      	movs	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	20000000 	.word	0x20000000

08002a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a24:	f7ff fff2 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a28:	0001      	movs	r1, r0
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	0a1b      	lsrs	r3, r3, #8
 8002a30:	2207      	movs	r2, #7
 8002a32:	4013      	ands	r3, r2
 8002a34:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a36:	5cd3      	ldrb	r3, [r2, r3]
 8002a38:	40d9      	lsrs	r1, r3
 8002a3a:	000b      	movs	r3, r1
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	40021000 	.word	0x40021000
 8002a48:	080057a8 	.word	0x080057a8

08002a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a50:	f7ff ffdc 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a54:	0001      	movs	r1, r0
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	0adb      	lsrs	r3, r3, #11
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	4013      	ands	r3, r2
 8002a60:	4a04      	ldr	r2, [pc, #16]	; (8002a74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a62:	5cd3      	ldrb	r3, [r2, r3]
 8002a64:	40d9      	lsrs	r1, r3
 8002a66:	000b      	movs	r3, r1
}
 8002a68:	0018      	movs	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	40021000 	.word	0x40021000
 8002a74:	080057a8 	.word	0x080057a8

08002a78 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002a80:	2317      	movs	r3, #23
 8002a82:	18fb      	adds	r3, r7, r3
 8002a84:	2200      	movs	r2, #0
 8002a86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d106      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	2380      	movs	r3, #128	; 0x80
 8002a98:	011b      	lsls	r3, r3, #4
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d100      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002a9e:	e104      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aa0:	4bb9      	ldr	r3, [pc, #740]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aa4:	2380      	movs	r3, #128	; 0x80
 8002aa6:	055b      	lsls	r3, r3, #21
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d10a      	bne.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aac:	4bb6      	ldr	r3, [pc, #728]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ab0:	4bb5      	ldr	r3, [pc, #724]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ab2:	2180      	movs	r1, #128	; 0x80
 8002ab4:	0549      	lsls	r1, r1, #21
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002aba:	2317      	movs	r3, #23
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	2201      	movs	r2, #1
 8002ac0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac2:	4bb2      	ldr	r3, [pc, #712]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	2380      	movs	r3, #128	; 0x80
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	4013      	ands	r3, r2
 8002acc:	d11a      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ace:	4baf      	ldr	r3, [pc, #700]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4bae      	ldr	r3, [pc, #696]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002ad4:	2180      	movs	r1, #128	; 0x80
 8002ad6:	0049      	lsls	r1, r1, #1
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002adc:	f7fe ff10 	bl	8001900 <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae4:	e008      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae6:	f7fe ff0b 	bl	8001900 <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b64      	cmp	r3, #100	; 0x64
 8002af2:	d901      	bls.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e143      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	4ba4      	ldr	r3, [pc, #656]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	2380      	movs	r3, #128	; 0x80
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4013      	ands	r3, r2
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b04:	4ba0      	ldr	r3, [pc, #640]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	23c0      	movs	r3, #192	; 0xc0
 8002b0a:	039b      	lsls	r3, r3, #14
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	23c0      	movs	r3, #192	; 0xc0
 8002b16:	039b      	lsls	r3, r3, #14
 8002b18:	4013      	ands	r3, r2
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d107      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	23c0      	movs	r3, #192	; 0xc0
 8002b26:	039b      	lsls	r3, r3, #14
 8002b28:	4013      	ands	r3, r2
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d013      	beq.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	23c0      	movs	r3, #192	; 0xc0
 8002b36:	029b      	lsls	r3, r3, #10
 8002b38:	401a      	ands	r2, r3
 8002b3a:	23c0      	movs	r3, #192	; 0xc0
 8002b3c:	029b      	lsls	r3, r3, #10
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d10a      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002b42:	4b91      	ldr	r3, [pc, #580]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	2380      	movs	r3, #128	; 0x80
 8002b48:	029b      	lsls	r3, r3, #10
 8002b4a:	401a      	ands	r2, r3
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	029b      	lsls	r3, r3, #10
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d101      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e113      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b58:	4b8b      	ldr	r3, [pc, #556]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b5c:	23c0      	movs	r3, #192	; 0xc0
 8002b5e:	029b      	lsls	r3, r3, #10
 8002b60:	4013      	ands	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d049      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	23c0      	movs	r3, #192	; 0xc0
 8002b70:	029b      	lsls	r3, r3, #10
 8002b72:	4013      	ands	r3, r2
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d004      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	4013      	ands	r3, r2
 8002b82:	d10d      	bne.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	23c0      	movs	r3, #192	; 0xc0
 8002b8a:	029b      	lsls	r3, r3, #10
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d034      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	2380      	movs	r3, #128	; 0x80
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d02e      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002ba0:	4b79      	ldr	r3, [pc, #484]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ba4:	4a7a      	ldr	r2, [pc, #488]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002baa:	4b77      	ldr	r3, [pc, #476]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bae:	4b76      	ldr	r3, [pc, #472]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bb0:	2180      	movs	r1, #128	; 0x80
 8002bb2:	0309      	lsls	r1, r1, #12
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bb8:	4b73      	ldr	r3, [pc, #460]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bbc:	4b72      	ldr	r3, [pc, #456]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bbe:	4975      	ldr	r1, [pc, #468]	; (8002d94 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002bc0:	400a      	ands	r2, r1
 8002bc2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002bc4:	4b70      	ldr	r3, [pc, #448]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	d014      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fe94 	bl	8001900 <HAL_GetTick>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bdc:	e009      	b.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bde:	f7fe fe8f 	bl	8001900 <HAL_GetTick>
 8002be2:	0002      	movs	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	4a6b      	ldr	r2, [pc, #428]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e0c6      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bf2:	4b65      	ldr	r3, [pc, #404]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf6:	2380      	movs	r3, #128	; 0x80
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d0ef      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	2380      	movs	r3, #128	; 0x80
 8002c04:	011b      	lsls	r3, r3, #4
 8002c06:	4013      	ands	r3, r2
 8002c08:	d01f      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	23c0      	movs	r3, #192	; 0xc0
 8002c10:	029b      	lsls	r3, r3, #10
 8002c12:	401a      	ands	r2, r3
 8002c14:	23c0      	movs	r3, #192	; 0xc0
 8002c16:	029b      	lsls	r3, r3, #10
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d10c      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002c1c:	4b5a      	ldr	r3, [pc, #360]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a5e      	ldr	r2, [pc, #376]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	0019      	movs	r1, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	23c0      	movs	r3, #192	; 0xc0
 8002c2c:	039b      	lsls	r3, r3, #14
 8002c2e:	401a      	ands	r2, r3
 8002c30:	4b55      	ldr	r3, [pc, #340]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c32:	430a      	orrs	r2, r1
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	4b54      	ldr	r3, [pc, #336]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c38:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	23c0      	movs	r3, #192	; 0xc0
 8002c40:	029b      	lsls	r3, r3, #10
 8002c42:	401a      	ands	r2, r3
 8002c44:	4b50      	ldr	r3, [pc, #320]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c46:	430a      	orrs	r2, r1
 8002c48:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	4013      	ands	r3, r2
 8002c52:	d01f      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	23c0      	movs	r3, #192	; 0xc0
 8002c5a:	029b      	lsls	r3, r3, #10
 8002c5c:	401a      	ands	r2, r3
 8002c5e:	23c0      	movs	r3, #192	; 0xc0
 8002c60:	029b      	lsls	r3, r3, #10
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d10c      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002c66:	4b48      	ldr	r3, [pc, #288]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a4c      	ldr	r2, [pc, #304]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	0019      	movs	r1, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	23c0      	movs	r3, #192	; 0xc0
 8002c76:	039b      	lsls	r3, r3, #14
 8002c78:	401a      	ands	r2, r3
 8002c7a:	4b43      	ldr	r3, [pc, #268]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	4b41      	ldr	r3, [pc, #260]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c82:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	23c0      	movs	r3, #192	; 0xc0
 8002c8a:	029b      	lsls	r3, r3, #10
 8002c8c:	401a      	ands	r2, r3
 8002c8e:	4b3e      	ldr	r3, [pc, #248]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c90:	430a      	orrs	r2, r1
 8002c92:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c94:	2317      	movs	r3, #23
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d105      	bne.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c9e:	4b3a      	ldr	r3, [pc, #232]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ca2:	4b39      	ldr	r3, [pc, #228]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ca4:	493e      	ldr	r1, [pc, #248]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	d009      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cb4:	4b34      	ldr	r3, [pc, #208]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb8:	2203      	movs	r2, #3
 8002cba:	4393      	bics	r3, r2
 8002cbc:	0019      	movs	r1, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d009      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cd2:	4b2d      	ldr	r3, [pc, #180]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd6:	220c      	movs	r2, #12
 8002cd8:	4393      	bics	r3, r2
 8002cda:	0019      	movs	r1, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	4b29      	ldr	r3, [pc, #164]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2204      	movs	r2, #4
 8002cec:	4013      	ands	r3, r2
 8002cee:	d009      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cf0:	4b25      	ldr	r3, [pc, #148]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf4:	4a2b      	ldr	r2, [pc, #172]	; (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	0019      	movs	r1, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d00:	430a      	orrs	r2, r1
 8002d02:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2208      	movs	r2, #8
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	d009      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d0e:	4b1e      	ldr	r3, [pc, #120]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d12:	4a25      	ldr	r2, [pc, #148]	; (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	0019      	movs	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699a      	ldr	r2, [r3, #24]
 8002d1c:	4b1a      	ldr	r3, [pc, #104]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d009      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d2e:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d32:	4a17      	ldr	r2, [pc, #92]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69da      	ldr	r2, [r3, #28]
 8002d3c:	4b12      	ldr	r3, [pc, #72]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2240      	movs	r2, #64	; 0x40
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d009      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d4c:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d50:	4a16      	ldr	r2, [pc, #88]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	0019      	movs	r1, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2280      	movs	r2, #128	; 0x80
 8002d66:	4013      	ands	r3, r2
 8002d68:	d009      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002d6a:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d6e:	4a10      	ldr	r2, [pc, #64]	; (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	0019      	movs	r1, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a1a      	ldr	r2, [r3, #32]
 8002d78:	4b03      	ldr	r3, [pc, #12]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b006      	add	sp, #24
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40007000 	.word	0x40007000
 8002d90:	fffcffff 	.word	0xfffcffff
 8002d94:	fff7ffff 	.word	0xfff7ffff
 8002d98:	00001388 	.word	0x00001388
 8002d9c:	ffcfffff 	.word	0xffcfffff
 8002da0:	efffffff 	.word	0xefffffff
 8002da4:	fffff3ff 	.word	0xfffff3ff
 8002da8:	ffffcfff 	.word	0xffffcfff
 8002dac:	fbffffff 	.word	0xfbffffff
 8002db0:	fff3ffff 	.word	0xfff3ffff

08002db4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002db4:	b5b0      	push	{r4, r5, r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002dbc:	230f      	movs	r3, #15
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e088      	b.n	8002ee0 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2221      	movs	r2, #33	; 0x21
 8002dd2:	5c9b      	ldrb	r3, [r3, r2]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d107      	bne.n	8002dea <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	2100      	movs	r1, #0
 8002de0:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7fd febf 	bl	8000b68 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2221      	movs	r2, #33	; 0x21
 8002dee:	2102      	movs	r1, #2
 8002df0:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2210      	movs	r2, #16
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	d05f      	beq.n	8002ec0 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	22ca      	movs	r2, #202	; 0xca
 8002e06:	625a      	str	r2, [r3, #36]	; 0x24
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2253      	movs	r2, #83	; 0x53
 8002e0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002e10:	250f      	movs	r5, #15
 8002e12:	197c      	adds	r4, r7, r5
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 fc62 	bl	80036e0 <RTC_EnterInitMode>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002e20:	0028      	movs	r0, r5
 8002e22:	183b      	adds	r3, r7, r0
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d12c      	bne.n	8002e84 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	492c      	ldr	r1, [pc, #176]	; (8002ee8 <HAL_RTC_Init+0x134>)
 8002e36:	400a      	ands	r2, r1
 8002e38:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6899      	ldr	r1, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	68d2      	ldr	r2, [r2, #12]
 8002e60:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6919      	ldr	r1, [r3, #16]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	041a      	lsls	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002e76:	183c      	adds	r4, r7, r0
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f000 fc74 	bl	8003768 <RTC_ExitInitMode>
 8002e80:	0003      	movs	r3, r0
 8002e82:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002e84:	230f      	movs	r3, #15
 8002e86:	18fb      	adds	r3, r7, r3
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d113      	bne.n	8002eb6 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2103      	movs	r1, #3
 8002e9a:	438a      	bics	r2, r1
 8002e9c:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69da      	ldr	r2, [r3, #28]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	22ff      	movs	r2, #255	; 0xff
 8002ebc:	625a      	str	r2, [r3, #36]	; 0x24
 8002ebe:	e003      	b.n	8002ec8 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002ec0:	230f      	movs	r3, #15
 8002ec2:	18fb      	adds	r3, r7, r3
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002ec8:	230f      	movs	r3, #15
 8002eca:	18fb      	adds	r3, r7, r3
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d103      	bne.n	8002eda <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2221      	movs	r2, #33	; 0x21
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002eda:	230f      	movs	r3, #15
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	781b      	ldrb	r3, [r3, #0]
}
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b004      	add	sp, #16
 8002ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee8:	ff8fffbf 	.word	0xff8fffbf

08002eec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002eec:	b5b0      	push	{r4, r5, r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2220      	movs	r2, #32
 8002f00:	5c9b      	ldrb	r3, [r3, r2]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d101      	bne.n	8002f0a <HAL_RTC_SetTime+0x1e>
 8002f06:	2302      	movs	r3, #2
 8002f08:	e092      	b.n	8003030 <HAL_RTC_SetTime+0x144>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	2101      	movs	r1, #1
 8002f10:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2221      	movs	r2, #33	; 0x21
 8002f16:	2102      	movs	r1, #2
 8002f18:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d125      	bne.n	8002f6c <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2240      	movs	r2, #64	; 0x40
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d102      	bne.n	8002f32 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	0018      	movs	r0, r3
 8002f38:	f000 fc40 	bl	80037bc <RTC_ByteToBcd2>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	785b      	ldrb	r3, [r3, #1]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f000 fc39 	bl	80037bc <RTC_ByteToBcd2>
 8002f4a:	0003      	movs	r3, r0
 8002f4c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f4e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	789b      	ldrb	r3, [r3, #2]
 8002f54:	0018      	movs	r0, r3
 8002f56:	f000 fc31 	bl	80037bc <RTC_ByteToBcd2>
 8002f5a:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f5c:	0022      	movs	r2, r4
 8002f5e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	78db      	ldrb	r3, [r3, #3]
 8002f64:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f66:	4313      	orrs	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]
 8002f6a:	e017      	b.n	8002f9c <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2240      	movs	r2, #64	; 0x40
 8002f74:	4013      	ands	r3, r2
 8002f76:	d102      	bne.n	8002f7e <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	785b      	ldrb	r3, [r3, #1]
 8002f88:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002f8a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002f90:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	78db      	ldrb	r3, [r3, #3]
 8002f96:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	22ca      	movs	r2, #202	; 0xca
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2253      	movs	r2, #83	; 0x53
 8002faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002fac:	2513      	movs	r5, #19
 8002fae:	197c      	adds	r4, r7, r5
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 fb94 	bl	80036e0 <RTC_EnterInitMode>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002fbc:	0028      	movs	r0, r5
 8002fbe:	183b      	adds	r3, r7, r0
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d120      	bne.n	8003008 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	491a      	ldr	r1, [pc, #104]	; (8003038 <HAL_RTC_SetTime+0x14c>)
 8002fce:	400a      	ands	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4917      	ldr	r1, [pc, #92]	; (800303c <HAL_RTC_SetTime+0x150>)
 8002fde:	400a      	ands	r2, r1
 8002fe0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6899      	ldr	r1, [r3, #8]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	68da      	ldr	r2, [r3, #12]
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002ffa:	183c      	adds	r4, r7, r0
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 fbb2 	bl	8003768 <RTC_ExitInitMode>
 8003004:	0003      	movs	r3, r0
 8003006:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003008:	2313      	movs	r3, #19
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2221      	movs	r2, #33	; 0x21
 8003016:	2101      	movs	r1, #1
 8003018:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	22ff      	movs	r2, #255	; 0xff
 8003020:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	2100      	movs	r1, #0
 8003028:	5499      	strb	r1, [r3, r2]

  return status;
 800302a:	2313      	movs	r3, #19
 800302c:	18fb      	adds	r3, r7, r3
 800302e:	781b      	ldrb	r3, [r3, #0]
}
 8003030:	0018      	movs	r0, r3
 8003032:	46bd      	mov	sp, r7
 8003034:	b006      	add	sp, #24
 8003036:	bdb0      	pop	{r4, r5, r7, pc}
 8003038:	007f7f7f 	.word	0x007f7f7f
 800303c:	fffbffff 	.word	0xfffbffff

08003040 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	045b      	lsls	r3, r3, #17
 8003062:	0c5a      	lsrs	r2, r3, #17
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a22      	ldr	r2, [pc, #136]	; (80030f8 <HAL_RTC_GetTime+0xb8>)
 8003070:	4013      	ands	r3, r2
 8003072:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	0c1b      	lsrs	r3, r3, #16
 8003078:	b2db      	uxtb	r3, r3
 800307a:	223f      	movs	r2, #63	; 0x3f
 800307c:	4013      	ands	r3, r2
 800307e:	b2da      	uxtb	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	0a1b      	lsrs	r3, r3, #8
 8003088:	b2db      	uxtb	r3, r3
 800308a:	227f      	movs	r2, #127	; 0x7f
 800308c:	4013      	ands	r3, r2
 800308e:	b2da      	uxtb	r2, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	b2db      	uxtb	r3, r3
 8003098:	227f      	movs	r2, #127	; 0x7f
 800309a:	4013      	ands	r3, r2
 800309c:	b2da      	uxtb	r2, r3
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	0d9b      	lsrs	r3, r3, #22
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2201      	movs	r2, #1
 80030aa:	4013      	ands	r3, r2
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d11a      	bne.n	80030ee <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	0018      	movs	r0, r3
 80030be:	f000 fb9e 	bl	80037fe <RTC_Bcd2ToByte>
 80030c2:	0003      	movs	r3, r0
 80030c4:	001a      	movs	r2, r3
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	785b      	ldrb	r3, [r3, #1]
 80030ce:	0018      	movs	r0, r3
 80030d0:	f000 fb95 	bl	80037fe <RTC_Bcd2ToByte>
 80030d4:	0003      	movs	r3, r0
 80030d6:	001a      	movs	r2, r3
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	789b      	ldrb	r3, [r3, #2]
 80030e0:	0018      	movs	r0, r3
 80030e2:	f000 fb8c 	bl	80037fe <RTC_Bcd2ToByte>
 80030e6:	0003      	movs	r3, r0
 80030e8:	001a      	movs	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	0018      	movs	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	b006      	add	sp, #24
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	007f7f7f 	.word	0x007f7f7f

080030fc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80030fc:	b5b0      	push	{r4, r5, r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2220      	movs	r2, #32
 8003110:	5c9b      	ldrb	r3, [r3, r2]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_RTC_SetDate+0x1e>
 8003116:	2302      	movs	r3, #2
 8003118:	e07e      	b.n	8003218 <HAL_RTC_SetDate+0x11c>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2221      	movs	r2, #33	; 0x21
 8003126:	2102      	movs	r1, #2
 8003128:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10e      	bne.n	800314e <HAL_RTC_SetDate+0x52>
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	785b      	ldrb	r3, [r3, #1]
 8003134:	001a      	movs	r2, r3
 8003136:	2310      	movs	r3, #16
 8003138:	4013      	ands	r3, r2
 800313a:	d008      	beq.n	800314e <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	785b      	ldrb	r3, [r3, #1]
 8003140:	2210      	movs	r2, #16
 8003142:	4393      	bics	r3, r2
 8003144:	b2db      	uxtb	r3, r3
 8003146:	330a      	adds	r3, #10
 8003148:	b2da      	uxtb	r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d11c      	bne.n	800318e <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	78db      	ldrb	r3, [r3, #3]
 8003158:	0018      	movs	r0, r3
 800315a:	f000 fb2f 	bl	80037bc <RTC_ByteToBcd2>
 800315e:	0003      	movs	r3, r0
 8003160:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	785b      	ldrb	r3, [r3, #1]
 8003166:	0018      	movs	r0, r3
 8003168:	f000 fb28 	bl	80037bc <RTC_ByteToBcd2>
 800316c:	0003      	movs	r3, r0
 800316e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003170:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	789b      	ldrb	r3, [r3, #2]
 8003176:	0018      	movs	r0, r3
 8003178:	f000 fb20 	bl	80037bc <RTC_ByteToBcd2>
 800317c:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800317e:	0022      	movs	r2, r4
 8003180:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003188:	4313      	orrs	r3, r2
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	e00e      	b.n	80031ac <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	78db      	ldrb	r3, [r3, #3]
 8003192:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	785b      	ldrb	r3, [r3, #1]
 8003198:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800319a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80031a0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	22ca      	movs	r2, #202	; 0xca
 80031b2:	625a      	str	r2, [r3, #36]	; 0x24
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2253      	movs	r2, #83	; 0x53
 80031ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80031bc:	2513      	movs	r5, #19
 80031be:	197c      	adds	r4, r7, r5
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	0018      	movs	r0, r3
 80031c4:	f000 fa8c 	bl	80036e0 <RTC_EnterInitMode>
 80031c8:	0003      	movs	r3, r0
 80031ca:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80031cc:	0028      	movs	r0, r5
 80031ce:	183b      	adds	r3, r7, r0
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10c      	bne.n	80031f0 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4910      	ldr	r1, [pc, #64]	; (8003220 <HAL_RTC_SetDate+0x124>)
 80031de:	400a      	ands	r2, r1
 80031e0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80031e2:	183c      	adds	r4, r7, r0
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	0018      	movs	r0, r3
 80031e8:	f000 fabe 	bl	8003768 <RTC_ExitInitMode>
 80031ec:	0003      	movs	r3, r0
 80031ee:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80031f0:	2313      	movs	r3, #19
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d103      	bne.n	8003202 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2221      	movs	r2, #33	; 0x21
 80031fe:	2101      	movs	r1, #1
 8003200:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	22ff      	movs	r2, #255	; 0xff
 8003208:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2220      	movs	r2, #32
 800320e:	2100      	movs	r1, #0
 8003210:	5499      	strb	r1, [r3, r2]

  return status;
 8003212:	2313      	movs	r3, #19
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	781b      	ldrb	r3, [r3, #0]
}
 8003218:	0018      	movs	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	b006      	add	sp, #24
 800321e:	bdb0      	pop	{r4, r5, r7, pc}
 8003220:	00ffff3f 	.word	0x00ffff3f

08003224 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <HAL_RTC_GetDate+0x9c>)
 800323c:	4013      	ands	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	0c1b      	lsrs	r3, r3, #16
 8003244:	b2da      	uxtb	r2, r3
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	0a1b      	lsrs	r3, r3, #8
 800324e:	b2db      	uxtb	r3, r3
 8003250:	221f      	movs	r2, #31
 8003252:	4013      	ands	r3, r2
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	b2db      	uxtb	r3, r3
 800325e:	223f      	movs	r2, #63	; 0x3f
 8003260:	4013      	ands	r3, r2
 8003262:	b2da      	uxtb	r2, r3
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	0b5b      	lsrs	r3, r3, #13
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2207      	movs	r2, #7
 8003270:	4013      	ands	r3, r2
 8003272:	b2da      	uxtb	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d11a      	bne.n	80032b4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	78db      	ldrb	r3, [r3, #3]
 8003282:	0018      	movs	r0, r3
 8003284:	f000 fabb 	bl	80037fe <RTC_Bcd2ToByte>
 8003288:	0003      	movs	r3, r0
 800328a:	001a      	movs	r2, r3
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	785b      	ldrb	r3, [r3, #1]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 fab2 	bl	80037fe <RTC_Bcd2ToByte>
 800329a:	0003      	movs	r3, r0
 800329c:	001a      	movs	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	789b      	ldrb	r3, [r3, #2]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 faa9 	bl	80037fe <RTC_Bcd2ToByte>
 80032ac:	0003      	movs	r3, r0
 80032ae:	001a      	movs	r2, r3
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b006      	add	sp, #24
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	00ffff3f 	.word	0x00ffff3f

080032c4 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80032c4:	b590      	push	{r4, r7, lr}
 80032c6:	b089      	sub	sp, #36	; 0x24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2220      	movs	r2, #32
 80032e0:	5c9b      	ldrb	r3, [r3, r2]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_RTC_SetAlarm+0x26>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e120      	b.n	800352c <HAL_RTC_SetAlarm+0x268>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	2101      	movs	r1, #1
 80032f0:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2221      	movs	r2, #33	; 0x21
 80032f6:	2102      	movs	r1, #2
 80032f8:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d136      	bne.n	800336e <HAL_RTC_SetAlarm+0xaa>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2240      	movs	r2, #64	; 0x40
 8003308:	4013      	ands	r3, r2
 800330a:	d102      	bne.n	8003312 <HAL_RTC_SetAlarm+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2200      	movs	r2, #0
 8003310:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	0018      	movs	r0, r3
 8003318:	f000 fa50 	bl	80037bc <RTC_ByteToBcd2>
 800331c:	0003      	movs	r3, r0
 800331e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	785b      	ldrb	r3, [r3, #1]
 8003324:	0018      	movs	r0, r3
 8003326:	f000 fa49 	bl	80037bc <RTC_ByteToBcd2>
 800332a:	0003      	movs	r3, r0
 800332c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800332e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	789b      	ldrb	r3, [r3, #2]
 8003334:	0018      	movs	r0, r3
 8003336:	f000 fa41 	bl	80037bc <RTC_ByteToBcd2>
 800333a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800333c:	0022      	movs	r2, r4
 800333e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	78db      	ldrb	r3, [r3, #3]
 8003344:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003346:	431a      	orrs	r2, r3
 8003348:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2220      	movs	r2, #32
 800334e:	5c9b      	ldrb	r3, [r3, r2]
 8003350:	0018      	movs	r0, r3
 8003352:	f000 fa33 	bl	80037bc <RTC_ByteToBcd2>
 8003356:	0003      	movs	r3, r0
 8003358:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800335a:	0022      	movs	r2, r4
 800335c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003362:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003368:	4313      	orrs	r3, r2
 800336a:	61fb      	str	r3, [r7, #28]
 800336c:	e022      	b.n	80033b4 <HAL_RTC_SetAlarm+0xf0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2240      	movs	r2, #64	; 0x40
 8003376:	4013      	ands	r3, r2
 8003378:	d102      	bne.n	8003380 <HAL_RTC_SetAlarm+0xbc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2200      	movs	r2, #0
 800337e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	785b      	ldrb	r3, [r3, #1]
 800338a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800338c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003392:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	78db      	ldrb	r3, [r3, #3]
 8003398:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800339a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2120      	movs	r1, #32
 80033a0:	5c5b      	ldrb	r3, [r3, r1]
 80033a2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80033a4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80033aa:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80033b0:	4313      	orrs	r3, r2
 80033b2:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	22ca      	movs	r2, #202	; 0xca
 80033c6:	625a      	str	r2, [r3, #36]	; 0x24
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2253      	movs	r2, #83	; 0x53
 80033ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033d4:	2380      	movs	r3, #128	; 0x80
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	429a      	cmp	r2, r3
 80033da:	d14d      	bne.n	8003478 <HAL_RTC_SetAlarm+0x1b4>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4953      	ldr	r1, [pc, #332]	; (8003534 <HAL_RTC_SetAlarm+0x270>)
 80033e8:	400a      	ands	r2, r1
 80033ea:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4950      	ldr	r1, [pc, #320]	; (8003538 <HAL_RTC_SetAlarm+0x274>)
 80033f8:	400a      	ands	r2, r1
 80033fa:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	22ff      	movs	r2, #255	; 0xff
 8003404:	401a      	ands	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	494c      	ldr	r1, [pc, #304]	; (800353c <HAL_RTC_SetAlarm+0x278>)
 800340c:	430a      	orrs	r2, r1
 800340e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003410:	f7fe fa76 	bl	8001900 <HAL_GetTick>
 8003414:	0003      	movs	r3, r0
 8003416:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003418:	e016      	b.n	8003448 <HAL_RTC_SetAlarm+0x184>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800341a:	f7fe fa71 	bl	8001900 <HAL_GetTick>
 800341e:	0002      	movs	r2, r0
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	1ad2      	subs	r2, r2, r3
 8003424:	23fa      	movs	r3, #250	; 0xfa
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	429a      	cmp	r2, r3
 800342a:	d90d      	bls.n	8003448 <HAL_RTC_SetAlarm+0x184>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	22ff      	movs	r2, #255	; 0xff
 8003432:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2221      	movs	r2, #33	; 0x21
 8003438:	2103      	movs	r1, #3
 800343a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	2100      	movs	r1, #0
 8003442:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e071      	b.n	800352c <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	2201      	movs	r2, #1
 8003450:	4013      	ands	r3, r2
 8003452:	d0e2      	beq.n	800341a <HAL_RTC_SetAlarm+0x156>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	69fa      	ldr	r2, [r7, #28]
 800345a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	0049      	lsls	r1, r1, #1
 8003472:	430a      	orrs	r2, r1
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	e04c      	b.n	8003512 <HAL_RTC_SetAlarm+0x24e>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	492f      	ldr	r1, [pc, #188]	; (8003540 <HAL_RTC_SetAlarm+0x27c>)
 8003484:	400a      	ands	r2, r1
 8003486:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	492c      	ldr	r1, [pc, #176]	; (8003544 <HAL_RTC_SetAlarm+0x280>)
 8003494:	400a      	ands	r2, r1
 8003496:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	22ff      	movs	r2, #255	; 0xff
 80034a0:	401a      	ands	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4928      	ldr	r1, [pc, #160]	; (8003548 <HAL_RTC_SetAlarm+0x284>)
 80034a8:	430a      	orrs	r2, r1
 80034aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034ac:	f7fe fa28 	bl	8001900 <HAL_GetTick>
 80034b0:	0003      	movs	r3, r0
 80034b2:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80034b4:	e016      	b.n	80034e4 <HAL_RTC_SetAlarm+0x220>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80034b6:	f7fe fa23 	bl	8001900 <HAL_GetTick>
 80034ba:	0002      	movs	r2, r0
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	1ad2      	subs	r2, r2, r3
 80034c0:	23fa      	movs	r3, #250	; 0xfa
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d90d      	bls.n	80034e4 <HAL_RTC_SetAlarm+0x220>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	22ff      	movs	r2, #255	; 0xff
 80034ce:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2221      	movs	r2, #33	; 0x21
 80034d4:	2103      	movs	r1, #3
 80034d6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2220      	movs	r2, #32
 80034dc:	2100      	movs	r1, #0
 80034de:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e023      	b.n	800352c <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	2202      	movs	r2, #2
 80034ec:	4013      	ands	r3, r2
 80034ee:	d0e2      	beq.n	80034b6 <HAL_RTC_SetAlarm+0x1f2>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69fa      	ldr	r2, [r7, #28]
 80034f6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689a      	ldr	r2, [r3, #8]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2180      	movs	r1, #128	; 0x80
 800350c:	0089      	lsls	r1, r1, #2
 800350e:	430a      	orrs	r2, r1
 8003510:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	22ff      	movs	r2, #255	; 0xff
 8003518:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2221      	movs	r2, #33	; 0x21
 800351e:	2101      	movs	r1, #1
 8003520:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	2100      	movs	r1, #0
 8003528:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	0018      	movs	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	b009      	add	sp, #36	; 0x24
 8003532:	bd90      	pop	{r4, r7, pc}
 8003534:	fffffeff 	.word	0xfffffeff
 8003538:	ffffefff 	.word	0xffffefff
 800353c:	fffffe7f 	.word	0xfffffe7f
 8003540:	fffffdff 	.word	0xfffffdff
 8003544:	ffffdfff 	.word	0xffffdfff
 8003548:	fffffd7f 	.word	0xfffffd7f

0800354c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A: Alarm A
  *            @arg RTC_ALARM_B: Alarm B
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003556:	2300      	movs	r3, #0
 8003558:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2220      	movs	r2, #32
 800355e:	5c9b      	ldrb	r3, [r3, r2]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_RTC_DeactivateAlarm+0x1c>
 8003564:	2302      	movs	r3, #2
 8003566:	e086      	b.n	8003676 <HAL_RTC_DeactivateAlarm+0x12a>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2220      	movs	r2, #32
 800356c:	2101      	movs	r1, #1
 800356e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2221      	movs	r2, #33	; 0x21
 8003574:	2102      	movs	r1, #2
 8003576:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	22ca      	movs	r2, #202	; 0xca
 800357e:	625a      	str	r2, [r3, #36]	; 0x24
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2253      	movs	r2, #83	; 0x53
 8003586:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	2380      	movs	r3, #128	; 0x80
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	429a      	cmp	r2, r3
 8003590:	d132      	bne.n	80035f8 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4938      	ldr	r1, [pc, #224]	; (8003680 <HAL_RTC_DeactivateAlarm+0x134>)
 800359e:	400a      	ands	r2, r1
 80035a0:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4935      	ldr	r1, [pc, #212]	; (8003684 <HAL_RTC_DeactivateAlarm+0x138>)
 80035ae:	400a      	ands	r2, r1
 80035b0:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80035b2:	f7fe f9a5 	bl	8001900 <HAL_GetTick>
 80035b6:	0003      	movs	r3, r0
 80035b8:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80035ba:	e016      	b.n	80035ea <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80035bc:	f7fe f9a0 	bl	8001900 <HAL_GetTick>
 80035c0:	0002      	movs	r2, r0
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	1ad2      	subs	r2, r2, r3
 80035c6:	23fa      	movs	r3, #250	; 0xfa
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d90d      	bls.n	80035ea <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	22ff      	movs	r2, #255	; 0xff
 80035d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2221      	movs	r2, #33	; 0x21
 80035da:	2103      	movs	r1, #3
 80035dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	2100      	movs	r1, #0
 80035e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e045      	b.n	8003676 <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	4013      	ands	r3, r2
 80035f4:	d0e2      	beq.n	80035bc <HAL_RTC_DeactivateAlarm+0x70>
 80035f6:	e031      	b.n	800365c <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689a      	ldr	r2, [r3, #8]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4921      	ldr	r1, [pc, #132]	; (8003688 <HAL_RTC_DeactivateAlarm+0x13c>)
 8003604:	400a      	ands	r2, r1
 8003606:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	491e      	ldr	r1, [pc, #120]	; (800368c <HAL_RTC_DeactivateAlarm+0x140>)
 8003614:	400a      	ands	r2, r1
 8003616:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003618:	f7fe f972 	bl	8001900 <HAL_GetTick>
 800361c:	0003      	movs	r3, r0
 800361e:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003620:	e016      	b.n	8003650 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003622:	f7fe f96d 	bl	8001900 <HAL_GetTick>
 8003626:	0002      	movs	r2, r0
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1ad2      	subs	r2, r2, r3
 800362c:	23fa      	movs	r3, #250	; 0xfa
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	429a      	cmp	r2, r3
 8003632:	d90d      	bls.n	8003650 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	22ff      	movs	r2, #255	; 0xff
 800363a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2221      	movs	r2, #33	; 0x21
 8003640:	2103      	movs	r1, #3
 8003642:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2220      	movs	r2, #32
 8003648:	2100      	movs	r1, #0
 800364a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e012      	b.n	8003676 <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	2202      	movs	r2, #2
 8003658:	4013      	ands	r3, r2
 800365a:	d0e2      	beq.n	8003622 <HAL_RTC_DeactivateAlarm+0xd6>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	22ff      	movs	r2, #255	; 0xff
 8003662:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2221      	movs	r2, #33	; 0x21
 8003668:	2101      	movs	r1, #1
 800366a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	2100      	movs	r1, #0
 8003672:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	0018      	movs	r0, r3
 8003678:	46bd      	mov	sp, r7
 800367a:	b004      	add	sp, #16
 800367c:	bd80      	pop	{r7, pc}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	fffffeff 	.word	0xfffffeff
 8003684:	ffffefff 	.word	0xffffefff
 8003688:	fffffdff 	.word	0xfffffdff
 800368c:	ffffdfff 	.word	0xffffdfff

08003690 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <HAL_RTC_WaitForSynchro+0x4c>)
 80036a2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036a4:	f7fe f92c 	bl	8001900 <HAL_GetTick>
 80036a8:	0003      	movs	r3, r0
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80036ac:	e00a      	b.n	80036c4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80036ae:	f7fe f927 	bl	8001900 <HAL_GetTick>
 80036b2:	0002      	movs	r2, r0
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	1ad2      	subs	r2, r2, r3
 80036b8:	23fa      	movs	r3, #250	; 0xfa
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	429a      	cmp	r2, r3
 80036be:	d901      	bls.n	80036c4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e006      	b.n	80036d2 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	4013      	ands	r3, r2
 80036ce:	d0ee      	beq.n	80036ae <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b004      	add	sp, #16
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	0001ff5f 	.word	0x0001ff5f

080036e0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	230f      	movs	r3, #15
 80036ee:	18fb      	adds	r3, r7, r3
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2240      	movs	r2, #64	; 0x40
 80036fc:	4013      	ands	r3, r2
 80036fe:	d12c      	bne.n	800375a <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2180      	movs	r1, #128	; 0x80
 800370c:	430a      	orrs	r2, r1
 800370e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003710:	f7fe f8f6 	bl	8001900 <HAL_GetTick>
 8003714:	0003      	movs	r3, r0
 8003716:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003718:	e014      	b.n	8003744 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800371a:	f7fe f8f1 	bl	8001900 <HAL_GetTick>
 800371e:	0002      	movs	r2, r0
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	1ad2      	subs	r2, r2, r3
 8003724:	200f      	movs	r0, #15
 8003726:	183b      	adds	r3, r7, r0
 8003728:	1839      	adds	r1, r7, r0
 800372a:	7809      	ldrb	r1, [r1, #0]
 800372c:	7019      	strb	r1, [r3, #0]
 800372e:	23fa      	movs	r3, #250	; 0xfa
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	429a      	cmp	r2, r3
 8003734:	d906      	bls.n	8003744 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2221      	movs	r2, #33	; 0x21
 800373a:	2104      	movs	r1, #4
 800373c:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800373e:	183b      	adds	r3, r7, r0
 8003740:	2201      	movs	r2, #1
 8003742:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	2240      	movs	r2, #64	; 0x40
 800374c:	4013      	ands	r3, r2
 800374e:	d104      	bne.n	800375a <RTC_EnterInitMode+0x7a>
 8003750:	230f      	movs	r3, #15
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d1df      	bne.n	800371a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800375a:	230f      	movs	r3, #15
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	781b      	ldrb	r3, [r3, #0]
}
 8003760:	0018      	movs	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	b004      	add	sp, #16
 8003766:	bd80      	pop	{r7, pc}

08003768 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003768:	b590      	push	{r4, r7, lr}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	240f      	movs	r4, #15
 8003772:	193b      	adds	r3, r7, r4
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2180      	movs	r1, #128	; 0x80
 8003784:	438a      	bics	r2, r1
 8003786:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	2220      	movs	r2, #32
 8003790:	4013      	ands	r3, r2
 8003792:	d10c      	bne.n	80037ae <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	0018      	movs	r0, r3
 8003798:	f7ff ff7a 	bl	8003690 <HAL_RTC_WaitForSynchro>
 800379c:	1e03      	subs	r3, r0, #0
 800379e:	d006      	beq.n	80037ae <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2221      	movs	r2, #33	; 0x21
 80037a4:	2104      	movs	r1, #4
 80037a6:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80037a8:	193b      	adds	r3, r7, r4
 80037aa:	2201      	movs	r2, #1
 80037ac:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80037ae:	230f      	movs	r3, #15
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	781b      	ldrb	r3, [r3, #0]
}
 80037b4:	0018      	movs	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	b005      	add	sp, #20
 80037ba:	bd90      	pop	{r4, r7, pc}

080037bc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	0002      	movs	r2, r0
 80037c4:	1dfb      	adds	r3, r7, #7
 80037c6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80037cc:	e007      	b.n	80037de <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	3301      	adds	r3, #1
 80037d2:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	1dfa      	adds	r2, r7, #7
 80037d8:	7812      	ldrb	r2, [r2, #0]
 80037da:	3a0a      	subs	r2, #10
 80037dc:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80037de:	1dfb      	adds	r3, r7, #7
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	2b09      	cmp	r3, #9
 80037e4:	d8f3      	bhi.n	80037ce <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	1dfb      	adds	r3, r7, #7
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	b2db      	uxtb	r3, r3
}
 80037f6:	0018      	movs	r0, r3
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b004      	add	sp, #16
 80037fc:	bd80      	pop	{r7, pc}

080037fe <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	0002      	movs	r2, r0
 8003806:	1dfb      	adds	r3, r7, #7
 8003808:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800380e:	1dfb      	adds	r3, r7, #7
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	091b      	lsrs	r3, r3, #4
 8003814:	b2db      	uxtb	r3, r3
 8003816:	001a      	movs	r2, r3
 8003818:	0013      	movs	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	189b      	adds	r3, r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	1dfb      	adds	r3, r7, #7
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	210f      	movs	r1, #15
 800382c:	400b      	ands	r3, r1
 800382e:	b2db      	uxtb	r3, r3
 8003830:	18d3      	adds	r3, r2, r3
 8003832:	b2db      	uxtb	r3, r3
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b004      	add	sp, #16
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e032      	b.n	80038b4 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2239      	movs	r2, #57	; 0x39
 8003852:	5c9b      	ldrb	r3, [r3, r2]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d107      	bne.n	800386a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2238      	movs	r2, #56	; 0x38
 800385e:	2100      	movs	r1, #0
 8003860:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	0018      	movs	r0, r3
 8003866:	f7fd f997 	bl	8000b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2239      	movs	r2, #57	; 0x39
 800386e:	2102      	movs	r1, #2
 8003870:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3304      	adds	r3, #4
 800387a:	0019      	movs	r1, r3
 800387c:	0010      	movs	r0, r2
 800387e:	f000 fa95 	bl	8003dac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	223e      	movs	r2, #62	; 0x3e
 8003886:	2101      	movs	r1, #1
 8003888:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	223a      	movs	r2, #58	; 0x3a
 800388e:	2101      	movs	r1, #1
 8003890:	5499      	strb	r1, [r3, r2]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	223b      	movs	r2, #59	; 0x3b
 8003896:	2101      	movs	r1, #1
 8003898:	5499      	strb	r1, [r3, r2]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	223c      	movs	r2, #60	; 0x3c
 800389e:	2101      	movs	r1, #1
 80038a0:	5499      	strb	r1, [r3, r2]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	223d      	movs	r2, #61	; 0x3d
 80038a6:	2101      	movs	r1, #1
 80038a8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2239      	movs	r2, #57	; 0x39
 80038ae:	2101      	movs	r1, #1
 80038b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b002      	add	sp, #8
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2239      	movs	r2, #57	; 0x39
 80038c8:	5c9b      	ldrb	r3, [r3, r2]
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d001      	beq.n	80038d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e033      	b.n	800393c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2239      	movs	r2, #57	; 0x39
 80038d8:	2102      	movs	r1, #2
 80038da:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	05db      	lsls	r3, r3, #23
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d00e      	beq.n	8003906 <HAL_TIM_Base_Start+0x4a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a15      	ldr	r2, [pc, #84]	; (8003944 <HAL_TIM_Base_Start+0x88>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d009      	beq.n	8003906 <HAL_TIM_Base_Start+0x4a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a14      	ldr	r2, [pc, #80]	; (8003948 <HAL_TIM_Base_Start+0x8c>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d004      	beq.n	8003906 <HAL_TIM_Base_Start+0x4a>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a12      	ldr	r2, [pc, #72]	; (800394c <HAL_TIM_Base_Start+0x90>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d111      	bne.n	800392a <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	2207      	movs	r2, #7
 800390e:	4013      	ands	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b06      	cmp	r3, #6
 8003916:	d010      	beq.n	800393a <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	430a      	orrs	r2, r1
 8003926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003928:	e007      	b.n	800393a <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2101      	movs	r1, #1
 8003936:	430a      	orrs	r2, r1
 8003938:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b004      	add	sp, #16
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40000400 	.word	0x40000400
 8003948:	40010800 	.word	0x40010800
 800394c:	40011400 	.word	0x40011400

08003950 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2239      	movs	r2, #57	; 0x39
 800395c:	5c9b      	ldrb	r3, [r3, r2]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	d001      	beq.n	8003968 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e03b      	b.n	80039e0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2239      	movs	r2, #57	; 0x39
 800396c:	2102      	movs	r1, #2
 800396e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2101      	movs	r1, #1
 800397c:	430a      	orrs	r2, r1
 800397e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2380      	movs	r3, #128	; 0x80
 8003986:	05db      	lsls	r3, r3, #23
 8003988:	429a      	cmp	r2, r3
 800398a:	d00e      	beq.n	80039aa <HAL_TIM_Base_Start_IT+0x5a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <HAL_TIM_Base_Start_IT+0x98>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d009      	beq.n	80039aa <HAL_TIM_Base_Start_IT+0x5a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a14      	ldr	r2, [pc, #80]	; (80039ec <HAL_TIM_Base_Start_IT+0x9c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d004      	beq.n	80039aa <HAL_TIM_Base_Start_IT+0x5a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a12      	ldr	r2, [pc, #72]	; (80039f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d111      	bne.n	80039ce <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	2207      	movs	r2, #7
 80039b2:	4013      	ands	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2b06      	cmp	r3, #6
 80039ba:	d010      	beq.n	80039de <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2101      	movs	r1, #1
 80039c8:	430a      	orrs	r2, r1
 80039ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039cc:	e007      	b.n	80039de <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2101      	movs	r1, #1
 80039da:	430a      	orrs	r2, r1
 80039dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b004      	add	sp, #16
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40000400 	.word	0x40000400
 80039ec:	40010800 	.word	0x40010800
 80039f0:	40011400 	.word	0x40011400

080039f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	2202      	movs	r2, #2
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d124      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	2202      	movs	r2, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d11d      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	4252      	negs	r2, r2
 8003a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	2203      	movs	r2, #3
 8003a30:	4013      	ands	r3, r2
 8003a32:	d004      	beq.n	8003a3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	0018      	movs	r0, r3
 8003a38:	f000 f9a0 	bl	8003d7c <HAL_TIM_IC_CaptureCallback>
 8003a3c:	e007      	b.n	8003a4e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	0018      	movs	r0, r3
 8003a42:	f000 f993 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f000 f99f 	bl	8003d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	d125      	bne.n	8003aae <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	2204      	movs	r2, #4
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d11e      	bne.n	8003aae <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2205      	movs	r2, #5
 8003a76:	4252      	negs	r2, r2
 8003a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699a      	ldr	r2, [r3, #24]
 8003a86:	23c0      	movs	r3, #192	; 0xc0
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d004      	beq.n	8003a98 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 f973 	bl	8003d7c <HAL_TIM_IC_CaptureCallback>
 8003a96:	e007      	b.n	8003aa8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f000 f966 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f000 f972 	bl	8003d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	2208      	movs	r2, #8
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b08      	cmp	r3, #8
 8003aba:	d124      	bne.n	8003b06 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d11d      	bne.n	8003b06 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2209      	movs	r2, #9
 8003ad0:	4252      	negs	r2, r2
 8003ad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2204      	movs	r2, #4
 8003ad8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d004      	beq.n	8003af0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f000 f947 	bl	8003d7c <HAL_TIM_IC_CaptureCallback>
 8003aee:	e007      	b.n	8003b00 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	0018      	movs	r0, r3
 8003af4:	f000 f93a 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	0018      	movs	r0, r3
 8003afc:	f000 f946 	bl	8003d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	4013      	ands	r3, r2
 8003b10:	2b10      	cmp	r3, #16
 8003b12:	d125      	bne.n	8003b60 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	2210      	movs	r2, #16
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	2b10      	cmp	r3, #16
 8003b20:	d11e      	bne.n	8003b60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2211      	movs	r2, #17
 8003b28:	4252      	negs	r2, r2
 8003b2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2208      	movs	r2, #8
 8003b30:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69da      	ldr	r2, [r3, #28]
 8003b38:	23c0      	movs	r3, #192	; 0xc0
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d004      	beq.n	8003b4a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	0018      	movs	r0, r3
 8003b44:	f000 f91a 	bl	8003d7c <HAL_TIM_IC_CaptureCallback>
 8003b48:	e007      	b.n	8003b5a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f000 f90d 	bl	8003d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	0018      	movs	r0, r3
 8003b56:	f000 f919 	bl	8003d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	2201      	movs	r2, #1
 8003b68:	4013      	ands	r3, r2
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d10f      	bne.n	8003b8e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2201      	movs	r2, #1
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d108      	bne.n	8003b8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2202      	movs	r2, #2
 8003b82:	4252      	negs	r2, r2
 8003b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f7fc ffbf 	bl	8000b0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	2240      	movs	r2, #64	; 0x40
 8003b96:	4013      	ands	r3, r2
 8003b98:	2b40      	cmp	r3, #64	; 0x40
 8003b9a:	d10f      	bne.n	8003bbc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	2240      	movs	r2, #64	; 0x40
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b40      	cmp	r3, #64	; 0x40
 8003ba8:	d108      	bne.n	8003bbc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2241      	movs	r2, #65	; 0x41
 8003bb0:	4252      	negs	r2, r2
 8003bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f000 f8f0 	bl	8003d9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bbc:	46c0      	nop			; (mov r8, r8)
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bce:	230f      	movs	r3, #15
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2238      	movs	r2, #56	; 0x38
 8003bda:	5c9b      	ldrb	r3, [r3, r2]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d101      	bne.n	8003be4 <HAL_TIM_ConfigClockSource+0x20>
 8003be0:	2302      	movs	r3, #2
 8003be2:	e0bc      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x19a>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2238      	movs	r2, #56	; 0x38
 8003be8:	2101      	movs	r1, #1
 8003bea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2239      	movs	r2, #57	; 0x39
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2277      	movs	r2, #119	; 0x77
 8003c00:	4393      	bics	r3, r2
 8003c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	4a58      	ldr	r2, [pc, #352]	; (8003d68 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2280      	movs	r2, #128	; 0x80
 8003c1a:	0192      	lsls	r2, r2, #6
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d040      	beq.n	8003ca2 <HAL_TIM_ConfigClockSource+0xde>
 8003c20:	2280      	movs	r2, #128	; 0x80
 8003c22:	0192      	lsls	r2, r2, #6
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d900      	bls.n	8003c2a <HAL_TIM_ConfigClockSource+0x66>
 8003c28:	e088      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c2a:	2280      	movs	r2, #128	; 0x80
 8003c2c:	0152      	lsls	r2, r2, #5
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d100      	bne.n	8003c34 <HAL_TIM_ConfigClockSource+0x70>
 8003c32:	e088      	b.n	8003d46 <HAL_TIM_ConfigClockSource+0x182>
 8003c34:	2280      	movs	r2, #128	; 0x80
 8003c36:	0152      	lsls	r2, r2, #5
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d900      	bls.n	8003c3e <HAL_TIM_ConfigClockSource+0x7a>
 8003c3c:	e07e      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c3e:	2b70      	cmp	r3, #112	; 0x70
 8003c40:	d018      	beq.n	8003c74 <HAL_TIM_ConfigClockSource+0xb0>
 8003c42:	d900      	bls.n	8003c46 <HAL_TIM_ConfigClockSource+0x82>
 8003c44:	e07a      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c46:	2b60      	cmp	r3, #96	; 0x60
 8003c48:	d04f      	beq.n	8003cea <HAL_TIM_ConfigClockSource+0x126>
 8003c4a:	d900      	bls.n	8003c4e <HAL_TIM_ConfigClockSource+0x8a>
 8003c4c:	e076      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c4e:	2b50      	cmp	r3, #80	; 0x50
 8003c50:	d03b      	beq.n	8003cca <HAL_TIM_ConfigClockSource+0x106>
 8003c52:	d900      	bls.n	8003c56 <HAL_TIM_ConfigClockSource+0x92>
 8003c54:	e072      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c56:	2b40      	cmp	r3, #64	; 0x40
 8003c58:	d057      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0x146>
 8003c5a:	d900      	bls.n	8003c5e <HAL_TIM_ConfigClockSource+0x9a>
 8003c5c:	e06e      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c5e:	2b30      	cmp	r3, #48	; 0x30
 8003c60:	d063      	beq.n	8003d2a <HAL_TIM_ConfigClockSource+0x166>
 8003c62:	d86b      	bhi.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c64:	2b20      	cmp	r3, #32
 8003c66:	d060      	beq.n	8003d2a <HAL_TIM_ConfigClockSource+0x166>
 8003c68:	d868      	bhi.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d05d      	beq.n	8003d2a <HAL_TIM_ConfigClockSource+0x166>
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d05b      	beq.n	8003d2a <HAL_TIM_ConfigClockSource+0x166>
 8003c72:	e063      	b.n	8003d3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c84:	f000 f96a 	bl	8003f5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2277      	movs	r2, #119	; 0x77
 8003c94:	4313      	orrs	r3, r2
 8003c96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	609a      	str	r2, [r3, #8]
      break;
 8003ca0:	e052      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cb2:	f000 f953 	bl	8003f5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2180      	movs	r1, #128	; 0x80
 8003cc2:	01c9      	lsls	r1, r1, #7
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	609a      	str	r2, [r3, #8]
      break;
 8003cc8:	e03e      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cd6:	001a      	movs	r2, r3
 8003cd8:	f000 f8c6 	bl	8003e68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2150      	movs	r1, #80	; 0x50
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 f920 	bl	8003f28 <TIM_ITRx_SetConfig>
      break;
 8003ce8:	e02e      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cf6:	001a      	movs	r2, r3
 8003cf8:	f000 f8e4 	bl	8003ec4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2160      	movs	r1, #96	; 0x60
 8003d02:	0018      	movs	r0, r3
 8003d04:	f000 f910 	bl	8003f28 <TIM_ITRx_SetConfig>
      break;
 8003d08:	e01e      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d16:	001a      	movs	r2, r3
 8003d18:	f000 f8a6 	bl	8003e68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2140      	movs	r1, #64	; 0x40
 8003d22:	0018      	movs	r0, r3
 8003d24:	f000 f900 	bl	8003f28 <TIM_ITRx_SetConfig>
      break;
 8003d28:	e00e      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	0019      	movs	r1, r3
 8003d34:	0010      	movs	r0, r2
 8003d36:	f000 f8f7 	bl	8003f28 <TIM_ITRx_SetConfig>
      break;
 8003d3a:	e005      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003d3c:	230f      	movs	r3, #15
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	2201      	movs	r2, #1
 8003d42:	701a      	strb	r2, [r3, #0]
      break;
 8003d44:	e000      	b.n	8003d48 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003d46:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2239      	movs	r2, #57	; 0x39
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2238      	movs	r2, #56	; 0x38
 8003d54:	2100      	movs	r1, #0
 8003d56:	5499      	strb	r1, [r3, r2]

  return status;
 8003d58:	230f      	movs	r3, #15
 8003d5a:	18fb      	adds	r3, r7, r3
 8003d5c:	781b      	ldrb	r3, [r3, #0]
}
 8003d5e:	0018      	movs	r0, r3
 8003d60:	46bd      	mov	sp, r7
 8003d62:	b004      	add	sp, #16
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	ffff00ff 	.word	0xffff00ff

08003d6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	46bd      	mov	sp, r7
 8003d88:	b002      	add	sp, #8
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d94:	46c0      	nop			; (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b002      	add	sp, #8
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	46bd      	mov	sp, r7
 8003da8:	b002      	add	sp, #8
 8003daa:	bd80      	pop	{r7, pc}

08003dac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	2380      	movs	r3, #128	; 0x80
 8003dc0:	05db      	lsls	r3, r3, #23
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d00b      	beq.n	8003dde <TIM_Base_SetConfig+0x32>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a23      	ldr	r2, [pc, #140]	; (8003e58 <TIM_Base_SetConfig+0xac>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d007      	beq.n	8003dde <TIM_Base_SetConfig+0x32>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a22      	ldr	r2, [pc, #136]	; (8003e5c <TIM_Base_SetConfig+0xb0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d003      	beq.n	8003dde <TIM_Base_SetConfig+0x32>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a21      	ldr	r2, [pc, #132]	; (8003e60 <TIM_Base_SetConfig+0xb4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d108      	bne.n	8003df0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2270      	movs	r2, #112	; 0x70
 8003de2:	4393      	bics	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	2380      	movs	r3, #128	; 0x80
 8003df4:	05db      	lsls	r3, r3, #23
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d00b      	beq.n	8003e12 <TIM_Base_SetConfig+0x66>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a16      	ldr	r2, [pc, #88]	; (8003e58 <TIM_Base_SetConfig+0xac>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d007      	beq.n	8003e12 <TIM_Base_SetConfig+0x66>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a15      	ldr	r2, [pc, #84]	; (8003e5c <TIM_Base_SetConfig+0xb0>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d003      	beq.n	8003e12 <TIM_Base_SetConfig+0x66>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a14      	ldr	r2, [pc, #80]	; (8003e60 <TIM_Base_SetConfig+0xb4>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d108      	bne.n	8003e24 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4a13      	ldr	r2, [pc, #76]	; (8003e64 <TIM_Base_SetConfig+0xb8>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2280      	movs	r2, #128	; 0x80
 8003e28:	4393      	bics	r3, r2
 8003e2a:	001a      	movs	r2, r3
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	615a      	str	r2, [r3, #20]
}
 8003e50:	46c0      	nop			; (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b004      	add	sp, #16
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40000400 	.word	0x40000400
 8003e5c:	40010800 	.word	0x40010800
 8003e60:	40011400 	.word	0x40011400
 8003e64:	fffffcff 	.word	0xfffffcff

08003e68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	4393      	bics	r3, r2
 8003e82:	001a      	movs	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	22f0      	movs	r2, #240	; 0xf0
 8003e92:	4393      	bics	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	220a      	movs	r2, #10
 8003ea4:	4393      	bics	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	621a      	str	r2, [r3, #32]
}
 8003ebc:	46c0      	nop			; (mov r8, r8)
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	b006      	add	sp, #24
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	2210      	movs	r2, #16
 8003ed6:	4393      	bics	r3, r2
 8003ed8:	001a      	movs	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	4a0d      	ldr	r2, [pc, #52]	; (8003f24 <TIM_TI2_ConfigInputStage+0x60>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	031b      	lsls	r3, r3, #12
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	22a0      	movs	r2, #160	; 0xa0
 8003f00:	4393      	bics	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	011b      	lsls	r3, r3, #4
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	621a      	str	r2, [r3, #32]
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b006      	add	sp, #24
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	ffff0fff 	.word	0xffff0fff

08003f28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2270      	movs	r2, #112	; 0x70
 8003f3c:	4393      	bics	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	2207      	movs	r2, #7
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	609a      	str	r2, [r3, #8]
}
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	46bd      	mov	sp, r7
 8003f56:	b004      	add	sp, #16
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	4a09      	ldr	r2, [pc, #36]	; (8003f98 <TIM_ETR_SetConfig+0x3c>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	021a      	lsls	r2, r3, #8
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	609a      	str	r2, [r3, #8]
}
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b006      	add	sp, #24
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	ffff00ff 	.word	0xffff00ff

08003f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2238      	movs	r2, #56	; 0x38
 8003faa:	5c9b      	ldrb	r3, [r3, r2]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	e047      	b.n	8004044 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2238      	movs	r2, #56	; 0x38
 8003fb8:	2101      	movs	r1, #1
 8003fba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2239      	movs	r2, #57	; 0x39
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2270      	movs	r2, #112	; 0x70
 8003fd8:	4393      	bics	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	2380      	movs	r3, #128	; 0x80
 8003ff4:	05db      	lsls	r3, r3, #23
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d00e      	beq.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a13      	ldr	r2, [pc, #76]	; (800404c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d009      	beq.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a11      	ldr	r2, [pc, #68]	; (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d004      	beq.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a10      	ldr	r2, [pc, #64]	; (8004054 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d10c      	bne.n	8004032 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	2280      	movs	r2, #128	; 0x80
 800401c:	4393      	bics	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	4313      	orrs	r3, r2
 8004028:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2239      	movs	r2, #57	; 0x39
 8004036:	2101      	movs	r1, #1
 8004038:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2238      	movs	r2, #56	; 0x38
 800403e:	2100      	movs	r1, #0
 8004040:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	0018      	movs	r0, r3
 8004046:	46bd      	mov	sp, r7
 8004048:	b004      	add	sp, #16
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40000400 	.word	0x40000400
 8004050:	40010800 	.word	0x40010800
 8004054:	40011400 	.word	0x40011400

08004058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e044      	b.n	80040f4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d107      	bne.n	8004082 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2278      	movs	r2, #120	; 0x78
 8004076:	2100      	movs	r1, #0
 8004078:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	0018      	movs	r0, r3
 800407e:	f7fc fdb7 	bl	8000bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2224      	movs	r2, #36	; 0x24
 8004086:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2101      	movs	r1, #1
 8004094:	438a      	bics	r2, r1
 8004096:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	0018      	movs	r0, r3
 800409c:	f000 f8d0 	bl	8004240 <UART_SetConfig>
 80040a0:	0003      	movs	r3, r0
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e024      	b.n	80040f4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	0018      	movs	r0, r3
 80040b6:	f000 fb61 	bl	800477c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	490d      	ldr	r1, [pc, #52]	; (80040fc <HAL_UART_Init+0xa4>)
 80040c6:	400a      	ands	r2, r1
 80040c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	212a      	movs	r1, #42	; 0x2a
 80040d6:	438a      	bics	r2, r1
 80040d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2101      	movs	r1, #1
 80040e6:	430a      	orrs	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	0018      	movs	r0, r3
 80040ee:	f000 fbf9 	bl	80048e4 <UART_CheckIdleState>
 80040f2:	0003      	movs	r3, r0
}
 80040f4:	0018      	movs	r0, r3
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	ffffb7ff 	.word	0xffffb7ff

08004100 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08a      	sub	sp, #40	; 0x28
 8004104:	af02      	add	r7, sp, #8
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	1dbb      	adds	r3, r7, #6
 800410e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004114:	2b20      	cmp	r3, #32
 8004116:	d000      	beq.n	800411a <HAL_UART_Transmit+0x1a>
 8004118:	e08c      	b.n	8004234 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_UART_Transmit+0x28>
 8004120:	1dbb      	adds	r3, r7, #6
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e084      	b.n	8004236 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	2380      	movs	r3, #128	; 0x80
 8004132:	015b      	lsls	r3, r3, #5
 8004134:	429a      	cmp	r2, r3
 8004136:	d109      	bne.n	800414c <HAL_UART_Transmit+0x4c>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d105      	bne.n	800414c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2201      	movs	r2, #1
 8004144:	4013      	ands	r3, r2
 8004146:	d001      	beq.n	800414c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e074      	b.n	8004236 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2284      	movs	r2, #132	; 0x84
 8004150:	2100      	movs	r1, #0
 8004152:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2221      	movs	r2, #33	; 0x21
 8004158:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800415a:	f7fd fbd1 	bl	8001900 <HAL_GetTick>
 800415e:	0003      	movs	r3, r0
 8004160:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1dba      	adds	r2, r7, #6
 8004166:	2150      	movs	r1, #80	; 0x50
 8004168:	8812      	ldrh	r2, [r2, #0]
 800416a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	1dba      	adds	r2, r7, #6
 8004170:	2152      	movs	r1, #82	; 0x52
 8004172:	8812      	ldrh	r2, [r2, #0]
 8004174:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	2380      	movs	r3, #128	; 0x80
 800417c:	015b      	lsls	r3, r3, #5
 800417e:	429a      	cmp	r2, r3
 8004180:	d108      	bne.n	8004194 <HAL_UART_Transmit+0x94>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d104      	bne.n	8004194 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800418a:	2300      	movs	r3, #0
 800418c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	61bb      	str	r3, [r7, #24]
 8004192:	e003      	b.n	800419c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004198:	2300      	movs	r3, #0
 800419a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800419c:	e02f      	b.n	80041fe <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	9300      	str	r3, [sp, #0]
 80041a6:	0013      	movs	r3, r2
 80041a8:	2200      	movs	r2, #0
 80041aa:	2180      	movs	r1, #128	; 0x80
 80041ac:	f000 fc42 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 80041b0:	1e03      	subs	r3, r0, #0
 80041b2:	d004      	beq.n	80041be <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2220      	movs	r2, #32
 80041b8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e03b      	b.n	8004236 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10b      	bne.n	80041dc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	001a      	movs	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	05d2      	lsls	r2, r2, #23
 80041d0:	0dd2      	lsrs	r2, r2, #23
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	3302      	adds	r3, #2
 80041d8:	61bb      	str	r3, [r7, #24]
 80041da:	e007      	b.n	80041ec <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	781a      	ldrb	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	3301      	adds	r3, #1
 80041ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2252      	movs	r2, #82	; 0x52
 80041f0:	5a9b      	ldrh	r3, [r3, r2]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b299      	uxth	r1, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2252      	movs	r2, #82	; 0x52
 80041fc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2252      	movs	r2, #82	; 0x52
 8004202:	5a9b      	ldrh	r3, [r3, r2]
 8004204:	b29b      	uxth	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1c9      	bne.n	800419e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	0013      	movs	r3, r2
 8004214:	2200      	movs	r2, #0
 8004216:	2140      	movs	r1, #64	; 0x40
 8004218:	f000 fc0c 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 800421c:	1e03      	subs	r3, r0, #0
 800421e:	d004      	beq.n	800422a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e005      	b.n	8004236 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	e000      	b.n	8004236 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004234:	2302      	movs	r3, #2
  }
}
 8004236:	0018      	movs	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	b008      	add	sp, #32
 800423c:	bd80      	pop	{r7, pc}
	...

08004240 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004240:	b5b0      	push	{r4, r5, r7, lr}
 8004242:	b08e      	sub	sp, #56	; 0x38
 8004244:	af00      	add	r7, sp, #0
 8004246:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004248:	231a      	movs	r3, #26
 800424a:	2218      	movs	r2, #24
 800424c:	189b      	adds	r3, r3, r2
 800424e:	19db      	adds	r3, r3, r7
 8004250:	2200      	movs	r2, #0
 8004252:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	431a      	orrs	r2, r3
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	431a      	orrs	r2, r3
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	4313      	orrs	r3, r2
 800426a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4ac3      	ldr	r2, [pc, #780]	; (8004580 <UART_SetConfig+0x340>)
 8004274:	4013      	ands	r3, r2
 8004276:	0019      	movs	r1, r3
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800427e:	430a      	orrs	r2, r1
 8004280:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	4abe      	ldr	r2, [pc, #760]	; (8004584 <UART_SetConfig+0x344>)
 800428a:	4013      	ands	r3, r2
 800428c:	0019      	movs	r1, r3
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	68da      	ldr	r2, [r3, #12]
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4ab8      	ldr	r2, [pc, #736]	; (8004588 <UART_SetConfig+0x348>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d004      	beq.n	80042b4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042b0:	4313      	orrs	r3, r2
 80042b2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	4ab4      	ldr	r2, [pc, #720]	; (800458c <UART_SetConfig+0x34c>)
 80042bc:	4013      	ands	r3, r2
 80042be:	0019      	movs	r1, r3
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042c6:	430a      	orrs	r2, r1
 80042c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4ab0      	ldr	r2, [pc, #704]	; (8004590 <UART_SetConfig+0x350>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d131      	bne.n	8004338 <UART_SetConfig+0xf8>
 80042d4:	4baf      	ldr	r3, [pc, #700]	; (8004594 <UART_SetConfig+0x354>)
 80042d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d8:	2203      	movs	r2, #3
 80042da:	4013      	ands	r3, r2
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d01d      	beq.n	800431c <UART_SetConfig+0xdc>
 80042e0:	d823      	bhi.n	800432a <UART_SetConfig+0xea>
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d00c      	beq.n	8004300 <UART_SetConfig+0xc0>
 80042e6:	d820      	bhi.n	800432a <UART_SetConfig+0xea>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d002      	beq.n	80042f2 <UART_SetConfig+0xb2>
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d00e      	beq.n	800430e <UART_SetConfig+0xce>
 80042f0:	e01b      	b.n	800432a <UART_SetConfig+0xea>
 80042f2:	231b      	movs	r3, #27
 80042f4:	2218      	movs	r2, #24
 80042f6:	189b      	adds	r3, r3, r2
 80042f8:	19db      	adds	r3, r3, r7
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]
 80042fe:	e0b4      	b.n	800446a <UART_SetConfig+0x22a>
 8004300:	231b      	movs	r3, #27
 8004302:	2218      	movs	r2, #24
 8004304:	189b      	adds	r3, r3, r2
 8004306:	19db      	adds	r3, r3, r7
 8004308:	2202      	movs	r2, #2
 800430a:	701a      	strb	r2, [r3, #0]
 800430c:	e0ad      	b.n	800446a <UART_SetConfig+0x22a>
 800430e:	231b      	movs	r3, #27
 8004310:	2218      	movs	r2, #24
 8004312:	189b      	adds	r3, r3, r2
 8004314:	19db      	adds	r3, r3, r7
 8004316:	2204      	movs	r2, #4
 8004318:	701a      	strb	r2, [r3, #0]
 800431a:	e0a6      	b.n	800446a <UART_SetConfig+0x22a>
 800431c:	231b      	movs	r3, #27
 800431e:	2218      	movs	r2, #24
 8004320:	189b      	adds	r3, r3, r2
 8004322:	19db      	adds	r3, r3, r7
 8004324:	2208      	movs	r2, #8
 8004326:	701a      	strb	r2, [r3, #0]
 8004328:	e09f      	b.n	800446a <UART_SetConfig+0x22a>
 800432a:	231b      	movs	r3, #27
 800432c:	2218      	movs	r2, #24
 800432e:	189b      	adds	r3, r3, r2
 8004330:	19db      	adds	r3, r3, r7
 8004332:	2210      	movs	r2, #16
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	e098      	b.n	800446a <UART_SetConfig+0x22a>
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a96      	ldr	r2, [pc, #600]	; (8004598 <UART_SetConfig+0x358>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d131      	bne.n	80043a6 <UART_SetConfig+0x166>
 8004342:	4b94      	ldr	r3, [pc, #592]	; (8004594 <UART_SetConfig+0x354>)
 8004344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004346:	220c      	movs	r2, #12
 8004348:	4013      	ands	r3, r2
 800434a:	2b0c      	cmp	r3, #12
 800434c:	d01d      	beq.n	800438a <UART_SetConfig+0x14a>
 800434e:	d823      	bhi.n	8004398 <UART_SetConfig+0x158>
 8004350:	2b08      	cmp	r3, #8
 8004352:	d00c      	beq.n	800436e <UART_SetConfig+0x12e>
 8004354:	d820      	bhi.n	8004398 <UART_SetConfig+0x158>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <UART_SetConfig+0x120>
 800435a:	2b04      	cmp	r3, #4
 800435c:	d00e      	beq.n	800437c <UART_SetConfig+0x13c>
 800435e:	e01b      	b.n	8004398 <UART_SetConfig+0x158>
 8004360:	231b      	movs	r3, #27
 8004362:	2218      	movs	r2, #24
 8004364:	189b      	adds	r3, r3, r2
 8004366:	19db      	adds	r3, r3, r7
 8004368:	2200      	movs	r2, #0
 800436a:	701a      	strb	r2, [r3, #0]
 800436c:	e07d      	b.n	800446a <UART_SetConfig+0x22a>
 800436e:	231b      	movs	r3, #27
 8004370:	2218      	movs	r2, #24
 8004372:	189b      	adds	r3, r3, r2
 8004374:	19db      	adds	r3, r3, r7
 8004376:	2202      	movs	r2, #2
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	e076      	b.n	800446a <UART_SetConfig+0x22a>
 800437c:	231b      	movs	r3, #27
 800437e:	2218      	movs	r2, #24
 8004380:	189b      	adds	r3, r3, r2
 8004382:	19db      	adds	r3, r3, r7
 8004384:	2204      	movs	r2, #4
 8004386:	701a      	strb	r2, [r3, #0]
 8004388:	e06f      	b.n	800446a <UART_SetConfig+0x22a>
 800438a:	231b      	movs	r3, #27
 800438c:	2218      	movs	r2, #24
 800438e:	189b      	adds	r3, r3, r2
 8004390:	19db      	adds	r3, r3, r7
 8004392:	2208      	movs	r2, #8
 8004394:	701a      	strb	r2, [r3, #0]
 8004396:	e068      	b.n	800446a <UART_SetConfig+0x22a>
 8004398:	231b      	movs	r3, #27
 800439a:	2218      	movs	r2, #24
 800439c:	189b      	adds	r3, r3, r2
 800439e:	19db      	adds	r3, r3, r7
 80043a0:	2210      	movs	r2, #16
 80043a2:	701a      	strb	r2, [r3, #0]
 80043a4:	e061      	b.n	800446a <UART_SetConfig+0x22a>
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a7c      	ldr	r2, [pc, #496]	; (800459c <UART_SetConfig+0x35c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d106      	bne.n	80043be <UART_SetConfig+0x17e>
 80043b0:	231b      	movs	r3, #27
 80043b2:	2218      	movs	r2, #24
 80043b4:	189b      	adds	r3, r3, r2
 80043b6:	19db      	adds	r3, r3, r7
 80043b8:	2200      	movs	r2, #0
 80043ba:	701a      	strb	r2, [r3, #0]
 80043bc:	e055      	b.n	800446a <UART_SetConfig+0x22a>
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a77      	ldr	r2, [pc, #476]	; (80045a0 <UART_SetConfig+0x360>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d106      	bne.n	80043d6 <UART_SetConfig+0x196>
 80043c8:	231b      	movs	r3, #27
 80043ca:	2218      	movs	r2, #24
 80043cc:	189b      	adds	r3, r3, r2
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]
 80043d4:	e049      	b.n	800446a <UART_SetConfig+0x22a>
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a6b      	ldr	r2, [pc, #428]	; (8004588 <UART_SetConfig+0x348>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d13e      	bne.n	800445e <UART_SetConfig+0x21e>
 80043e0:	4b6c      	ldr	r3, [pc, #432]	; (8004594 <UART_SetConfig+0x354>)
 80043e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043e4:	23c0      	movs	r3, #192	; 0xc0
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	4013      	ands	r3, r2
 80043ea:	22c0      	movs	r2, #192	; 0xc0
 80043ec:	0112      	lsls	r2, r2, #4
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d027      	beq.n	8004442 <UART_SetConfig+0x202>
 80043f2:	22c0      	movs	r2, #192	; 0xc0
 80043f4:	0112      	lsls	r2, r2, #4
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d82a      	bhi.n	8004450 <UART_SetConfig+0x210>
 80043fa:	2280      	movs	r2, #128	; 0x80
 80043fc:	0112      	lsls	r2, r2, #4
 80043fe:	4293      	cmp	r3, r2
 8004400:	d011      	beq.n	8004426 <UART_SetConfig+0x1e6>
 8004402:	2280      	movs	r2, #128	; 0x80
 8004404:	0112      	lsls	r2, r2, #4
 8004406:	4293      	cmp	r3, r2
 8004408:	d822      	bhi.n	8004450 <UART_SetConfig+0x210>
 800440a:	2b00      	cmp	r3, #0
 800440c:	d004      	beq.n	8004418 <UART_SetConfig+0x1d8>
 800440e:	2280      	movs	r2, #128	; 0x80
 8004410:	00d2      	lsls	r2, r2, #3
 8004412:	4293      	cmp	r3, r2
 8004414:	d00e      	beq.n	8004434 <UART_SetConfig+0x1f4>
 8004416:	e01b      	b.n	8004450 <UART_SetConfig+0x210>
 8004418:	231b      	movs	r3, #27
 800441a:	2218      	movs	r2, #24
 800441c:	189b      	adds	r3, r3, r2
 800441e:	19db      	adds	r3, r3, r7
 8004420:	2200      	movs	r2, #0
 8004422:	701a      	strb	r2, [r3, #0]
 8004424:	e021      	b.n	800446a <UART_SetConfig+0x22a>
 8004426:	231b      	movs	r3, #27
 8004428:	2218      	movs	r2, #24
 800442a:	189b      	adds	r3, r3, r2
 800442c:	19db      	adds	r3, r3, r7
 800442e:	2202      	movs	r2, #2
 8004430:	701a      	strb	r2, [r3, #0]
 8004432:	e01a      	b.n	800446a <UART_SetConfig+0x22a>
 8004434:	231b      	movs	r3, #27
 8004436:	2218      	movs	r2, #24
 8004438:	189b      	adds	r3, r3, r2
 800443a:	19db      	adds	r3, r3, r7
 800443c:	2204      	movs	r2, #4
 800443e:	701a      	strb	r2, [r3, #0]
 8004440:	e013      	b.n	800446a <UART_SetConfig+0x22a>
 8004442:	231b      	movs	r3, #27
 8004444:	2218      	movs	r2, #24
 8004446:	189b      	adds	r3, r3, r2
 8004448:	19db      	adds	r3, r3, r7
 800444a:	2208      	movs	r2, #8
 800444c:	701a      	strb	r2, [r3, #0]
 800444e:	e00c      	b.n	800446a <UART_SetConfig+0x22a>
 8004450:	231b      	movs	r3, #27
 8004452:	2218      	movs	r2, #24
 8004454:	189b      	adds	r3, r3, r2
 8004456:	19db      	adds	r3, r3, r7
 8004458:	2210      	movs	r2, #16
 800445a:	701a      	strb	r2, [r3, #0]
 800445c:	e005      	b.n	800446a <UART_SetConfig+0x22a>
 800445e:	231b      	movs	r3, #27
 8004460:	2218      	movs	r2, #24
 8004462:	189b      	adds	r3, r3, r2
 8004464:	19db      	adds	r3, r3, r7
 8004466:	2210      	movs	r2, #16
 8004468:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a46      	ldr	r2, [pc, #280]	; (8004588 <UART_SetConfig+0x348>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d000      	beq.n	8004476 <UART_SetConfig+0x236>
 8004474:	e09a      	b.n	80045ac <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004476:	231b      	movs	r3, #27
 8004478:	2218      	movs	r2, #24
 800447a:	189b      	adds	r3, r3, r2
 800447c:	19db      	adds	r3, r3, r7
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d01d      	beq.n	80044c0 <UART_SetConfig+0x280>
 8004484:	dc20      	bgt.n	80044c8 <UART_SetConfig+0x288>
 8004486:	2b04      	cmp	r3, #4
 8004488:	d015      	beq.n	80044b6 <UART_SetConfig+0x276>
 800448a:	dc1d      	bgt.n	80044c8 <UART_SetConfig+0x288>
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <UART_SetConfig+0x256>
 8004490:	2b02      	cmp	r3, #2
 8004492:	d005      	beq.n	80044a0 <UART_SetConfig+0x260>
 8004494:	e018      	b.n	80044c8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004496:	f7fe fac3 	bl	8002a20 <HAL_RCC_GetPCLK1Freq>
 800449a:	0003      	movs	r3, r0
 800449c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800449e:	e01c      	b.n	80044da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044a0:	4b3c      	ldr	r3, [pc, #240]	; (8004594 <UART_SetConfig+0x354>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2210      	movs	r2, #16
 80044a6:	4013      	ands	r3, r2
 80044a8:	d002      	beq.n	80044b0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80044aa:	4b3e      	ldr	r3, [pc, #248]	; (80045a4 <UART_SetConfig+0x364>)
 80044ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80044ae:	e014      	b.n	80044da <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80044b0:	4b3d      	ldr	r3, [pc, #244]	; (80045a8 <UART_SetConfig+0x368>)
 80044b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044b4:	e011      	b.n	80044da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044b6:	f7fe fa03 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 80044ba:	0003      	movs	r3, r0
 80044bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044be:	e00c      	b.n	80044da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044c0:	2380      	movs	r3, #128	; 0x80
 80044c2:	021b      	lsls	r3, r3, #8
 80044c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044c6:	e008      	b.n	80044da <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80044c8:	2300      	movs	r3, #0
 80044ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80044cc:	231a      	movs	r3, #26
 80044ce:	2218      	movs	r2, #24
 80044d0:	189b      	adds	r3, r3, r2
 80044d2:	19db      	adds	r3, r3, r7
 80044d4:	2201      	movs	r2, #1
 80044d6:	701a      	strb	r2, [r3, #0]
        break;
 80044d8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80044da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d100      	bne.n	80044e2 <UART_SetConfig+0x2a2>
 80044e0:	e133      	b.n	800474a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	0013      	movs	r3, r2
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	189b      	adds	r3, r3, r2
 80044ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d305      	bcc.n	80044fe <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d906      	bls.n	800450c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80044fe:	231a      	movs	r3, #26
 8004500:	2218      	movs	r2, #24
 8004502:	189b      	adds	r3, r3, r2
 8004504:	19db      	adds	r3, r3, r7
 8004506:	2201      	movs	r2, #1
 8004508:	701a      	strb	r2, [r3, #0]
 800450a:	e11e      	b.n	800474a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800450c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450e:	613b      	str	r3, [r7, #16]
 8004510:	2300      	movs	r3, #0
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	6939      	ldr	r1, [r7, #16]
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	000b      	movs	r3, r1
 800451a:	0e1b      	lsrs	r3, r3, #24
 800451c:	0010      	movs	r0, r2
 800451e:	0205      	lsls	r5, r0, #8
 8004520:	431d      	orrs	r5, r3
 8004522:	000b      	movs	r3, r1
 8004524:	021c      	lsls	r4, r3, #8
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	085b      	lsrs	r3, r3, #1
 800452c:	60bb      	str	r3, [r7, #8]
 800452e:	2300      	movs	r3, #0
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	68b8      	ldr	r0, [r7, #8]
 8004534:	68f9      	ldr	r1, [r7, #12]
 8004536:	1900      	adds	r0, r0, r4
 8004538:	4169      	adcs	r1, r5
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	2300      	movs	r3, #0
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f7fb fe72 	bl	8000230 <__aeabi_uldivmod>
 800454c:	0002      	movs	r2, r0
 800454e:	000b      	movs	r3, r1
 8004550:	0013      	movs	r3, r2
 8004552:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004556:	23c0      	movs	r3, #192	; 0xc0
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	429a      	cmp	r2, r3
 800455c:	d309      	bcc.n	8004572 <UART_SetConfig+0x332>
 800455e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004560:	2380      	movs	r3, #128	; 0x80
 8004562:	035b      	lsls	r3, r3, #13
 8004564:	429a      	cmp	r2, r3
 8004566:	d204      	bcs.n	8004572 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800456e:	60da      	str	r2, [r3, #12]
 8004570:	e0eb      	b.n	800474a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8004572:	231a      	movs	r3, #26
 8004574:	2218      	movs	r2, #24
 8004576:	189b      	adds	r3, r3, r2
 8004578:	19db      	adds	r3, r3, r7
 800457a:	2201      	movs	r2, #1
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	e0e4      	b.n	800474a <UART_SetConfig+0x50a>
 8004580:	efff69f3 	.word	0xefff69f3
 8004584:	ffffcfff 	.word	0xffffcfff
 8004588:	40004800 	.word	0x40004800
 800458c:	fffff4ff 	.word	0xfffff4ff
 8004590:	40013800 	.word	0x40013800
 8004594:	40021000 	.word	0x40021000
 8004598:	40004400 	.word	0x40004400
 800459c:	40004c00 	.word	0x40004c00
 80045a0:	40005000 	.word	0x40005000
 80045a4:	003d0900 	.word	0x003d0900
 80045a8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	69da      	ldr	r2, [r3, #28]
 80045b0:	2380      	movs	r3, #128	; 0x80
 80045b2:	021b      	lsls	r3, r3, #8
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d000      	beq.n	80045ba <UART_SetConfig+0x37a>
 80045b8:	e070      	b.n	800469c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80045ba:	231b      	movs	r3, #27
 80045bc:	2218      	movs	r2, #24
 80045be:	189b      	adds	r3, r3, r2
 80045c0:	19db      	adds	r3, r3, r7
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d822      	bhi.n	800460e <UART_SetConfig+0x3ce>
 80045c8:	009a      	lsls	r2, r3, #2
 80045ca:	4b67      	ldr	r3, [pc, #412]	; (8004768 <UART_SetConfig+0x528>)
 80045cc:	18d3      	adds	r3, r2, r3
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045d2:	f7fe fa25 	bl	8002a20 <HAL_RCC_GetPCLK1Freq>
 80045d6:	0003      	movs	r3, r0
 80045d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045da:	e021      	b.n	8004620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045dc:	f7fe fa36 	bl	8002a4c <HAL_RCC_GetPCLK2Freq>
 80045e0:	0003      	movs	r3, r0
 80045e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045e4:	e01c      	b.n	8004620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045e6:	4b61      	ldr	r3, [pc, #388]	; (800476c <UART_SetConfig+0x52c>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2210      	movs	r2, #16
 80045ec:	4013      	ands	r3, r2
 80045ee:	d002      	beq.n	80045f6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80045f0:	4b5f      	ldr	r3, [pc, #380]	; (8004770 <UART_SetConfig+0x530>)
 80045f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80045f4:	e014      	b.n	8004620 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80045f6:	4b5f      	ldr	r3, [pc, #380]	; (8004774 <UART_SetConfig+0x534>)
 80045f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80045fa:	e011      	b.n	8004620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045fc:	f7fe f960 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 8004600:	0003      	movs	r3, r0
 8004602:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004604:	e00c      	b.n	8004620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004606:	2380      	movs	r3, #128	; 0x80
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800460c:	e008      	b.n	8004620 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004612:	231a      	movs	r3, #26
 8004614:	2218      	movs	r2, #24
 8004616:	189b      	adds	r3, r3, r2
 8004618:	19db      	adds	r3, r3, r7
 800461a:	2201      	movs	r2, #1
 800461c:	701a      	strb	r2, [r3, #0]
        break;
 800461e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004622:	2b00      	cmp	r3, #0
 8004624:	d100      	bne.n	8004628 <UART_SetConfig+0x3e8>
 8004626:	e090      	b.n	800474a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462a:	005a      	lsls	r2, r3, #1
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	085b      	lsrs	r3, r3, #1
 8004632:	18d2      	adds	r2, r2, r3
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	0019      	movs	r1, r3
 800463a:	0010      	movs	r0, r2
 800463c:	f7fb fd6c 	bl	8000118 <__udivsi3>
 8004640:	0003      	movs	r3, r0
 8004642:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004646:	2b0f      	cmp	r3, #15
 8004648:	d921      	bls.n	800468e <UART_SetConfig+0x44e>
 800464a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800464c:	2380      	movs	r3, #128	; 0x80
 800464e:	025b      	lsls	r3, r3, #9
 8004650:	429a      	cmp	r2, r3
 8004652:	d21c      	bcs.n	800468e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004656:	b29a      	uxth	r2, r3
 8004658:	200e      	movs	r0, #14
 800465a:	2418      	movs	r4, #24
 800465c:	1903      	adds	r3, r0, r4
 800465e:	19db      	adds	r3, r3, r7
 8004660:	210f      	movs	r1, #15
 8004662:	438a      	bics	r2, r1
 8004664:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	b29b      	uxth	r3, r3
 800466c:	2207      	movs	r2, #7
 800466e:	4013      	ands	r3, r2
 8004670:	b299      	uxth	r1, r3
 8004672:	1903      	adds	r3, r0, r4
 8004674:	19db      	adds	r3, r3, r7
 8004676:	1902      	adds	r2, r0, r4
 8004678:	19d2      	adds	r2, r2, r7
 800467a:	8812      	ldrh	r2, [r2, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	1902      	adds	r2, r0, r4
 8004686:	19d2      	adds	r2, r2, r7
 8004688:	8812      	ldrh	r2, [r2, #0]
 800468a:	60da      	str	r2, [r3, #12]
 800468c:	e05d      	b.n	800474a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800468e:	231a      	movs	r3, #26
 8004690:	2218      	movs	r2, #24
 8004692:	189b      	adds	r3, r3, r2
 8004694:	19db      	adds	r3, r3, r7
 8004696:	2201      	movs	r2, #1
 8004698:	701a      	strb	r2, [r3, #0]
 800469a:	e056      	b.n	800474a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800469c:	231b      	movs	r3, #27
 800469e:	2218      	movs	r2, #24
 80046a0:	189b      	adds	r3, r3, r2
 80046a2:	19db      	adds	r3, r3, r7
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d822      	bhi.n	80046f0 <UART_SetConfig+0x4b0>
 80046aa:	009a      	lsls	r2, r3, #2
 80046ac:	4b32      	ldr	r3, [pc, #200]	; (8004778 <UART_SetConfig+0x538>)
 80046ae:	18d3      	adds	r3, r2, r3
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046b4:	f7fe f9b4 	bl	8002a20 <HAL_RCC_GetPCLK1Freq>
 80046b8:	0003      	movs	r3, r0
 80046ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80046bc:	e021      	b.n	8004702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046be:	f7fe f9c5 	bl	8002a4c <HAL_RCC_GetPCLK2Freq>
 80046c2:	0003      	movs	r3, r0
 80046c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80046c6:	e01c      	b.n	8004702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046c8:	4b28      	ldr	r3, [pc, #160]	; (800476c <UART_SetConfig+0x52c>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2210      	movs	r2, #16
 80046ce:	4013      	ands	r3, r2
 80046d0:	d002      	beq.n	80046d8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80046d2:	4b27      	ldr	r3, [pc, #156]	; (8004770 <UART_SetConfig+0x530>)
 80046d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80046d6:	e014      	b.n	8004702 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80046d8:	4b26      	ldr	r3, [pc, #152]	; (8004774 <UART_SetConfig+0x534>)
 80046da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80046dc:	e011      	b.n	8004702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046de:	f7fe f8ef 	bl	80028c0 <HAL_RCC_GetSysClockFreq>
 80046e2:	0003      	movs	r3, r0
 80046e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80046e6:	e00c      	b.n	8004702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80046ee:	e008      	b.n	8004702 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80046f4:	231a      	movs	r3, #26
 80046f6:	2218      	movs	r2, #24
 80046f8:	189b      	adds	r3, r3, r2
 80046fa:	19db      	adds	r3, r3, r7
 80046fc:	2201      	movs	r2, #1
 80046fe:	701a      	strb	r2, [r3, #0]
        break;
 8004700:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004704:	2b00      	cmp	r3, #0
 8004706:	d020      	beq.n	800474a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	085a      	lsrs	r2, r3, #1
 800470e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004710:	18d2      	adds	r2, r2, r3
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	0019      	movs	r1, r3
 8004718:	0010      	movs	r0, r2
 800471a:	f7fb fcfd 	bl	8000118 <__udivsi3>
 800471e:	0003      	movs	r3, r0
 8004720:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004724:	2b0f      	cmp	r3, #15
 8004726:	d90a      	bls.n	800473e <UART_SetConfig+0x4fe>
 8004728:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800472a:	2380      	movs	r3, #128	; 0x80
 800472c:	025b      	lsls	r3, r3, #9
 800472e:	429a      	cmp	r2, r3
 8004730:	d205      	bcs.n	800473e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004734:	b29a      	uxth	r2, r3
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	60da      	str	r2, [r3, #12]
 800473c:	e005      	b.n	800474a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800473e:	231a      	movs	r3, #26
 8004740:	2218      	movs	r2, #24
 8004742:	189b      	adds	r3, r3, r2
 8004744:	19db      	adds	r3, r3, r7
 8004746:	2201      	movs	r2, #1
 8004748:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	2200      	movs	r2, #0
 800474e:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	2200      	movs	r2, #0
 8004754:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004756:	231a      	movs	r3, #26
 8004758:	2218      	movs	r2, #24
 800475a:	189b      	adds	r3, r3, r2
 800475c:	19db      	adds	r3, r3, r7
 800475e:	781b      	ldrb	r3, [r3, #0]
}
 8004760:	0018      	movs	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	b00e      	add	sp, #56	; 0x38
 8004766:	bdb0      	pop	{r4, r5, r7, pc}
 8004768:	080057e4 	.word	0x080057e4
 800476c:	40021000 	.word	0x40021000
 8004770:	003d0900 	.word	0x003d0900
 8004774:	00f42400 	.word	0x00f42400
 8004778:	08005808 	.word	0x08005808

0800477c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004788:	2201      	movs	r2, #1
 800478a:	4013      	ands	r3, r2
 800478c:	d00b      	beq.n	80047a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	4a4a      	ldr	r2, [pc, #296]	; (80048c0 <UART_AdvFeatureConfig+0x144>)
 8004796:	4013      	ands	r3, r2
 8004798:	0019      	movs	r1, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	2202      	movs	r2, #2
 80047ac:	4013      	ands	r3, r2
 80047ae:	d00b      	beq.n	80047c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	4a43      	ldr	r2, [pc, #268]	; (80048c4 <UART_AdvFeatureConfig+0x148>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	0019      	movs	r1, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047cc:	2204      	movs	r2, #4
 80047ce:	4013      	ands	r3, r2
 80047d0:	d00b      	beq.n	80047ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	4a3b      	ldr	r2, [pc, #236]	; (80048c8 <UART_AdvFeatureConfig+0x14c>)
 80047da:	4013      	ands	r3, r2
 80047dc:	0019      	movs	r1, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ee:	2208      	movs	r2, #8
 80047f0:	4013      	ands	r3, r2
 80047f2:	d00b      	beq.n	800480c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	4a34      	ldr	r2, [pc, #208]	; (80048cc <UART_AdvFeatureConfig+0x150>)
 80047fc:	4013      	ands	r3, r2
 80047fe:	0019      	movs	r1, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	2210      	movs	r2, #16
 8004812:	4013      	ands	r3, r2
 8004814:	d00b      	beq.n	800482e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4a2c      	ldr	r2, [pc, #176]	; (80048d0 <UART_AdvFeatureConfig+0x154>)
 800481e:	4013      	ands	r3, r2
 8004820:	0019      	movs	r1, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	2220      	movs	r2, #32
 8004834:	4013      	ands	r3, r2
 8004836:	d00b      	beq.n	8004850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	4a25      	ldr	r2, [pc, #148]	; (80048d4 <UART_AdvFeatureConfig+0x158>)
 8004840:	4013      	ands	r3, r2
 8004842:	0019      	movs	r1, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004854:	2240      	movs	r2, #64	; 0x40
 8004856:	4013      	ands	r3, r2
 8004858:	d01d      	beq.n	8004896 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	4a1d      	ldr	r2, [pc, #116]	; (80048d8 <UART_AdvFeatureConfig+0x15c>)
 8004862:	4013      	ands	r3, r2
 8004864:	0019      	movs	r1, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004876:	2380      	movs	r3, #128	; 0x80
 8004878:	035b      	lsls	r3, r3, #13
 800487a:	429a      	cmp	r2, r3
 800487c:	d10b      	bne.n	8004896 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	4a15      	ldr	r2, [pc, #84]	; (80048dc <UART_AdvFeatureConfig+0x160>)
 8004886:	4013      	ands	r3, r2
 8004888:	0019      	movs	r1, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	2280      	movs	r2, #128	; 0x80
 800489c:	4013      	ands	r3, r2
 800489e:	d00b      	beq.n	80048b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	4a0e      	ldr	r2, [pc, #56]	; (80048e0 <UART_AdvFeatureConfig+0x164>)
 80048a8:	4013      	ands	r3, r2
 80048aa:	0019      	movs	r1, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	605a      	str	r2, [r3, #4]
  }
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	46bd      	mov	sp, r7
 80048bc:	b002      	add	sp, #8
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	fffdffff 	.word	0xfffdffff
 80048c4:	fffeffff 	.word	0xfffeffff
 80048c8:	fffbffff 	.word	0xfffbffff
 80048cc:	ffff7fff 	.word	0xffff7fff
 80048d0:	ffffefff 	.word	0xffffefff
 80048d4:	ffffdfff 	.word	0xffffdfff
 80048d8:	ffefffff 	.word	0xffefffff
 80048dc:	ff9fffff 	.word	0xff9fffff
 80048e0:	fff7ffff 	.word	0xfff7ffff

080048e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b092      	sub	sp, #72	; 0x48
 80048e8:	af02      	add	r7, sp, #8
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2284      	movs	r2, #132	; 0x84
 80048f0:	2100      	movs	r1, #0
 80048f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048f4:	f7fd f804 	bl	8001900 <HAL_GetTick>
 80048f8:	0003      	movs	r3, r0
 80048fa:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2208      	movs	r2, #8
 8004904:	4013      	ands	r3, r2
 8004906:	2b08      	cmp	r3, #8
 8004908:	d12c      	bne.n	8004964 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800490a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800490c:	2280      	movs	r2, #128	; 0x80
 800490e:	0391      	lsls	r1, r2, #14
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	4a46      	ldr	r2, [pc, #280]	; (8004a2c <UART_CheckIdleState+0x148>)
 8004914:	9200      	str	r2, [sp, #0]
 8004916:	2200      	movs	r2, #0
 8004918:	f000 f88c 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 800491c:	1e03      	subs	r3, r0, #0
 800491e:	d021      	beq.n	8004964 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004920:	f3ef 8310 	mrs	r3, PRIMASK
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004928:	63bb      	str	r3, [r7, #56]	; 0x38
 800492a:	2301      	movs	r3, #1
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	f383 8810 	msr	PRIMASK, r3
}
 8004934:	46c0      	nop			; (mov r8, r8)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2180      	movs	r1, #128	; 0x80
 8004942:	438a      	bics	r2, r1
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004948:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494c:	f383 8810 	msr	PRIMASK, r3
}
 8004950:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2220      	movs	r2, #32
 8004956:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2278      	movs	r2, #120	; 0x78
 800495c:	2100      	movs	r1, #0
 800495e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e05f      	b.n	8004a24 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2204      	movs	r2, #4
 800496c:	4013      	ands	r3, r2
 800496e:	2b04      	cmp	r3, #4
 8004970:	d146      	bne.n	8004a00 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004974:	2280      	movs	r2, #128	; 0x80
 8004976:	03d1      	lsls	r1, r2, #15
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	4a2c      	ldr	r2, [pc, #176]	; (8004a2c <UART_CheckIdleState+0x148>)
 800497c:	9200      	str	r2, [sp, #0]
 800497e:	2200      	movs	r2, #0
 8004980:	f000 f858 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 8004984:	1e03      	subs	r3, r0, #0
 8004986:	d03b      	beq.n	8004a00 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004988:	f3ef 8310 	mrs	r3, PRIMASK
 800498c:	60fb      	str	r3, [r7, #12]
  return(result);
 800498e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004990:	637b      	str	r3, [r7, #52]	; 0x34
 8004992:	2301      	movs	r3, #1
 8004994:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f383 8810 	msr	PRIMASK, r3
}
 800499c:	46c0      	nop			; (mov r8, r8)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4921      	ldr	r1, [pc, #132]	; (8004a30 <UART_CheckIdleState+0x14c>)
 80049aa:	400a      	ands	r2, r1
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f383 8810 	msr	PRIMASK, r3
}
 80049b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ba:	f3ef 8310 	mrs	r3, PRIMASK
 80049be:	61bb      	str	r3, [r7, #24]
  return(result);
 80049c0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049c2:	633b      	str	r3, [r7, #48]	; 0x30
 80049c4:	2301      	movs	r3, #1
 80049c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f383 8810 	msr	PRIMASK, r3
}
 80049ce:	46c0      	nop			; (mov r8, r8)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2101      	movs	r1, #1
 80049dc:	438a      	bics	r2, r1
 80049de:	609a      	str	r2, [r3, #8]
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e4:	6a3b      	ldr	r3, [r7, #32]
 80049e6:	f383 8810 	msr	PRIMASK, r3
}
 80049ea:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2280      	movs	r2, #128	; 0x80
 80049f0:	2120      	movs	r1, #32
 80049f2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2278      	movs	r2, #120	; 0x78
 80049f8:	2100      	movs	r1, #0
 80049fa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e011      	b.n	8004a24 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2280      	movs	r2, #128	; 0x80
 8004a0a:	2120      	movs	r1, #32
 8004a0c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2278      	movs	r2, #120	; 0x78
 8004a1e:	2100      	movs	r1, #0
 8004a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	0018      	movs	r0, r3
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b010      	add	sp, #64	; 0x40
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	01ffffff 	.word	0x01ffffff
 8004a30:	fffffedf 	.word	0xfffffedf

08004a34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	1dfb      	adds	r3, r7, #7
 8004a42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a44:	e04b      	b.n	8004ade <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	d048      	beq.n	8004ade <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a4c:	f7fc ff58 	bl	8001900 <HAL_GetTick>
 8004a50:	0002      	movs	r2, r0
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d302      	bcc.n	8004a62 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e04b      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2204      	movs	r2, #4
 8004a6e:	4013      	ands	r3, r2
 8004a70:	d035      	beq.n	8004ade <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	2208      	movs	r2, #8
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	d111      	bne.n	8004aa4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2208      	movs	r2, #8
 8004a86:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	0018      	movs	r0, r3
 8004a8c:	f000 f83c 	bl	8004b08 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2284      	movs	r2, #132	; 0x84
 8004a94:	2108      	movs	r1, #8
 8004a96:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2278      	movs	r2, #120	; 0x78
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e02c      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	69da      	ldr	r2, [r3, #28]
 8004aaa:	2380      	movs	r3, #128	; 0x80
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	401a      	ands	r2, r3
 8004ab0:	2380      	movs	r3, #128	; 0x80
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d112      	bne.n	8004ade <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2280      	movs	r2, #128	; 0x80
 8004abe:	0112      	lsls	r2, r2, #4
 8004ac0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f000 f81f 	bl	8004b08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2284      	movs	r2, #132	; 0x84
 8004ace:	2120      	movs	r1, #32
 8004ad0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2278      	movs	r2, #120	; 0x78
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e00f      	b.n	8004afe <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	69db      	ldr	r3, [r3, #28]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	425a      	negs	r2, r3
 8004aee:	4153      	adcs	r3, r2
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	001a      	movs	r2, r3
 8004af4:	1dfb      	adds	r3, r7, #7
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d0a4      	beq.n	8004a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	0018      	movs	r0, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b004      	add	sp, #16
 8004b04:	bd80      	pop	{r7, pc}
	...

08004b08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b08e      	sub	sp, #56	; 0x38
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b10:	f3ef 8310 	mrs	r3, PRIMASK
 8004b14:	617b      	str	r3, [r7, #20]
  return(result);
 8004b16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b18:	637b      	str	r3, [r7, #52]	; 0x34
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	f383 8810 	msr	PRIMASK, r3
}
 8004b24:	46c0      	nop			; (mov r8, r8)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4926      	ldr	r1, [pc, #152]	; (8004bcc <UART_EndRxTransfer+0xc4>)
 8004b32:	400a      	ands	r2, r1
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	f383 8810 	msr	PRIMASK, r3
}
 8004b40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b42:	f3ef 8310 	mrs	r3, PRIMASK
 8004b46:	623b      	str	r3, [r7, #32]
  return(result);
 8004b48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b4a:	633b      	str	r3, [r7, #48]	; 0x30
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	f383 8810 	msr	PRIMASK, r3
}
 8004b56:	46c0      	nop			; (mov r8, r8)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2101      	movs	r1, #1
 8004b64:	438a      	bics	r2, r1
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6e:	f383 8810 	msr	PRIMASK, r3
}
 8004b72:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d118      	bne.n	8004bae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b80:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b86:	2301      	movs	r3, #1
 8004b88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f383 8810 	msr	PRIMASK, r3
}
 8004b90:	46c0      	nop			; (mov r8, r8)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2110      	movs	r1, #16
 8004b9e:	438a      	bics	r2, r1
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f383 8810 	msr	PRIMASK, r3
}
 8004bac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2280      	movs	r2, #128	; 0x80
 8004bb2:	2120      	movs	r1, #32
 8004bb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004bc2:	46c0      	nop			; (mov r8, r8)
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	b00e      	add	sp, #56	; 0x38
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	46c0      	nop			; (mov r8, r8)
 8004bcc:	fffffedf 	.word	0xfffffedf

08004bd0 <findslot>:
 8004bd0:	4b0a      	ldr	r3, [pc, #40]	; (8004bfc <findslot+0x2c>)
 8004bd2:	b510      	push	{r4, lr}
 8004bd4:	0004      	movs	r4, r0
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	d004      	beq.n	8004be6 <findslot+0x16>
 8004bdc:	6a03      	ldr	r3, [r0, #32]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <findslot+0x16>
 8004be2:	f000 fbb1 	bl	8005348 <__sinit>
 8004be6:	2000      	movs	r0, #0
 8004be8:	2c13      	cmp	r4, #19
 8004bea:	d805      	bhi.n	8004bf8 <findslot+0x28>
 8004bec:	4b04      	ldr	r3, [pc, #16]	; (8004c00 <findslot+0x30>)
 8004bee:	00e4      	lsls	r4, r4, #3
 8004bf0:	58e2      	ldr	r2, [r4, r3]
 8004bf2:	3201      	adds	r2, #1
 8004bf4:	d000      	beq.n	8004bf8 <findslot+0x28>
 8004bf6:	18e0      	adds	r0, r4, r3
 8004bf8:	bd10      	pop	{r4, pc}
 8004bfa:	46c0      	nop			; (mov r8, r8)
 8004bfc:	2000006c 	.word	0x2000006c
 8004c00:	200001e8 	.word	0x200001e8

08004c04 <error>:
 8004c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c06:	0004      	movs	r4, r0
 8004c08:	f000 fc86 	bl	8005518 <__errno>
 8004c0c:	2613      	movs	r6, #19
 8004c0e:	0005      	movs	r5, r0
 8004c10:	2700      	movs	r7, #0
 8004c12:	1c30      	adds	r0, r6, #0
 8004c14:	1c39      	adds	r1, r7, #0
 8004c16:	beab      	bkpt	0x00ab
 8004c18:	1c06      	adds	r6, r0, #0
 8004c1a:	602e      	str	r6, [r5, #0]
 8004c1c:	0020      	movs	r0, r4
 8004c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c20 <checkerror>:
 8004c20:	b510      	push	{r4, lr}
 8004c22:	1c43      	adds	r3, r0, #1
 8004c24:	d101      	bne.n	8004c2a <checkerror+0xa>
 8004c26:	f7ff ffed 	bl	8004c04 <error>
 8004c2a:	bd10      	pop	{r4, pc}

08004c2c <_swiread>:
 8004c2c:	b530      	push	{r4, r5, lr}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	ad01      	add	r5, sp, #4
 8004c32:	9001      	str	r0, [sp, #4]
 8004c34:	9102      	str	r1, [sp, #8]
 8004c36:	9203      	str	r2, [sp, #12]
 8004c38:	2406      	movs	r4, #6
 8004c3a:	1c20      	adds	r0, r4, #0
 8004c3c:	1c29      	adds	r1, r5, #0
 8004c3e:	beab      	bkpt	0x00ab
 8004c40:	1c04      	adds	r4, r0, #0
 8004c42:	0020      	movs	r0, r4
 8004c44:	f7ff ffec 	bl	8004c20 <checkerror>
 8004c48:	b005      	add	sp, #20
 8004c4a:	bd30      	pop	{r4, r5, pc}

08004c4c <_read>:
 8004c4c:	b570      	push	{r4, r5, r6, lr}
 8004c4e:	000e      	movs	r6, r1
 8004c50:	0015      	movs	r5, r2
 8004c52:	f7ff ffbd 	bl	8004bd0 <findslot>
 8004c56:	1e04      	subs	r4, r0, #0
 8004c58:	d106      	bne.n	8004c68 <_read+0x1c>
 8004c5a:	f000 fc5d 	bl	8005518 <__errno>
 8004c5e:	2309      	movs	r3, #9
 8004c60:	6003      	str	r3, [r0, #0]
 8004c62:	2001      	movs	r0, #1
 8004c64:	4240      	negs	r0, r0
 8004c66:	bd70      	pop	{r4, r5, r6, pc}
 8004c68:	002a      	movs	r2, r5
 8004c6a:	0031      	movs	r1, r6
 8004c6c:	6800      	ldr	r0, [r0, #0]
 8004c6e:	f7ff ffdd 	bl	8004c2c <_swiread>
 8004c72:	1c43      	adds	r3, r0, #1
 8004c74:	d0f7      	beq.n	8004c66 <_read+0x1a>
 8004c76:	6863      	ldr	r3, [r4, #4]
 8004c78:	1a28      	subs	r0, r5, r0
 8004c7a:	181b      	adds	r3, r3, r0
 8004c7c:	6063      	str	r3, [r4, #4]
 8004c7e:	e7f2      	b.n	8004c66 <_read+0x1a>

08004c80 <_swilseek>:
 8004c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c82:	000c      	movs	r4, r1
 8004c84:	0016      	movs	r6, r2
 8004c86:	f7ff ffa3 	bl	8004bd0 <findslot>
 8004c8a:	1e05      	subs	r5, r0, #0
 8004c8c:	d107      	bne.n	8004c9e <_swilseek+0x1e>
 8004c8e:	f000 fc43 	bl	8005518 <__errno>
 8004c92:	2309      	movs	r3, #9
 8004c94:	6003      	str	r3, [r0, #0]
 8004c96:	2401      	movs	r4, #1
 8004c98:	4264      	negs	r4, r4
 8004c9a:	0020      	movs	r0, r4
 8004c9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c9e:	2e02      	cmp	r6, #2
 8004ca0:	d903      	bls.n	8004caa <_swilseek+0x2a>
 8004ca2:	f000 fc39 	bl	8005518 <__errno>
 8004ca6:	2316      	movs	r3, #22
 8004ca8:	e7f4      	b.n	8004c94 <_swilseek+0x14>
 8004caa:	2e01      	cmp	r6, #1
 8004cac:	d112      	bne.n	8004cd4 <_swilseek+0x54>
 8004cae:	6843      	ldr	r3, [r0, #4]
 8004cb0:	18e4      	adds	r4, r4, r3
 8004cb2:	d4f6      	bmi.n	8004ca2 <_swilseek+0x22>
 8004cb4:	466f      	mov	r7, sp
 8004cb6:	682b      	ldr	r3, [r5, #0]
 8004cb8:	260a      	movs	r6, #10
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	607c      	str	r4, [r7, #4]
 8004cbe:	1c30      	adds	r0, r6, #0
 8004cc0:	1c39      	adds	r1, r7, #0
 8004cc2:	beab      	bkpt	0x00ab
 8004cc4:	1c06      	adds	r6, r0, #0
 8004cc6:	0030      	movs	r0, r6
 8004cc8:	f7ff ffaa 	bl	8004c20 <checkerror>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	dbe2      	blt.n	8004c96 <_swilseek+0x16>
 8004cd0:	606c      	str	r4, [r5, #4]
 8004cd2:	e7e2      	b.n	8004c9a <_swilseek+0x1a>
 8004cd4:	6803      	ldr	r3, [r0, #0]
 8004cd6:	2e02      	cmp	r6, #2
 8004cd8:	d1ec      	bne.n	8004cb4 <_swilseek+0x34>
 8004cda:	466f      	mov	r7, sp
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	360a      	adds	r6, #10
 8004ce0:	1c30      	adds	r0, r6, #0
 8004ce2:	1c39      	adds	r1, r7, #0
 8004ce4:	beab      	bkpt	0x00ab
 8004ce6:	1c06      	adds	r6, r0, #0
 8004ce8:	0030      	movs	r0, r6
 8004cea:	f7ff ff99 	bl	8004c20 <checkerror>
 8004cee:	1824      	adds	r4, r4, r0
 8004cf0:	3001      	adds	r0, #1
 8004cf2:	d1df      	bne.n	8004cb4 <_swilseek+0x34>
 8004cf4:	e7cf      	b.n	8004c96 <_swilseek+0x16>

08004cf6 <_lseek>:
 8004cf6:	b510      	push	{r4, lr}
 8004cf8:	f7ff ffc2 	bl	8004c80 <_swilseek>
 8004cfc:	bd10      	pop	{r4, pc}

08004cfe <_swiwrite>:
 8004cfe:	b530      	push	{r4, r5, lr}
 8004d00:	b085      	sub	sp, #20
 8004d02:	ad01      	add	r5, sp, #4
 8004d04:	9001      	str	r0, [sp, #4]
 8004d06:	9102      	str	r1, [sp, #8]
 8004d08:	9203      	str	r2, [sp, #12]
 8004d0a:	2405      	movs	r4, #5
 8004d0c:	1c20      	adds	r0, r4, #0
 8004d0e:	1c29      	adds	r1, r5, #0
 8004d10:	beab      	bkpt	0x00ab
 8004d12:	1c04      	adds	r4, r0, #0
 8004d14:	0020      	movs	r0, r4
 8004d16:	f7ff ff83 	bl	8004c20 <checkerror>
 8004d1a:	b005      	add	sp, #20
 8004d1c:	bd30      	pop	{r4, r5, pc}

08004d1e <_write>:
 8004d1e:	b570      	push	{r4, r5, r6, lr}
 8004d20:	000e      	movs	r6, r1
 8004d22:	0015      	movs	r5, r2
 8004d24:	f7ff ff54 	bl	8004bd0 <findslot>
 8004d28:	1e04      	subs	r4, r0, #0
 8004d2a:	d106      	bne.n	8004d3a <_write+0x1c>
 8004d2c:	f000 fbf4 	bl	8005518 <__errno>
 8004d30:	2309      	movs	r3, #9
 8004d32:	6003      	str	r3, [r0, #0]
 8004d34:	2001      	movs	r0, #1
 8004d36:	4240      	negs	r0, r0
 8004d38:	e00f      	b.n	8004d5a <_write+0x3c>
 8004d3a:	002a      	movs	r2, r5
 8004d3c:	0031      	movs	r1, r6
 8004d3e:	6800      	ldr	r0, [r0, #0]
 8004d40:	f7ff ffdd 	bl	8004cfe <_swiwrite>
 8004d44:	1e03      	subs	r3, r0, #0
 8004d46:	dbf5      	blt.n	8004d34 <_write+0x16>
 8004d48:	6862      	ldr	r2, [r4, #4]
 8004d4a:	1a28      	subs	r0, r5, r0
 8004d4c:	1812      	adds	r2, r2, r0
 8004d4e:	6062      	str	r2, [r4, #4]
 8004d50:	42ab      	cmp	r3, r5
 8004d52:	d102      	bne.n	8004d5a <_write+0x3c>
 8004d54:	2000      	movs	r0, #0
 8004d56:	f7ff ff55 	bl	8004c04 <error>
 8004d5a:	bd70      	pop	{r4, r5, r6, pc}

08004d5c <_swiclose>:
 8004d5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d5e:	2402      	movs	r4, #2
 8004d60:	9001      	str	r0, [sp, #4]
 8004d62:	ad01      	add	r5, sp, #4
 8004d64:	1c20      	adds	r0, r4, #0
 8004d66:	1c29      	adds	r1, r5, #0
 8004d68:	beab      	bkpt	0x00ab
 8004d6a:	1c04      	adds	r4, r0, #0
 8004d6c:	0020      	movs	r0, r4
 8004d6e:	f7ff ff57 	bl	8004c20 <checkerror>
 8004d72:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08004d74 <_close>:
 8004d74:	b570      	push	{r4, r5, r6, lr}
 8004d76:	0005      	movs	r5, r0
 8004d78:	f7ff ff2a 	bl	8004bd0 <findslot>
 8004d7c:	1e04      	subs	r4, r0, #0
 8004d7e:	d106      	bne.n	8004d8e <_close+0x1a>
 8004d80:	f000 fbca 	bl	8005518 <__errno>
 8004d84:	2309      	movs	r3, #9
 8004d86:	6003      	str	r3, [r0, #0]
 8004d88:	2001      	movs	r0, #1
 8004d8a:	4240      	negs	r0, r0
 8004d8c:	bd70      	pop	{r4, r5, r6, pc}
 8004d8e:	3d01      	subs	r5, #1
 8004d90:	2d01      	cmp	r5, #1
 8004d92:	d809      	bhi.n	8004da8 <_close+0x34>
 8004d94:	4b09      	ldr	r3, [pc, #36]	; (8004dbc <_close+0x48>)
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d104      	bne.n	8004da8 <_close+0x34>
 8004d9e:	2301      	movs	r3, #1
 8004da0:	425b      	negs	r3, r3
 8004da2:	6003      	str	r3, [r0, #0]
 8004da4:	2000      	movs	r0, #0
 8004da6:	e7f1      	b.n	8004d8c <_close+0x18>
 8004da8:	6820      	ldr	r0, [r4, #0]
 8004daa:	f7ff ffd7 	bl	8004d5c <_swiclose>
 8004dae:	2800      	cmp	r0, #0
 8004db0:	d1ec      	bne.n	8004d8c <_close+0x18>
 8004db2:	2301      	movs	r3, #1
 8004db4:	425b      	negs	r3, r3
 8004db6:	6023      	str	r3, [r4, #0]
 8004db8:	e7e8      	b.n	8004d8c <_close+0x18>
 8004dba:	46c0      	nop			; (mov r8, r8)
 8004dbc:	200001e8 	.word	0x200001e8

08004dc0 <_swistat>:
 8004dc0:	b570      	push	{r4, r5, r6, lr}
 8004dc2:	000c      	movs	r4, r1
 8004dc4:	f7ff ff04 	bl	8004bd0 <findslot>
 8004dc8:	1e05      	subs	r5, r0, #0
 8004dca:	d106      	bne.n	8004dda <_swistat+0x1a>
 8004dcc:	f000 fba4 	bl	8005518 <__errno>
 8004dd0:	2309      	movs	r3, #9
 8004dd2:	6003      	str	r3, [r0, #0]
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	4240      	negs	r0, r0
 8004dd8:	bd70      	pop	{r4, r5, r6, pc}
 8004dda:	2380      	movs	r3, #128	; 0x80
 8004ddc:	6862      	ldr	r2, [r4, #4]
 8004dde:	019b      	lsls	r3, r3, #6
 8004de0:	4313      	orrs	r3, r2
 8004de2:	6063      	str	r3, [r4, #4]
 8004de4:	2380      	movs	r3, #128	; 0x80
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	260c      	movs	r6, #12
 8004dea:	64a3      	str	r3, [r4, #72]	; 0x48
 8004dec:	1c30      	adds	r0, r6, #0
 8004dee:	1c29      	adds	r1, r5, #0
 8004df0:	beab      	bkpt	0x00ab
 8004df2:	1c05      	adds	r5, r0, #0
 8004df4:	0028      	movs	r0, r5
 8004df6:	f7ff ff13 	bl	8004c20 <checkerror>
 8004dfa:	1c43      	adds	r3, r0, #1
 8004dfc:	d0ec      	beq.n	8004dd8 <_swistat+0x18>
 8004dfe:	6120      	str	r0, [r4, #16]
 8004e00:	2000      	movs	r0, #0
 8004e02:	e7e9      	b.n	8004dd8 <_swistat+0x18>

08004e04 <_stat>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	000d      	movs	r5, r1
 8004e08:	0004      	movs	r4, r0
 8004e0a:	2258      	movs	r2, #88	; 0x58
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	0028      	movs	r0, r5
 8004e10:	f000 fb1a 	bl	8005448 <memset>
 8004e14:	0020      	movs	r0, r4
 8004e16:	2100      	movs	r1, #0
 8004e18:	f000 f812 	bl	8004e40 <_swiopen>
 8004e1c:	0004      	movs	r4, r0
 8004e1e:	1c43      	adds	r3, r0, #1
 8004e20:	d00c      	beq.n	8004e3c <_stat+0x38>
 8004e22:	2381      	movs	r3, #129	; 0x81
 8004e24:	686a      	ldr	r2, [r5, #4]
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	0029      	movs	r1, r5
 8004e2c:	606b      	str	r3, [r5, #4]
 8004e2e:	f7ff ffc7 	bl	8004dc0 <_swistat>
 8004e32:	0005      	movs	r5, r0
 8004e34:	0020      	movs	r0, r4
 8004e36:	f7ff ff9d 	bl	8004d74 <_close>
 8004e3a:	002c      	movs	r4, r5
 8004e3c:	0020      	movs	r0, r4
 8004e3e:	bd70      	pop	{r4, r5, r6, pc}

08004e40 <_swiopen>:
 8004e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e42:	000d      	movs	r5, r1
 8004e44:	2600      	movs	r6, #0
 8004e46:	4b2b      	ldr	r3, [pc, #172]	; (8004ef4 <_swiopen+0xb4>)
 8004e48:	b09b      	sub	sp, #108	; 0x6c
 8004e4a:	9001      	str	r0, [sp, #4]
 8004e4c:	9302      	str	r3, [sp, #8]
 8004e4e:	00f3      	lsls	r3, r6, #3
 8004e50:	9303      	str	r3, [sp, #12]
 8004e52:	9b02      	ldr	r3, [sp, #8]
 8004e54:	00f2      	lsls	r2, r6, #3
 8004e56:	589c      	ldr	r4, [r3, r2]
 8004e58:	1c63      	adds	r3, r4, #1
 8004e5a:	d036      	beq.n	8004eca <_swiopen+0x8a>
 8004e5c:	3601      	adds	r6, #1
 8004e5e:	2e14      	cmp	r6, #20
 8004e60:	d1f5      	bne.n	8004e4e <_swiopen+0xe>
 8004e62:	f000 fb59 	bl	8005518 <__errno>
 8004e66:	2401      	movs	r4, #1
 8004e68:	2318      	movs	r3, #24
 8004e6a:	4264      	negs	r4, r4
 8004e6c:	6003      	str	r3, [r0, #0]
 8004e6e:	e03d      	b.n	8004eec <_swiopen+0xac>
 8004e70:	2302      	movs	r3, #2
 8004e72:	03ec      	lsls	r4, r5, #15
 8004e74:	0fe4      	lsrs	r4, r4, #31
 8004e76:	421d      	tst	r5, r3
 8004e78:	d000      	beq.n	8004e7c <_swiopen+0x3c>
 8004e7a:	431c      	orrs	r4, r3
 8004e7c:	4b1e      	ldr	r3, [pc, #120]	; (8004ef8 <_swiopen+0xb8>)
 8004e7e:	421d      	tst	r5, r3
 8004e80:	d001      	beq.n	8004e86 <_swiopen+0x46>
 8004e82:	2304      	movs	r3, #4
 8004e84:	431c      	orrs	r4, r3
 8004e86:	2308      	movs	r3, #8
 8004e88:	421d      	tst	r5, r3
 8004e8a:	d002      	beq.n	8004e92 <_swiopen+0x52>
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	4394      	bics	r4, r2
 8004e90:	431c      	orrs	r4, r3
 8004e92:	9b01      	ldr	r3, [sp, #4]
 8004e94:	0018      	movs	r0, r3
 8004e96:	9304      	str	r3, [sp, #16]
 8004e98:	f7fb f936 	bl	8000108 <strlen>
 8004e9c:	607c      	str	r4, [r7, #4]
 8004e9e:	60b8      	str	r0, [r7, #8]
 8004ea0:	2401      	movs	r4, #1
 8004ea2:	1c20      	adds	r0, r4, #0
 8004ea4:	1c39      	adds	r1, r7, #0
 8004ea6:	beab      	bkpt	0x00ab
 8004ea8:	1c04      	adds	r4, r0, #0
 8004eaa:	2c00      	cmp	r4, #0
 8004eac:	db08      	blt.n	8004ec0 <_swiopen+0x80>
 8004eae:	00f2      	lsls	r2, r6, #3
 8004eb0:	9b02      	ldr	r3, [sp, #8]
 8004eb2:	4694      	mov	ip, r2
 8004eb4:	509c      	str	r4, [r3, r2]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	4463      	add	r3, ip
 8004eba:	0034      	movs	r4, r6
 8004ebc:	605a      	str	r2, [r3, #4]
 8004ebe:	e015      	b.n	8004eec <_swiopen+0xac>
 8004ec0:	0020      	movs	r0, r4
 8004ec2:	f7ff fe9f 	bl	8004c04 <error>
 8004ec6:	0004      	movs	r4, r0
 8004ec8:	e010      	b.n	8004eec <_swiopen+0xac>
 8004eca:	23a0      	movs	r3, #160	; 0xa0
 8004ecc:	002a      	movs	r2, r5
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	401a      	ands	r2, r3
 8004ed2:	af04      	add	r7, sp, #16
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d1cb      	bne.n	8004e70 <_swiopen+0x30>
 8004ed8:	0039      	movs	r1, r7
 8004eda:	9801      	ldr	r0, [sp, #4]
 8004edc:	f7ff ff92 	bl	8004e04 <_stat>
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d0c5      	beq.n	8004e70 <_swiopen+0x30>
 8004ee4:	f000 fb18 	bl	8005518 <__errno>
 8004ee8:	2311      	movs	r3, #17
 8004eea:	6003      	str	r3, [r0, #0]
 8004eec:	0020      	movs	r0, r4
 8004eee:	b01b      	add	sp, #108	; 0x6c
 8004ef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	200001e8 	.word	0x200001e8
 8004ef8:	00000601 	.word	0x00000601

08004efc <_get_semihosting_exts>:
 8004efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004efe:	b085      	sub	sp, #20
 8004f00:	9000      	str	r0, [sp, #0]
 8004f02:	9101      	str	r1, [sp, #4]
 8004f04:	4827      	ldr	r0, [pc, #156]	; (8004fa4 <_get_semihosting_exts+0xa8>)
 8004f06:	2100      	movs	r1, #0
 8004f08:	0015      	movs	r5, r2
 8004f0a:	f7ff ff99 	bl	8004e40 <_swiopen>
 8004f0e:	0004      	movs	r4, r0
 8004f10:	002a      	movs	r2, r5
 8004f12:	2100      	movs	r1, #0
 8004f14:	9800      	ldr	r0, [sp, #0]
 8004f16:	f000 fa97 	bl	8005448 <memset>
 8004f1a:	1c63      	adds	r3, r4, #1
 8004f1c:	d015      	beq.n	8004f4a <_get_semihosting_exts+0x4e>
 8004f1e:	0020      	movs	r0, r4
 8004f20:	f7ff fe56 	bl	8004bd0 <findslot>
 8004f24:	260c      	movs	r6, #12
 8004f26:	0007      	movs	r7, r0
 8004f28:	1c30      	adds	r0, r6, #0
 8004f2a:	1c39      	adds	r1, r7, #0
 8004f2c:	beab      	bkpt	0x00ab
 8004f2e:	1c06      	adds	r6, r0, #0
 8004f30:	0030      	movs	r0, r6
 8004f32:	f7ff fe75 	bl	8004c20 <checkerror>
 8004f36:	2803      	cmp	r0, #3
 8004f38:	dd02      	ble.n	8004f40 <_get_semihosting_exts+0x44>
 8004f3a:	3803      	subs	r0, #3
 8004f3c:	42a8      	cmp	r0, r5
 8004f3e:	dc07      	bgt.n	8004f50 <_get_semihosting_exts+0x54>
 8004f40:	0020      	movs	r0, r4
 8004f42:	2401      	movs	r4, #1
 8004f44:	f7ff ff16 	bl	8004d74 <_close>
 8004f48:	4264      	negs	r4, r4
 8004f4a:	0020      	movs	r0, r4
 8004f4c:	b005      	add	sp, #20
 8004f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f50:	ae03      	add	r6, sp, #12
 8004f52:	2204      	movs	r2, #4
 8004f54:	0031      	movs	r1, r6
 8004f56:	0020      	movs	r0, r4
 8004f58:	f7ff fe78 	bl	8004c4c <_read>
 8004f5c:	2803      	cmp	r0, #3
 8004f5e:	ddef      	ble.n	8004f40 <_get_semihosting_exts+0x44>
 8004f60:	7833      	ldrb	r3, [r6, #0]
 8004f62:	2b53      	cmp	r3, #83	; 0x53
 8004f64:	d1ec      	bne.n	8004f40 <_get_semihosting_exts+0x44>
 8004f66:	7873      	ldrb	r3, [r6, #1]
 8004f68:	2b48      	cmp	r3, #72	; 0x48
 8004f6a:	d1e9      	bne.n	8004f40 <_get_semihosting_exts+0x44>
 8004f6c:	78b3      	ldrb	r3, [r6, #2]
 8004f6e:	2b46      	cmp	r3, #70	; 0x46
 8004f70:	d1e6      	bne.n	8004f40 <_get_semihosting_exts+0x44>
 8004f72:	78f3      	ldrb	r3, [r6, #3]
 8004f74:	2b42      	cmp	r3, #66	; 0x42
 8004f76:	d1e3      	bne.n	8004f40 <_get_semihosting_exts+0x44>
 8004f78:	2201      	movs	r2, #1
 8004f7a:	0020      	movs	r0, r4
 8004f7c:	9901      	ldr	r1, [sp, #4]
 8004f7e:	f7ff fe7f 	bl	8004c80 <_swilseek>
 8004f82:	2800      	cmp	r0, #0
 8004f84:	dbdc      	blt.n	8004f40 <_get_semihosting_exts+0x44>
 8004f86:	002a      	movs	r2, r5
 8004f88:	9900      	ldr	r1, [sp, #0]
 8004f8a:	0020      	movs	r0, r4
 8004f8c:	f7ff fe5e 	bl	8004c4c <_read>
 8004f90:	0005      	movs	r5, r0
 8004f92:	0020      	movs	r0, r4
 8004f94:	f7ff feee 	bl	8004d74 <_close>
 8004f98:	0028      	movs	r0, r5
 8004f9a:	f7ff fe41 	bl	8004c20 <checkerror>
 8004f9e:	0004      	movs	r4, r0
 8004fa0:	e7d3      	b.n	8004f4a <_get_semihosting_exts+0x4e>
 8004fa2:	46c0      	nop			; (mov r8, r8)
 8004fa4:	0800582c 	.word	0x0800582c

08004fa8 <initialise_semihosting_exts>:
 8004fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004faa:	2401      	movs	r4, #1
 8004fac:	2100      	movs	r1, #0
 8004fae:	4e09      	ldr	r6, [pc, #36]	; (8004fd4 <initialise_semihosting_exts+0x2c>)
 8004fb0:	4d09      	ldr	r5, [pc, #36]	; (8004fd8 <initialise_semihosting_exts+0x30>)
 8004fb2:	af01      	add	r7, sp, #4
 8004fb4:	0022      	movs	r2, r4
 8004fb6:	0038      	movs	r0, r7
 8004fb8:	6031      	str	r1, [r6, #0]
 8004fba:	602c      	str	r4, [r5, #0]
 8004fbc:	f7ff ff9e 	bl	8004efc <_get_semihosting_exts>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	dd05      	ble.n	8004fd0 <initialise_semihosting_exts+0x28>
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	783b      	ldrb	r3, [r7, #0]
 8004fc8:	401c      	ands	r4, r3
 8004fca:	4013      	ands	r3, r2
 8004fcc:	6034      	str	r4, [r6, #0]
 8004fce:	602b      	str	r3, [r5, #0]
 8004fd0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004fd2:	46c0      	nop			; (mov r8, r8)
 8004fd4:	2000000c 	.word	0x2000000c
 8004fd8:	20000010 	.word	0x20000010

08004fdc <_has_ext_stdout_stderr>:
 8004fdc:	b510      	push	{r4, lr}
 8004fde:	4c04      	ldr	r4, [pc, #16]	; (8004ff0 <_has_ext_stdout_stderr+0x14>)
 8004fe0:	6823      	ldr	r3, [r4, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	da01      	bge.n	8004fea <_has_ext_stdout_stderr+0xe>
 8004fe6:	f7ff ffdf 	bl	8004fa8 <initialise_semihosting_exts>
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	bd10      	pop	{r4, pc}
 8004fee:	46c0      	nop			; (mov r8, r8)
 8004ff0:	20000010 	.word	0x20000010

08004ff4 <initialise_monitor_handles>:
 8004ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ff6:	4b28      	ldr	r3, [pc, #160]	; (8005098 <initialise_monitor_handles+0xa4>)
 8004ff8:	b087      	sub	sp, #28
 8004ffa:	9303      	str	r3, [sp, #12]
 8004ffc:	2500      	movs	r5, #0
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	2303      	movs	r3, #3
 8005002:	ac03      	add	r4, sp, #12
 8005004:	60a3      	str	r3, [r4, #8]
 8005006:	2601      	movs	r6, #1
 8005008:	6065      	str	r5, [r4, #4]
 800500a:	1c30      	adds	r0, r6, #0
 800500c:	1c21      	adds	r1, r4, #0
 800500e:	beab      	bkpt	0x00ab
 8005010:	1c06      	adds	r6, r0, #0
 8005012:	2101      	movs	r1, #1
 8005014:	4b21      	ldr	r3, [pc, #132]	; (800509c <initialise_monitor_handles+0xa8>)
 8005016:	4249      	negs	r1, r1
 8005018:	9301      	str	r3, [sp, #4]
 800501a:	601e      	str	r6, [r3, #0]
 800501c:	002b      	movs	r3, r5
 800501e:	4d20      	ldr	r5, [pc, #128]	; (80050a0 <initialise_monitor_handles+0xac>)
 8005020:	00da      	lsls	r2, r3, #3
 8005022:	3301      	adds	r3, #1
 8005024:	50a9      	str	r1, [r5, r2]
 8005026:	2b14      	cmp	r3, #20
 8005028:	d1fa      	bne.n	8005020 <initialise_monitor_handles+0x2c>
 800502a:	f7ff ffd7 	bl	8004fdc <_has_ext_stdout_stderr>
 800502e:	2800      	cmp	r0, #0
 8005030:	d018      	beq.n	8005064 <initialise_monitor_handles+0x70>
 8005032:	9b00      	ldr	r3, [sp, #0]
 8005034:	2601      	movs	r6, #1
 8005036:	9303      	str	r3, [sp, #12]
 8005038:	2303      	movs	r3, #3
 800503a:	60a3      	str	r3, [r4, #8]
 800503c:	3301      	adds	r3, #1
 800503e:	6063      	str	r3, [r4, #4]
 8005040:	1c30      	adds	r0, r6, #0
 8005042:	1c21      	adds	r1, r4, #0
 8005044:	beab      	bkpt	0x00ab
 8005046:	1c07      	adds	r7, r0, #0
 8005048:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <initialise_monitor_handles+0xb0>)
 800504a:	9a00      	ldr	r2, [sp, #0]
 800504c:	601f      	str	r7, [r3, #0]
 800504e:	2303      	movs	r3, #3
 8005050:	9203      	str	r2, [sp, #12]
 8005052:	60a3      	str	r3, [r4, #8]
 8005054:	3305      	adds	r3, #5
 8005056:	6063      	str	r3, [r4, #4]
 8005058:	1c30      	adds	r0, r6, #0
 800505a:	1c21      	adds	r1, r4, #0
 800505c:	beab      	bkpt	0x00ab
 800505e:	1c06      	adds	r6, r0, #0
 8005060:	4b11      	ldr	r3, [pc, #68]	; (80050a8 <initialise_monitor_handles+0xb4>)
 8005062:	601e      	str	r6, [r3, #0]
 8005064:	4e10      	ldr	r6, [pc, #64]	; (80050a8 <initialise_monitor_handles+0xb4>)
 8005066:	6833      	ldr	r3, [r6, #0]
 8005068:	3301      	adds	r3, #1
 800506a:	d102      	bne.n	8005072 <initialise_monitor_handles+0x7e>
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <initialise_monitor_handles+0xb0>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6033      	str	r3, [r6, #0]
 8005072:	2400      	movs	r4, #0
 8005074:	9b01      	ldr	r3, [sp, #4]
 8005076:	606c      	str	r4, [r5, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	602b      	str	r3, [r5, #0]
 800507c:	f7ff ffae 	bl	8004fdc <_has_ext_stdout_stderr>
 8005080:	42a0      	cmp	r0, r4
 8005082:	d006      	beq.n	8005092 <initialise_monitor_handles+0x9e>
 8005084:	4b07      	ldr	r3, [pc, #28]	; (80050a4 <initialise_monitor_handles+0xb0>)
 8005086:	60ec      	str	r4, [r5, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	616c      	str	r4, [r5, #20]
 800508c:	60ab      	str	r3, [r5, #8]
 800508e:	6833      	ldr	r3, [r6, #0]
 8005090:	612b      	str	r3, [r5, #16]
 8005092:	b007      	add	sp, #28
 8005094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	08005842 	.word	0x08005842
 800509c:	200001e0 	.word	0x200001e0
 80050a0:	200001e8 	.word	0x200001e8
 80050a4:	200001e4 	.word	0x200001e4
 80050a8:	200001dc 	.word	0x200001dc

080050ac <malloc>:
 80050ac:	b510      	push	{r4, lr}
 80050ae:	4b03      	ldr	r3, [pc, #12]	; (80050bc <malloc+0x10>)
 80050b0:	0001      	movs	r1, r0
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	f000 f826 	bl	8005104 <_malloc_r>
 80050b8:	bd10      	pop	{r4, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	2000006c 	.word	0x2000006c

080050c0 <sbrk_aligned>:
 80050c0:	b570      	push	{r4, r5, r6, lr}
 80050c2:	4e0f      	ldr	r6, [pc, #60]	; (8005100 <sbrk_aligned+0x40>)
 80050c4:	000d      	movs	r5, r1
 80050c6:	6831      	ldr	r1, [r6, #0]
 80050c8:	0004      	movs	r4, r0
 80050ca:	2900      	cmp	r1, #0
 80050cc:	d102      	bne.n	80050d4 <sbrk_aligned+0x14>
 80050ce:	f000 f9fd 	bl	80054cc <_sbrk_r>
 80050d2:	6030      	str	r0, [r6, #0]
 80050d4:	0029      	movs	r1, r5
 80050d6:	0020      	movs	r0, r4
 80050d8:	f000 f9f8 	bl	80054cc <_sbrk_r>
 80050dc:	1c43      	adds	r3, r0, #1
 80050de:	d00a      	beq.n	80050f6 <sbrk_aligned+0x36>
 80050e0:	2303      	movs	r3, #3
 80050e2:	1cc5      	adds	r5, r0, #3
 80050e4:	439d      	bics	r5, r3
 80050e6:	42a8      	cmp	r0, r5
 80050e8:	d007      	beq.n	80050fa <sbrk_aligned+0x3a>
 80050ea:	1a29      	subs	r1, r5, r0
 80050ec:	0020      	movs	r0, r4
 80050ee:	f000 f9ed 	bl	80054cc <_sbrk_r>
 80050f2:	3001      	adds	r0, #1
 80050f4:	d101      	bne.n	80050fa <sbrk_aligned+0x3a>
 80050f6:	2501      	movs	r5, #1
 80050f8:	426d      	negs	r5, r5
 80050fa:	0028      	movs	r0, r5
 80050fc:	bd70      	pop	{r4, r5, r6, pc}
 80050fe:	46c0      	nop			; (mov r8, r8)
 8005100:	2000028c 	.word	0x2000028c

08005104 <_malloc_r>:
 8005104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005106:	2203      	movs	r2, #3
 8005108:	1ccb      	adds	r3, r1, #3
 800510a:	4393      	bics	r3, r2
 800510c:	3308      	adds	r3, #8
 800510e:	0006      	movs	r6, r0
 8005110:	001f      	movs	r7, r3
 8005112:	2b0c      	cmp	r3, #12
 8005114:	d238      	bcs.n	8005188 <_malloc_r+0x84>
 8005116:	270c      	movs	r7, #12
 8005118:	42b9      	cmp	r1, r7
 800511a:	d837      	bhi.n	800518c <_malloc_r+0x88>
 800511c:	0030      	movs	r0, r6
 800511e:	f000 f873 	bl	8005208 <__malloc_lock>
 8005122:	4b38      	ldr	r3, [pc, #224]	; (8005204 <_malloc_r+0x100>)
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	001c      	movs	r4, r3
 800512a:	2c00      	cmp	r4, #0
 800512c:	d133      	bne.n	8005196 <_malloc_r+0x92>
 800512e:	0039      	movs	r1, r7
 8005130:	0030      	movs	r0, r6
 8005132:	f7ff ffc5 	bl	80050c0 <sbrk_aligned>
 8005136:	0004      	movs	r4, r0
 8005138:	1c43      	adds	r3, r0, #1
 800513a:	d15e      	bne.n	80051fa <_malloc_r+0xf6>
 800513c:	9b00      	ldr	r3, [sp, #0]
 800513e:	681c      	ldr	r4, [r3, #0]
 8005140:	0025      	movs	r5, r4
 8005142:	2d00      	cmp	r5, #0
 8005144:	d14e      	bne.n	80051e4 <_malloc_r+0xe0>
 8005146:	2c00      	cmp	r4, #0
 8005148:	d051      	beq.n	80051ee <_malloc_r+0xea>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	0029      	movs	r1, r5
 800514e:	18e3      	adds	r3, r4, r3
 8005150:	0030      	movs	r0, r6
 8005152:	9301      	str	r3, [sp, #4]
 8005154:	f000 f9ba 	bl	80054cc <_sbrk_r>
 8005158:	9b01      	ldr	r3, [sp, #4]
 800515a:	4283      	cmp	r3, r0
 800515c:	d147      	bne.n	80051ee <_malloc_r+0xea>
 800515e:	6823      	ldr	r3, [r4, #0]
 8005160:	0030      	movs	r0, r6
 8005162:	1aff      	subs	r7, r7, r3
 8005164:	0039      	movs	r1, r7
 8005166:	f7ff ffab 	bl	80050c0 <sbrk_aligned>
 800516a:	3001      	adds	r0, #1
 800516c:	d03f      	beq.n	80051ee <_malloc_r+0xea>
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	19db      	adds	r3, r3, r7
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	9b00      	ldr	r3, [sp, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d040      	beq.n	80051fe <_malloc_r+0xfa>
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	42a2      	cmp	r2, r4
 8005180:	d133      	bne.n	80051ea <_malloc_r+0xe6>
 8005182:	2200      	movs	r2, #0
 8005184:	605a      	str	r2, [r3, #4]
 8005186:	e014      	b.n	80051b2 <_malloc_r+0xae>
 8005188:	2b00      	cmp	r3, #0
 800518a:	dac5      	bge.n	8005118 <_malloc_r+0x14>
 800518c:	230c      	movs	r3, #12
 800518e:	2500      	movs	r5, #0
 8005190:	6033      	str	r3, [r6, #0]
 8005192:	0028      	movs	r0, r5
 8005194:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005196:	6821      	ldr	r1, [r4, #0]
 8005198:	1bc9      	subs	r1, r1, r7
 800519a:	d420      	bmi.n	80051de <_malloc_r+0xda>
 800519c:	290b      	cmp	r1, #11
 800519e:	d918      	bls.n	80051d2 <_malloc_r+0xce>
 80051a0:	19e2      	adds	r2, r4, r7
 80051a2:	6027      	str	r7, [r4, #0]
 80051a4:	42a3      	cmp	r3, r4
 80051a6:	d112      	bne.n	80051ce <_malloc_r+0xca>
 80051a8:	9b00      	ldr	r3, [sp, #0]
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	6863      	ldr	r3, [r4, #4]
 80051ae:	6011      	str	r1, [r2, #0]
 80051b0:	6053      	str	r3, [r2, #4]
 80051b2:	0030      	movs	r0, r6
 80051b4:	0025      	movs	r5, r4
 80051b6:	f000 f82f 	bl	8005218 <__malloc_unlock>
 80051ba:	2207      	movs	r2, #7
 80051bc:	350b      	adds	r5, #11
 80051be:	1d23      	adds	r3, r4, #4
 80051c0:	4395      	bics	r5, r2
 80051c2:	1aea      	subs	r2, r5, r3
 80051c4:	429d      	cmp	r5, r3
 80051c6:	d0e4      	beq.n	8005192 <_malloc_r+0x8e>
 80051c8:	1b5b      	subs	r3, r3, r5
 80051ca:	50a3      	str	r3, [r4, r2]
 80051cc:	e7e1      	b.n	8005192 <_malloc_r+0x8e>
 80051ce:	605a      	str	r2, [r3, #4]
 80051d0:	e7ec      	b.n	80051ac <_malloc_r+0xa8>
 80051d2:	6862      	ldr	r2, [r4, #4]
 80051d4:	42a3      	cmp	r3, r4
 80051d6:	d1d5      	bne.n	8005184 <_malloc_r+0x80>
 80051d8:	9b00      	ldr	r3, [sp, #0]
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	e7e9      	b.n	80051b2 <_malloc_r+0xae>
 80051de:	0023      	movs	r3, r4
 80051e0:	6864      	ldr	r4, [r4, #4]
 80051e2:	e7a2      	b.n	800512a <_malloc_r+0x26>
 80051e4:	002c      	movs	r4, r5
 80051e6:	686d      	ldr	r5, [r5, #4]
 80051e8:	e7ab      	b.n	8005142 <_malloc_r+0x3e>
 80051ea:	0013      	movs	r3, r2
 80051ec:	e7c4      	b.n	8005178 <_malloc_r+0x74>
 80051ee:	230c      	movs	r3, #12
 80051f0:	0030      	movs	r0, r6
 80051f2:	6033      	str	r3, [r6, #0]
 80051f4:	f000 f810 	bl	8005218 <__malloc_unlock>
 80051f8:	e7cb      	b.n	8005192 <_malloc_r+0x8e>
 80051fa:	6027      	str	r7, [r4, #0]
 80051fc:	e7d9      	b.n	80051b2 <_malloc_r+0xae>
 80051fe:	605b      	str	r3, [r3, #4]
 8005200:	deff      	udf	#255	; 0xff
 8005202:	46c0      	nop			; (mov r8, r8)
 8005204:	20000288 	.word	0x20000288

08005208 <__malloc_lock>:
 8005208:	b510      	push	{r4, lr}
 800520a:	4802      	ldr	r0, [pc, #8]	; (8005214 <__malloc_lock+0xc>)
 800520c:	f000 f9af 	bl	800556e <__retarget_lock_acquire_recursive>
 8005210:	bd10      	pop	{r4, pc}
 8005212:	46c0      	nop			; (mov r8, r8)
 8005214:	200003d0 	.word	0x200003d0

08005218 <__malloc_unlock>:
 8005218:	b510      	push	{r4, lr}
 800521a:	4802      	ldr	r0, [pc, #8]	; (8005224 <__malloc_unlock+0xc>)
 800521c:	f000 f9a8 	bl	8005570 <__retarget_lock_release_recursive>
 8005220:	bd10      	pop	{r4, pc}
 8005222:	46c0      	nop			; (mov r8, r8)
 8005224:	200003d0 	.word	0x200003d0

08005228 <std>:
 8005228:	2300      	movs	r3, #0
 800522a:	b510      	push	{r4, lr}
 800522c:	0004      	movs	r4, r0
 800522e:	6003      	str	r3, [r0, #0]
 8005230:	6043      	str	r3, [r0, #4]
 8005232:	6083      	str	r3, [r0, #8]
 8005234:	8181      	strh	r1, [r0, #12]
 8005236:	6643      	str	r3, [r0, #100]	; 0x64
 8005238:	81c2      	strh	r2, [r0, #14]
 800523a:	6103      	str	r3, [r0, #16]
 800523c:	6143      	str	r3, [r0, #20]
 800523e:	6183      	str	r3, [r0, #24]
 8005240:	0019      	movs	r1, r3
 8005242:	2208      	movs	r2, #8
 8005244:	305c      	adds	r0, #92	; 0x5c
 8005246:	f000 f8ff 	bl	8005448 <memset>
 800524a:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <std+0x50>)
 800524c:	6224      	str	r4, [r4, #32]
 800524e:	6263      	str	r3, [r4, #36]	; 0x24
 8005250:	4b0a      	ldr	r3, [pc, #40]	; (800527c <std+0x54>)
 8005252:	62a3      	str	r3, [r4, #40]	; 0x28
 8005254:	4b0a      	ldr	r3, [pc, #40]	; (8005280 <std+0x58>)
 8005256:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <std+0x5c>)
 800525a:	6323      	str	r3, [r4, #48]	; 0x30
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <std+0x60>)
 800525e:	429c      	cmp	r4, r3
 8005260:	d005      	beq.n	800526e <std+0x46>
 8005262:	4b0a      	ldr	r3, [pc, #40]	; (800528c <std+0x64>)
 8005264:	429c      	cmp	r4, r3
 8005266:	d002      	beq.n	800526e <std+0x46>
 8005268:	4b09      	ldr	r3, [pc, #36]	; (8005290 <std+0x68>)
 800526a:	429c      	cmp	r4, r3
 800526c:	d103      	bne.n	8005276 <std+0x4e>
 800526e:	0020      	movs	r0, r4
 8005270:	3058      	adds	r0, #88	; 0x58
 8005272:	f000 f97b 	bl	800556c <__retarget_lock_init_recursive>
 8005276:	bd10      	pop	{r4, pc}
 8005278:	080053b1 	.word	0x080053b1
 800527c:	080053d9 	.word	0x080053d9
 8005280:	08005411 	.word	0x08005411
 8005284:	0800543d 	.word	0x0800543d
 8005288:	20000290 	.word	0x20000290
 800528c:	200002f8 	.word	0x200002f8
 8005290:	20000360 	.word	0x20000360

08005294 <stdio_exit_handler>:
 8005294:	b510      	push	{r4, lr}
 8005296:	4a03      	ldr	r2, [pc, #12]	; (80052a4 <stdio_exit_handler+0x10>)
 8005298:	4903      	ldr	r1, [pc, #12]	; (80052a8 <stdio_exit_handler+0x14>)
 800529a:	4804      	ldr	r0, [pc, #16]	; (80052ac <stdio_exit_handler+0x18>)
 800529c:	f000 f86c 	bl	8005378 <_fwalk_sglue>
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	46c0      	nop			; (mov r8, r8)
 80052a4:	20000014 	.word	0x20000014
 80052a8:	0800571d 	.word	0x0800571d
 80052ac:	20000020 	.word	0x20000020

080052b0 <cleanup_stdio>:
 80052b0:	6841      	ldr	r1, [r0, #4]
 80052b2:	4b0b      	ldr	r3, [pc, #44]	; (80052e0 <cleanup_stdio+0x30>)
 80052b4:	b510      	push	{r4, lr}
 80052b6:	0004      	movs	r4, r0
 80052b8:	4299      	cmp	r1, r3
 80052ba:	d001      	beq.n	80052c0 <cleanup_stdio+0x10>
 80052bc:	f000 fa2e 	bl	800571c <_fflush_r>
 80052c0:	68a1      	ldr	r1, [r4, #8]
 80052c2:	4b08      	ldr	r3, [pc, #32]	; (80052e4 <cleanup_stdio+0x34>)
 80052c4:	4299      	cmp	r1, r3
 80052c6:	d002      	beq.n	80052ce <cleanup_stdio+0x1e>
 80052c8:	0020      	movs	r0, r4
 80052ca:	f000 fa27 	bl	800571c <_fflush_r>
 80052ce:	68e1      	ldr	r1, [r4, #12]
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <cleanup_stdio+0x38>)
 80052d2:	4299      	cmp	r1, r3
 80052d4:	d002      	beq.n	80052dc <cleanup_stdio+0x2c>
 80052d6:	0020      	movs	r0, r4
 80052d8:	f000 fa20 	bl	800571c <_fflush_r>
 80052dc:	bd10      	pop	{r4, pc}
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	20000290 	.word	0x20000290
 80052e4:	200002f8 	.word	0x200002f8
 80052e8:	20000360 	.word	0x20000360

080052ec <global_stdio_init.part.0>:
 80052ec:	b510      	push	{r4, lr}
 80052ee:	4b09      	ldr	r3, [pc, #36]	; (8005314 <global_stdio_init.part.0+0x28>)
 80052f0:	4a09      	ldr	r2, [pc, #36]	; (8005318 <global_stdio_init.part.0+0x2c>)
 80052f2:	2104      	movs	r1, #4
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	4809      	ldr	r0, [pc, #36]	; (800531c <global_stdio_init.part.0+0x30>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	f7ff ff95 	bl	8005228 <std>
 80052fe:	2201      	movs	r2, #1
 8005300:	2109      	movs	r1, #9
 8005302:	4807      	ldr	r0, [pc, #28]	; (8005320 <global_stdio_init.part.0+0x34>)
 8005304:	f7ff ff90 	bl	8005228 <std>
 8005308:	2202      	movs	r2, #2
 800530a:	2112      	movs	r1, #18
 800530c:	4805      	ldr	r0, [pc, #20]	; (8005324 <global_stdio_init.part.0+0x38>)
 800530e:	f7ff ff8b 	bl	8005228 <std>
 8005312:	bd10      	pop	{r4, pc}
 8005314:	200003c8 	.word	0x200003c8
 8005318:	08005295 	.word	0x08005295
 800531c:	20000290 	.word	0x20000290
 8005320:	200002f8 	.word	0x200002f8
 8005324:	20000360 	.word	0x20000360

08005328 <__sfp_lock_acquire>:
 8005328:	b510      	push	{r4, lr}
 800532a:	4802      	ldr	r0, [pc, #8]	; (8005334 <__sfp_lock_acquire+0xc>)
 800532c:	f000 f91f 	bl	800556e <__retarget_lock_acquire_recursive>
 8005330:	bd10      	pop	{r4, pc}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	200003d1 	.word	0x200003d1

08005338 <__sfp_lock_release>:
 8005338:	b510      	push	{r4, lr}
 800533a:	4802      	ldr	r0, [pc, #8]	; (8005344 <__sfp_lock_release+0xc>)
 800533c:	f000 f918 	bl	8005570 <__retarget_lock_release_recursive>
 8005340:	bd10      	pop	{r4, pc}
 8005342:	46c0      	nop			; (mov r8, r8)
 8005344:	200003d1 	.word	0x200003d1

08005348 <__sinit>:
 8005348:	b510      	push	{r4, lr}
 800534a:	0004      	movs	r4, r0
 800534c:	f7ff ffec 	bl	8005328 <__sfp_lock_acquire>
 8005350:	6a23      	ldr	r3, [r4, #32]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <__sinit+0x14>
 8005356:	f7ff ffef 	bl	8005338 <__sfp_lock_release>
 800535a:	bd10      	pop	{r4, pc}
 800535c:	4b04      	ldr	r3, [pc, #16]	; (8005370 <__sinit+0x28>)
 800535e:	6223      	str	r3, [r4, #32]
 8005360:	4b04      	ldr	r3, [pc, #16]	; (8005374 <__sinit+0x2c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1f6      	bne.n	8005356 <__sinit+0xe>
 8005368:	f7ff ffc0 	bl	80052ec <global_stdio_init.part.0>
 800536c:	e7f3      	b.n	8005356 <__sinit+0xe>
 800536e:	46c0      	nop			; (mov r8, r8)
 8005370:	080052b1 	.word	0x080052b1
 8005374:	200003c8 	.word	0x200003c8

08005378 <_fwalk_sglue>:
 8005378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800537a:	0014      	movs	r4, r2
 800537c:	2600      	movs	r6, #0
 800537e:	9000      	str	r0, [sp, #0]
 8005380:	9101      	str	r1, [sp, #4]
 8005382:	68a5      	ldr	r5, [r4, #8]
 8005384:	6867      	ldr	r7, [r4, #4]
 8005386:	3f01      	subs	r7, #1
 8005388:	d504      	bpl.n	8005394 <_fwalk_sglue+0x1c>
 800538a:	6824      	ldr	r4, [r4, #0]
 800538c:	2c00      	cmp	r4, #0
 800538e:	d1f8      	bne.n	8005382 <_fwalk_sglue+0xa>
 8005390:	0030      	movs	r0, r6
 8005392:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005394:	89ab      	ldrh	r3, [r5, #12]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d908      	bls.n	80053ac <_fwalk_sglue+0x34>
 800539a:	220e      	movs	r2, #14
 800539c:	5eab      	ldrsh	r3, [r5, r2]
 800539e:	3301      	adds	r3, #1
 80053a0:	d004      	beq.n	80053ac <_fwalk_sglue+0x34>
 80053a2:	0029      	movs	r1, r5
 80053a4:	9800      	ldr	r0, [sp, #0]
 80053a6:	9b01      	ldr	r3, [sp, #4]
 80053a8:	4798      	blx	r3
 80053aa:	4306      	orrs	r6, r0
 80053ac:	3568      	adds	r5, #104	; 0x68
 80053ae:	e7ea      	b.n	8005386 <_fwalk_sglue+0xe>

080053b0 <__sread>:
 80053b0:	b570      	push	{r4, r5, r6, lr}
 80053b2:	000c      	movs	r4, r1
 80053b4:	250e      	movs	r5, #14
 80053b6:	5f49      	ldrsh	r1, [r1, r5]
 80053b8:	f000 f874 	bl	80054a4 <_read_r>
 80053bc:	2800      	cmp	r0, #0
 80053be:	db03      	blt.n	80053c8 <__sread+0x18>
 80053c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80053c2:	181b      	adds	r3, r3, r0
 80053c4:	6563      	str	r3, [r4, #84]	; 0x54
 80053c6:	bd70      	pop	{r4, r5, r6, pc}
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	4a02      	ldr	r2, [pc, #8]	; (80053d4 <__sread+0x24>)
 80053cc:	4013      	ands	r3, r2
 80053ce:	81a3      	strh	r3, [r4, #12]
 80053d0:	e7f9      	b.n	80053c6 <__sread+0x16>
 80053d2:	46c0      	nop			; (mov r8, r8)
 80053d4:	ffffefff 	.word	0xffffefff

080053d8 <__swrite>:
 80053d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053da:	001f      	movs	r7, r3
 80053dc:	898b      	ldrh	r3, [r1, #12]
 80053de:	0005      	movs	r5, r0
 80053e0:	000c      	movs	r4, r1
 80053e2:	0016      	movs	r6, r2
 80053e4:	05db      	lsls	r3, r3, #23
 80053e6:	d505      	bpl.n	80053f4 <__swrite+0x1c>
 80053e8:	230e      	movs	r3, #14
 80053ea:	5ec9      	ldrsh	r1, [r1, r3]
 80053ec:	2200      	movs	r2, #0
 80053ee:	2302      	movs	r3, #2
 80053f0:	f000 f844 	bl	800547c <_lseek_r>
 80053f4:	89a3      	ldrh	r3, [r4, #12]
 80053f6:	4a05      	ldr	r2, [pc, #20]	; (800540c <__swrite+0x34>)
 80053f8:	0028      	movs	r0, r5
 80053fa:	4013      	ands	r3, r2
 80053fc:	81a3      	strh	r3, [r4, #12]
 80053fe:	0032      	movs	r2, r6
 8005400:	230e      	movs	r3, #14
 8005402:	5ee1      	ldrsh	r1, [r4, r3]
 8005404:	003b      	movs	r3, r7
 8005406:	f000 f873 	bl	80054f0 <_write_r>
 800540a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800540c:	ffffefff 	.word	0xffffefff

08005410 <__sseek>:
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	000c      	movs	r4, r1
 8005414:	250e      	movs	r5, #14
 8005416:	5f49      	ldrsh	r1, [r1, r5]
 8005418:	f000 f830 	bl	800547c <_lseek_r>
 800541c:	89a3      	ldrh	r3, [r4, #12]
 800541e:	1c42      	adds	r2, r0, #1
 8005420:	d103      	bne.n	800542a <__sseek+0x1a>
 8005422:	4a05      	ldr	r2, [pc, #20]	; (8005438 <__sseek+0x28>)
 8005424:	4013      	ands	r3, r2
 8005426:	81a3      	strh	r3, [r4, #12]
 8005428:	bd70      	pop	{r4, r5, r6, pc}
 800542a:	2280      	movs	r2, #128	; 0x80
 800542c:	0152      	lsls	r2, r2, #5
 800542e:	4313      	orrs	r3, r2
 8005430:	81a3      	strh	r3, [r4, #12]
 8005432:	6560      	str	r0, [r4, #84]	; 0x54
 8005434:	e7f8      	b.n	8005428 <__sseek+0x18>
 8005436:	46c0      	nop			; (mov r8, r8)
 8005438:	ffffefff 	.word	0xffffefff

0800543c <__sclose>:
 800543c:	b510      	push	{r4, lr}
 800543e:	230e      	movs	r3, #14
 8005440:	5ec9      	ldrsh	r1, [r1, r3]
 8005442:	f000 f809 	bl	8005458 <_close_r>
 8005446:	bd10      	pop	{r4, pc}

08005448 <memset>:
 8005448:	0003      	movs	r3, r0
 800544a:	1882      	adds	r2, r0, r2
 800544c:	4293      	cmp	r3, r2
 800544e:	d100      	bne.n	8005452 <memset+0xa>
 8005450:	4770      	bx	lr
 8005452:	7019      	strb	r1, [r3, #0]
 8005454:	3301      	adds	r3, #1
 8005456:	e7f9      	b.n	800544c <memset+0x4>

08005458 <_close_r>:
 8005458:	2300      	movs	r3, #0
 800545a:	b570      	push	{r4, r5, r6, lr}
 800545c:	4d06      	ldr	r5, [pc, #24]	; (8005478 <_close_r+0x20>)
 800545e:	0004      	movs	r4, r0
 8005460:	0008      	movs	r0, r1
 8005462:	602b      	str	r3, [r5, #0]
 8005464:	f7ff fc86 	bl	8004d74 <_close>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d103      	bne.n	8005474 <_close_r+0x1c>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d000      	beq.n	8005474 <_close_r+0x1c>
 8005472:	6023      	str	r3, [r4, #0]
 8005474:	bd70      	pop	{r4, r5, r6, pc}
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	200003cc 	.word	0x200003cc

0800547c <_lseek_r>:
 800547c:	b570      	push	{r4, r5, r6, lr}
 800547e:	0004      	movs	r4, r0
 8005480:	0008      	movs	r0, r1
 8005482:	0011      	movs	r1, r2
 8005484:	001a      	movs	r2, r3
 8005486:	2300      	movs	r3, #0
 8005488:	4d05      	ldr	r5, [pc, #20]	; (80054a0 <_lseek_r+0x24>)
 800548a:	602b      	str	r3, [r5, #0]
 800548c:	f7ff fc33 	bl	8004cf6 <_lseek>
 8005490:	1c43      	adds	r3, r0, #1
 8005492:	d103      	bne.n	800549c <_lseek_r+0x20>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d000      	beq.n	800549c <_lseek_r+0x20>
 800549a:	6023      	str	r3, [r4, #0]
 800549c:	bd70      	pop	{r4, r5, r6, pc}
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	200003cc 	.word	0x200003cc

080054a4 <_read_r>:
 80054a4:	b570      	push	{r4, r5, r6, lr}
 80054a6:	0004      	movs	r4, r0
 80054a8:	0008      	movs	r0, r1
 80054aa:	0011      	movs	r1, r2
 80054ac:	001a      	movs	r2, r3
 80054ae:	2300      	movs	r3, #0
 80054b0:	4d05      	ldr	r5, [pc, #20]	; (80054c8 <_read_r+0x24>)
 80054b2:	602b      	str	r3, [r5, #0]
 80054b4:	f7ff fbca 	bl	8004c4c <_read>
 80054b8:	1c43      	adds	r3, r0, #1
 80054ba:	d103      	bne.n	80054c4 <_read_r+0x20>
 80054bc:	682b      	ldr	r3, [r5, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d000      	beq.n	80054c4 <_read_r+0x20>
 80054c2:	6023      	str	r3, [r4, #0]
 80054c4:	bd70      	pop	{r4, r5, r6, pc}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	200003cc 	.word	0x200003cc

080054cc <_sbrk_r>:
 80054cc:	2300      	movs	r3, #0
 80054ce:	b570      	push	{r4, r5, r6, lr}
 80054d0:	4d06      	ldr	r5, [pc, #24]	; (80054ec <_sbrk_r+0x20>)
 80054d2:	0004      	movs	r4, r0
 80054d4:	0008      	movs	r0, r1
 80054d6:	602b      	str	r3, [r5, #0]
 80054d8:	f7fb fbf2 	bl	8000cc0 <_sbrk>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d103      	bne.n	80054e8 <_sbrk_r+0x1c>
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d000      	beq.n	80054e8 <_sbrk_r+0x1c>
 80054e6:	6023      	str	r3, [r4, #0]
 80054e8:	bd70      	pop	{r4, r5, r6, pc}
 80054ea:	46c0      	nop			; (mov r8, r8)
 80054ec:	200003cc 	.word	0x200003cc

080054f0 <_write_r>:
 80054f0:	b570      	push	{r4, r5, r6, lr}
 80054f2:	0004      	movs	r4, r0
 80054f4:	0008      	movs	r0, r1
 80054f6:	0011      	movs	r1, r2
 80054f8:	001a      	movs	r2, r3
 80054fa:	2300      	movs	r3, #0
 80054fc:	4d05      	ldr	r5, [pc, #20]	; (8005514 <_write_r+0x24>)
 80054fe:	602b      	str	r3, [r5, #0]
 8005500:	f7ff fc0d 	bl	8004d1e <_write>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d103      	bne.n	8005510 <_write_r+0x20>
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d000      	beq.n	8005510 <_write_r+0x20>
 800550e:	6023      	str	r3, [r4, #0]
 8005510:	bd70      	pop	{r4, r5, r6, pc}
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	200003cc 	.word	0x200003cc

08005518 <__errno>:
 8005518:	4b01      	ldr	r3, [pc, #4]	; (8005520 <__errno+0x8>)
 800551a:	6818      	ldr	r0, [r3, #0]
 800551c:	4770      	bx	lr
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	2000006c 	.word	0x2000006c

08005524 <__libc_init_array>:
 8005524:	b570      	push	{r4, r5, r6, lr}
 8005526:	2600      	movs	r6, #0
 8005528:	4c0c      	ldr	r4, [pc, #48]	; (800555c <__libc_init_array+0x38>)
 800552a:	4d0d      	ldr	r5, [pc, #52]	; (8005560 <__libc_init_array+0x3c>)
 800552c:	1b64      	subs	r4, r4, r5
 800552e:	10a4      	asrs	r4, r4, #2
 8005530:	42a6      	cmp	r6, r4
 8005532:	d109      	bne.n	8005548 <__libc_init_array+0x24>
 8005534:	2600      	movs	r6, #0
 8005536:	f000 f91d 	bl	8005774 <_init>
 800553a:	4c0a      	ldr	r4, [pc, #40]	; (8005564 <__libc_init_array+0x40>)
 800553c:	4d0a      	ldr	r5, [pc, #40]	; (8005568 <__libc_init_array+0x44>)
 800553e:	1b64      	subs	r4, r4, r5
 8005540:	10a4      	asrs	r4, r4, #2
 8005542:	42a6      	cmp	r6, r4
 8005544:	d105      	bne.n	8005552 <__libc_init_array+0x2e>
 8005546:	bd70      	pop	{r4, r5, r6, pc}
 8005548:	00b3      	lsls	r3, r6, #2
 800554a:	58eb      	ldr	r3, [r5, r3]
 800554c:	4798      	blx	r3
 800554e:	3601      	adds	r6, #1
 8005550:	e7ee      	b.n	8005530 <__libc_init_array+0xc>
 8005552:	00b3      	lsls	r3, r6, #2
 8005554:	58eb      	ldr	r3, [r5, r3]
 8005556:	4798      	blx	r3
 8005558:	3601      	adds	r6, #1
 800555a:	e7f2      	b.n	8005542 <__libc_init_array+0x1e>
 800555c:	08005850 	.word	0x08005850
 8005560:	08005850 	.word	0x08005850
 8005564:	08005854 	.word	0x08005854
 8005568:	08005850 	.word	0x08005850

0800556c <__retarget_lock_init_recursive>:
 800556c:	4770      	bx	lr

0800556e <__retarget_lock_acquire_recursive>:
 800556e:	4770      	bx	lr

08005570 <__retarget_lock_release_recursive>:
 8005570:	4770      	bx	lr
	...

08005574 <_free_r>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	0005      	movs	r5, r0
 8005578:	2900      	cmp	r1, #0
 800557a:	d010      	beq.n	800559e <_free_r+0x2a>
 800557c:	1f0c      	subs	r4, r1, #4
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	da00      	bge.n	8005586 <_free_r+0x12>
 8005584:	18e4      	adds	r4, r4, r3
 8005586:	0028      	movs	r0, r5
 8005588:	f7ff fe3e 	bl	8005208 <__malloc_lock>
 800558c:	4a1d      	ldr	r2, [pc, #116]	; (8005604 <_free_r+0x90>)
 800558e:	6813      	ldr	r3, [r2, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d105      	bne.n	80055a0 <_free_r+0x2c>
 8005594:	6063      	str	r3, [r4, #4]
 8005596:	6014      	str	r4, [r2, #0]
 8005598:	0028      	movs	r0, r5
 800559a:	f7ff fe3d 	bl	8005218 <__malloc_unlock>
 800559e:	bd70      	pop	{r4, r5, r6, pc}
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	d908      	bls.n	80055b6 <_free_r+0x42>
 80055a4:	6820      	ldr	r0, [r4, #0]
 80055a6:	1821      	adds	r1, r4, r0
 80055a8:	428b      	cmp	r3, r1
 80055aa:	d1f3      	bne.n	8005594 <_free_r+0x20>
 80055ac:	6819      	ldr	r1, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	1809      	adds	r1, r1, r0
 80055b2:	6021      	str	r1, [r4, #0]
 80055b4:	e7ee      	b.n	8005594 <_free_r+0x20>
 80055b6:	001a      	movs	r2, r3
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <_free_r+0x4e>
 80055be:	42a3      	cmp	r3, r4
 80055c0:	d9f9      	bls.n	80055b6 <_free_r+0x42>
 80055c2:	6811      	ldr	r1, [r2, #0]
 80055c4:	1850      	adds	r0, r2, r1
 80055c6:	42a0      	cmp	r0, r4
 80055c8:	d10b      	bne.n	80055e2 <_free_r+0x6e>
 80055ca:	6820      	ldr	r0, [r4, #0]
 80055cc:	1809      	adds	r1, r1, r0
 80055ce:	1850      	adds	r0, r2, r1
 80055d0:	6011      	str	r1, [r2, #0]
 80055d2:	4283      	cmp	r3, r0
 80055d4:	d1e0      	bne.n	8005598 <_free_r+0x24>
 80055d6:	6818      	ldr	r0, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	1841      	adds	r1, r0, r1
 80055dc:	6011      	str	r1, [r2, #0]
 80055de:	6053      	str	r3, [r2, #4]
 80055e0:	e7da      	b.n	8005598 <_free_r+0x24>
 80055e2:	42a0      	cmp	r0, r4
 80055e4:	d902      	bls.n	80055ec <_free_r+0x78>
 80055e6:	230c      	movs	r3, #12
 80055e8:	602b      	str	r3, [r5, #0]
 80055ea:	e7d5      	b.n	8005598 <_free_r+0x24>
 80055ec:	6820      	ldr	r0, [r4, #0]
 80055ee:	1821      	adds	r1, r4, r0
 80055f0:	428b      	cmp	r3, r1
 80055f2:	d103      	bne.n	80055fc <_free_r+0x88>
 80055f4:	6819      	ldr	r1, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	1809      	adds	r1, r1, r0
 80055fa:	6021      	str	r1, [r4, #0]
 80055fc:	6063      	str	r3, [r4, #4]
 80055fe:	6054      	str	r4, [r2, #4]
 8005600:	e7ca      	b.n	8005598 <_free_r+0x24>
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	20000288 	.word	0x20000288

08005608 <__sflush_r>:
 8005608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800560a:	898b      	ldrh	r3, [r1, #12]
 800560c:	0005      	movs	r5, r0
 800560e:	000c      	movs	r4, r1
 8005610:	071a      	lsls	r2, r3, #28
 8005612:	d45c      	bmi.n	80056ce <__sflush_r+0xc6>
 8005614:	684a      	ldr	r2, [r1, #4]
 8005616:	2a00      	cmp	r2, #0
 8005618:	dc04      	bgt.n	8005624 <__sflush_r+0x1c>
 800561a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800561c:	2a00      	cmp	r2, #0
 800561e:	dc01      	bgt.n	8005624 <__sflush_r+0x1c>
 8005620:	2000      	movs	r0, #0
 8005622:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005624:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005626:	2f00      	cmp	r7, #0
 8005628:	d0fa      	beq.n	8005620 <__sflush_r+0x18>
 800562a:	2200      	movs	r2, #0
 800562c:	2080      	movs	r0, #128	; 0x80
 800562e:	682e      	ldr	r6, [r5, #0]
 8005630:	602a      	str	r2, [r5, #0]
 8005632:	001a      	movs	r2, r3
 8005634:	0140      	lsls	r0, r0, #5
 8005636:	6a21      	ldr	r1, [r4, #32]
 8005638:	4002      	ands	r2, r0
 800563a:	4203      	tst	r3, r0
 800563c:	d034      	beq.n	80056a8 <__sflush_r+0xa0>
 800563e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	075b      	lsls	r3, r3, #29
 8005644:	d506      	bpl.n	8005654 <__sflush_r+0x4c>
 8005646:	6863      	ldr	r3, [r4, #4]
 8005648:	1ac0      	subs	r0, r0, r3
 800564a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <__sflush_r+0x4c>
 8005650:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005652:	1ac0      	subs	r0, r0, r3
 8005654:	0002      	movs	r2, r0
 8005656:	2300      	movs	r3, #0
 8005658:	0028      	movs	r0, r5
 800565a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800565c:	6a21      	ldr	r1, [r4, #32]
 800565e:	47b8      	blx	r7
 8005660:	89a2      	ldrh	r2, [r4, #12]
 8005662:	1c43      	adds	r3, r0, #1
 8005664:	d106      	bne.n	8005674 <__sflush_r+0x6c>
 8005666:	6829      	ldr	r1, [r5, #0]
 8005668:	291d      	cmp	r1, #29
 800566a:	d82c      	bhi.n	80056c6 <__sflush_r+0xbe>
 800566c:	4b2a      	ldr	r3, [pc, #168]	; (8005718 <__sflush_r+0x110>)
 800566e:	410b      	asrs	r3, r1
 8005670:	07db      	lsls	r3, r3, #31
 8005672:	d428      	bmi.n	80056c6 <__sflush_r+0xbe>
 8005674:	2300      	movs	r3, #0
 8005676:	6063      	str	r3, [r4, #4]
 8005678:	6923      	ldr	r3, [r4, #16]
 800567a:	6023      	str	r3, [r4, #0]
 800567c:	04d2      	lsls	r2, r2, #19
 800567e:	d505      	bpl.n	800568c <__sflush_r+0x84>
 8005680:	1c43      	adds	r3, r0, #1
 8005682:	d102      	bne.n	800568a <__sflush_r+0x82>
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d100      	bne.n	800568c <__sflush_r+0x84>
 800568a:	6560      	str	r0, [r4, #84]	; 0x54
 800568c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800568e:	602e      	str	r6, [r5, #0]
 8005690:	2900      	cmp	r1, #0
 8005692:	d0c5      	beq.n	8005620 <__sflush_r+0x18>
 8005694:	0023      	movs	r3, r4
 8005696:	3344      	adds	r3, #68	; 0x44
 8005698:	4299      	cmp	r1, r3
 800569a:	d002      	beq.n	80056a2 <__sflush_r+0x9a>
 800569c:	0028      	movs	r0, r5
 800569e:	f7ff ff69 	bl	8005574 <_free_r>
 80056a2:	2000      	movs	r0, #0
 80056a4:	6360      	str	r0, [r4, #52]	; 0x34
 80056a6:	e7bc      	b.n	8005622 <__sflush_r+0x1a>
 80056a8:	2301      	movs	r3, #1
 80056aa:	0028      	movs	r0, r5
 80056ac:	47b8      	blx	r7
 80056ae:	1c43      	adds	r3, r0, #1
 80056b0:	d1c6      	bne.n	8005640 <__sflush_r+0x38>
 80056b2:	682b      	ldr	r3, [r5, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0c3      	beq.n	8005640 <__sflush_r+0x38>
 80056b8:	2b1d      	cmp	r3, #29
 80056ba:	d001      	beq.n	80056c0 <__sflush_r+0xb8>
 80056bc:	2b16      	cmp	r3, #22
 80056be:	d101      	bne.n	80056c4 <__sflush_r+0xbc>
 80056c0:	602e      	str	r6, [r5, #0]
 80056c2:	e7ad      	b.n	8005620 <__sflush_r+0x18>
 80056c4:	89a2      	ldrh	r2, [r4, #12]
 80056c6:	2340      	movs	r3, #64	; 0x40
 80056c8:	4313      	orrs	r3, r2
 80056ca:	81a3      	strh	r3, [r4, #12]
 80056cc:	e7a9      	b.n	8005622 <__sflush_r+0x1a>
 80056ce:	690e      	ldr	r6, [r1, #16]
 80056d0:	2e00      	cmp	r6, #0
 80056d2:	d0a5      	beq.n	8005620 <__sflush_r+0x18>
 80056d4:	680f      	ldr	r7, [r1, #0]
 80056d6:	600e      	str	r6, [r1, #0]
 80056d8:	1bba      	subs	r2, r7, r6
 80056da:	9201      	str	r2, [sp, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	079b      	lsls	r3, r3, #30
 80056e0:	d100      	bne.n	80056e4 <__sflush_r+0xdc>
 80056e2:	694a      	ldr	r2, [r1, #20]
 80056e4:	60a2      	str	r2, [r4, #8]
 80056e6:	9b01      	ldr	r3, [sp, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	dd99      	ble.n	8005620 <__sflush_r+0x18>
 80056ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80056ee:	0032      	movs	r2, r6
 80056f0:	001f      	movs	r7, r3
 80056f2:	0028      	movs	r0, r5
 80056f4:	9b01      	ldr	r3, [sp, #4]
 80056f6:	6a21      	ldr	r1, [r4, #32]
 80056f8:	47b8      	blx	r7
 80056fa:	2800      	cmp	r0, #0
 80056fc:	dc06      	bgt.n	800570c <__sflush_r+0x104>
 80056fe:	2340      	movs	r3, #64	; 0x40
 8005700:	2001      	movs	r0, #1
 8005702:	89a2      	ldrh	r2, [r4, #12]
 8005704:	4240      	negs	r0, r0
 8005706:	4313      	orrs	r3, r2
 8005708:	81a3      	strh	r3, [r4, #12]
 800570a:	e78a      	b.n	8005622 <__sflush_r+0x1a>
 800570c:	9b01      	ldr	r3, [sp, #4]
 800570e:	1836      	adds	r6, r6, r0
 8005710:	1a1b      	subs	r3, r3, r0
 8005712:	9301      	str	r3, [sp, #4]
 8005714:	e7e7      	b.n	80056e6 <__sflush_r+0xde>
 8005716:	46c0      	nop			; (mov r8, r8)
 8005718:	dfbffffe 	.word	0xdfbffffe

0800571c <_fflush_r>:
 800571c:	690b      	ldr	r3, [r1, #16]
 800571e:	b570      	push	{r4, r5, r6, lr}
 8005720:	0005      	movs	r5, r0
 8005722:	000c      	movs	r4, r1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d102      	bne.n	800572e <_fflush_r+0x12>
 8005728:	2500      	movs	r5, #0
 800572a:	0028      	movs	r0, r5
 800572c:	bd70      	pop	{r4, r5, r6, pc}
 800572e:	2800      	cmp	r0, #0
 8005730:	d004      	beq.n	800573c <_fflush_r+0x20>
 8005732:	6a03      	ldr	r3, [r0, #32]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <_fflush_r+0x20>
 8005738:	f7ff fe06 	bl	8005348 <__sinit>
 800573c:	220c      	movs	r2, #12
 800573e:	5ea3      	ldrsh	r3, [r4, r2]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d0f1      	beq.n	8005728 <_fflush_r+0xc>
 8005744:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005746:	07d2      	lsls	r2, r2, #31
 8005748:	d404      	bmi.n	8005754 <_fflush_r+0x38>
 800574a:	059b      	lsls	r3, r3, #22
 800574c:	d402      	bmi.n	8005754 <_fflush_r+0x38>
 800574e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005750:	f7ff ff0d 	bl	800556e <__retarget_lock_acquire_recursive>
 8005754:	0028      	movs	r0, r5
 8005756:	0021      	movs	r1, r4
 8005758:	f7ff ff56 	bl	8005608 <__sflush_r>
 800575c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800575e:	0005      	movs	r5, r0
 8005760:	07db      	lsls	r3, r3, #31
 8005762:	d4e2      	bmi.n	800572a <_fflush_r+0xe>
 8005764:	89a3      	ldrh	r3, [r4, #12]
 8005766:	059b      	lsls	r3, r3, #22
 8005768:	d4df      	bmi.n	800572a <_fflush_r+0xe>
 800576a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800576c:	f7ff ff00 	bl	8005570 <__retarget_lock_release_recursive>
 8005770:	e7db      	b.n	800572a <_fflush_r+0xe>
	...

08005774 <_init>:
 8005774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005776:	46c0      	nop			; (mov r8, r8)
 8005778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800577a:	bc08      	pop	{r3}
 800577c:	469e      	mov	lr, r3
 800577e:	4770      	bx	lr

08005780 <_fini>:
 8005780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005786:	bc08      	pop	{r3}
 8005788:	469e      	mov	lr, r3
 800578a:	4770      	bx	lr
