INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/D_latch/D_latch_file/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/D_latch/D_latch_file/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/D_latch/D_latch_file/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/D_latch/D_latch/D_latch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
