
---------- Begin Simulation Statistics ---------
sim_seconds                                  1.229794                       # Number of seconds simulated
sim_ticks                                1229794332500                       # Number of ticks simulated
final_tick                               1229794332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 655725                       # Simulator instruction rate (inst/s)
host_op_rate                                   955965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1612812647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832956                       # Number of bytes of host memory used
host_seconds                                   762.52                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           62208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       175810624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          175872832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        62208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     92956736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92956736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2747041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2748013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1452449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1452449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              50584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          142959371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143009955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         50584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75587221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75587221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75587221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             50584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         142959371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218597176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2748013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1452449                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2748013                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1452449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              175689216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92942528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               175872832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92956736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1278464                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            169471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            171006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            169999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            167793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           174706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           176151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93448                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1225472743500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2748013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1452449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2709743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       855491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.008849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.682675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.306837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       413903     48.38%     48.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       133927     15.65%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38604      4.51%     68.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31259      3.65%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75101      8.78%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10458      1.22%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9257      1.08%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12830      1.50%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130152     15.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       855491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.927950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.662790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.788846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         88706     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           41      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72415     81.59%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              784      0.88%     82.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15375     17.32%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88758                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25680243750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             77151693750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13725720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9354.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28104.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2164136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1177744                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     291747.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3198416760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1745167875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10661375400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4696140240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          80324000640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         331861952925                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         446768053500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           879255107340                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.962620                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 740852228250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41065440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  447874061750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3269095200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1783732500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10750747800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4714290720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          80324000640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         336478657950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         442718312250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           880038837060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.599906                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 734072112750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41065440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  454654177250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2459588665                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2459588665                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4750314                       # number of replacements
system.cpu.dcache.tags.tagsinuse           506.244348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           300070967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4750826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.161852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21683732500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   506.244348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1224037998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1224037998                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    225095553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225095553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74975414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74975414                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     300070967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        300070967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    300070967                       # number of overall hits
system.cpu.dcache.overall_hits::total       300070967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2954143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2954143                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1731147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1731147                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      4685290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4685290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4750826                       # number of overall misses
system.cpu.dcache.overall_misses::total       4750826                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 126005090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126005090000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 115186058000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115186058000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 241191148000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241191148000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 241191148000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241191148000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012954                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022568                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022568                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015586                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42653.686704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42653.686704                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66537.421721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66537.421721                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51478.381914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51478.381914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50768.255457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50768.255457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1203770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.633905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2309652                       # number of writebacks
system.cpu.dcache.writebacks::total           2309652                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2954143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2954143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1731147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1731147                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4685290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4685290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4750826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4750826                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 123050947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123050947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 113454911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 113454911000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5628892918                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5628892918                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 236505858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 236505858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 242134750918                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 242134750918                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015586                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41653.686704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41653.686704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65537.421721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65537.421721                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85890.089691                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85890.089691                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50478.381914                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50478.381914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50966.874164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50966.874164                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               276                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.529312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817804                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          687130.673327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.529312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.496611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          725                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687819806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687819806                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817804                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817804                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817804                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817804                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817804                       # number of overall hits
system.cpu.icache.overall_hits::total       687817804                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76694500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76694500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76694500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76694500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76694500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76694500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76617.882118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76617.882118                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76617.882118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76617.882118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76617.882118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76617.882118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu.icache.writebacks::total               276                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75693500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75693500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75617.882118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75617.882118                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75617.882118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75617.882118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75617.882118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75617.882118                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2739120                       # number of replacements
system.l2.tags.tagsinuse                 15964.820206                       # Cycle average of tags in use
system.l2.tags.total_refs                     5002144                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2755418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.815385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45310961500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7846.334997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.697721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8110.787487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.478902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.495043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994751                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13988981                       # Number of tag accesses
system.l2.tags.data_accesses                 13988981                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2309652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2309652                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              276                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             388801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                388801                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1614984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1614984                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2003785                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2003814                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   29                       # number of overall hits
system.l2.overall_hits::cpu.data              2003785                       # number of overall hits
system.l2.overall_hits::total                 2003814                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1342346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1342346                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              972                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1404695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1404695                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 972                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2747041                       # number of demand (read+write) misses
system.l2.demand_misses::total                2748013                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                972                       # number of overall misses
system.l2.overall_misses::cpu.data            2747041                       # number of overall misses
system.l2.overall_misses::total               2748013                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 106775723500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106775723500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73886500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73886500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107192869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107192869000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73886500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  213968592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214042479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73886500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 213968592500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214042479000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2309652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2309652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          276                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1731147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1731147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3019679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3019679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4750826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4751827                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4750826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4751827                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.775408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775408                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.971029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971029                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.465180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465180                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.971029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.578224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.578307                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.971029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.578224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.578307                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79544.114185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79544.114185                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76014.917695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76014.917695                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76310.422547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76310.422547                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76014.917695                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77890.571164                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77889.907726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76014.917695                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77890.571164                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77889.907726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1452449                       # number of writebacks
system.l2.writebacks::total                   1452449                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        13510                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13510                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1342346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1342346                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          972                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1404695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1404695                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2747041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2748013                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2747041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2748013                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  93352263500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93352263500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64166500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64166500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  93145919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93145919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 186498182500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186562349000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 186498182500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186562349000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.775408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.775408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.971029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.465180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.465180                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.971029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.578224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.578307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.971029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.578224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.578307                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69544.114185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69544.114185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66014.917695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66014.917695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66310.422547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66310.422547                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66014.917695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67890.571164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67889.907726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66014.917695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67890.571164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67889.907726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1405667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1452449                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1278464                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1342346                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1342346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1405667                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8226939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8226939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8226939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    268829568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    268829568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               268829568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5478926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5478926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5478926                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11319728500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14585089000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9502417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4750590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21717                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        21717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3020680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3762101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3727332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1731147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1731147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3019679                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14251965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14254243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    451870592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              451952320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2739120                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7490947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053766                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7469229     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21718      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7490947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7061136500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7126239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
