

================================================================
== Synthesis Summary Report of 'constraint_layer_top'
================================================================
+ General Information: 
    * Date:           Fri Jul 26 22:40:00 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        constraint_layer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |         Modules        | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |         & Loops        | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ constraint_layer_top  |    II|  0.28|       22|  220.000|         -|        1|     -|       yes|     -|  4 (4%)|  554 (1%)|  720 (3%)|    -|
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------------------+-------+-----------+----------+
| Port             | Mode  | Direction | Bitwidth |
+------------------+-------+-----------+----------+
| encoded_input_0  | ap_hs | in        | 16       |
| encoded_input_1  | ap_hs | in        | 16       |
| encoded_output_0 | ap_hs | out       | 16       |
| encoded_output_1 | ap_hs | out       | 16       |
+------------------+-------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------------------------+
| Argument       | Direction | Datatype                             |
+----------------+-----------+--------------------------------------+
| encoded_input  | in        | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>* |
| encoded_output | out       | ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>* |
+----------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------------+-------------------------+---------+
| Argument       | HW Interface            | HW Type |
+----------------+-------------------------+---------+
| encoded_input  | encoded_input_0_ap_vld  | port    |
| encoded_input  | encoded_input_0         | port    |
| encoded_input  | encoded_input_0_ap_ack  | port    |
| encoded_input  | encoded_input_1_ap_vld  | port    |
| encoded_input  | encoded_input_1         | port    |
| encoded_input  | encoded_input_1_ap_ack  | port    |
| encoded_output | encoded_output_0_ap_ack | port    |
| encoded_output | encoded_output_0        | port    |
| encoded_output | encoded_output_0_ap_vld | port    |
| encoded_output | encoded_output_1_ap_ack | port    |
| encoded_output | encoded_output_1        | port    |
| encoded_output | encoded_output_1_ap_vld | port    |
+----------------+-------------------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                               | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + constraint_layer_top             | 4   |        |               |        |           |         |
|   mac_muladd_16s_16s_26s_26_4_1_U5 | 1   |        | mul_ln13      | mul    | dsp_slice | 3       |
|   mul_16s_16s_26_1_1_U1            | 1   |        | mul_ln13_1    | mul    | auto      | 0       |
|   mac_muladd_16s_16s_26s_26_4_1_U5 | 1   |        | add_ln13      | add    | dsp_slice | 3       |
|   add_ln91_fu_206_p2               |     |        | add_ln91      | add    | fabric    | 0       |
|   xor_ln91_fu_220_p2               |     |        | xor_ln91      | xor    | auto      | 0       |
|   s_fu_244_p2                      |     |        | s             | add    | fabric    | 0       |
|   q_fu_250_p3                      |     |        | q             | select | auto_sel  | 0       |
|   q_star_fu_257_p3                 |     |        | q_star        | select | auto_sel  | 0       |
|   q_1_2_in_in_i_fu_309_p3          |     |        | q_1_2_in_in_i | select | auto_sel  | 0       |
|   s_3_fu_317_p3                    |     |        | s_3           | select | auto_sel  | 0       |
|   s_4_fu_345_p2                    |     |        | s_4           | sub    | fabric    | 0       |
|   s_5_fu_365_p2                    |     |        | s_5           | add    | fabric    | 0       |
|   q_star_3_fu_378_p3               |     |        | q_star_3      | select | auto_sel  | 0       |
|   s_6_fu_385_p3                    |     |        | s_6           | select | auto_sel  | 0       |
|   s_7_fu_432_p2                    |     |        | s_7           | sub    | fabric    | 0       |
|   s_8_fu_446_p2                    |     |        | s_8           | add    | fabric    | 0       |
|   q_1_4_in_in_i_fu_452_p3          |     |        | q_1_4_in_in_i | select | auto_sel  | 0       |
|   s_9_fu_460_p3                    |     |        | s_9           | select | auto_sel  | 0       |
|   s_10_fu_488_p2                   |     |        | s_10          | sub    | fabric    | 0       |
|   s_11_fu_508_p2                   |     |        | s_11          | add    | fabric    | 0       |
|   q_star_6_fu_521_p3               |     |        | q_star_6      | select | auto_sel  | 0       |
|   s_12_fu_528_p3                   |     |        | s_12          | select | auto_sel  | 0       |
|   s_13_fu_575_p2                   |     |        | s_13          | sub    | fabric    | 0       |
|   s_14_fu_589_p2                   |     |        | s_14          | add    | fabric    | 0       |
|   q_1_6_in_in_i_fu_595_p3          |     |        | q_1_6_in_in_i | select | auto_sel  | 0       |
|   s_15_fu_603_p3                   |     |        | s_15          | select | auto_sel  | 0       |
|   s_16_fu_631_p2                   |     |        | s_16          | sub    | fabric    | 0       |
|   s_17_fu_651_p2                   |     |        | s_17          | add    | fabric    | 0       |
|   q_star_9_fu_664_p3               |     |        | q_star_9      | select | auto_sel  | 0       |
|   s_18_fu_671_p3                   |     |        | s_18          | select | auto_sel  | 0       |
|   s_19_fu_728_p2                   |     |        | s_19          | sub    | fabric    | 0       |
|   s_20_fu_742_p2                   |     |        | s_20          | add    | fabric    | 0       |
|   s_21_fu_760_p3                   |     |        | s_21          | select | auto_sel  | 0       |
|   empty_fu_752_p3                  |     |        | empty         | select | auto_sel  | 0       |
|   icmp_ln102_fu_772_p2             |     |        | icmp_ln102    | setgt  | auto      | 0       |
|   add_ln103_fu_778_p2              |     |        | add_ln103     | add    | fabric    | 0       |
|   select_ln102_fu_794_p3           |     |        | select_ln102  | select | auto_sel  | 0       |
|   udiv_9s_7ns_8_13_1_U2            |     |        | udiv_ln15     | udiv   | auto      | 12      |
|   mul_14ns_16s_26_1_1_U3           | 1   |        | mul_ln17      | mul    | auto      | 0       |
|   mul_14ns_16s_26_1_1_U4           | 1   |        | mul_ln19      | mul    | auto      | 0       |
+------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-------+--------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Type  | Options                  | Location                                                                                       | Messages                                                                        |
+-------+--------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| reset | variable= encoded_output | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8 in constraint_layer_top | Invalid variable in '#pragma HLS reset': expect variable to be static or global |
+-------+--------------------------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Type            | Options                                      | Location                                                                                                                     |
+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| interface       | mode=ap_hs port=encoded_input,encoded_output | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5 in constraint_layer_top, encoded_input,encoded_output |
| array_partition | variable=encoded_input complete dim=0        | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6 in constraint_layer_top, encoded_input                |
| array_partition | variable=encoded_output complete dim=0       | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:7 in constraint_layer_top, encoded_output               |
| pipeline        |                                              | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9 in constraint_layer_top                               |
| bind_op         | variable=sum_of_squares op=fmul impl=dsp     | ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 in constraint_layer_top, sum_of_squares              |
+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


