

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:27:55 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_Loop
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.236|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4060|  4060|  4060|  4060|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  4058|  4058|         5|          2|          1|  2028|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    624|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     300|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     366|   1073|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_401_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln36_fu_638_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_261_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln13_1_fu_407_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln16_fu_599_p2       |     +    |      0|  0|  15|           6|           1|
    |add_ln29_1_fu_541_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_552_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_583_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_510_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_768_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_736_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_461_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_413_p2              |     +    |      0|  0|  12|           1|           3|
    |i_fu_391_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_594_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_327_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_577_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_535_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_762_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln13_fu_361_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln29_1_fu_720_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_844_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_850_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_309_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_321_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_714_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_255_p2      |   icmp   |      0|  0|  13|          11|           6|
    |icmp_ln13_fu_267_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln16_fu_315_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln20_1_fu_627_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_303_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_684_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_696_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_702_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_808_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_814_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_826_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_832_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_678_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_1_fu_355_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_373_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_367_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_1_fu_486_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_249_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_708_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_820_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_838_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_690_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_341_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_442_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_447_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_4_fu_454_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_5_fu_613_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln13_fu_434_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln16_1_fu_379_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_475_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_3_fu_492_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_4_fu_503_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_5_fu_605_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln16_fu_619_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln29_2_fu_273_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_3_fu_419_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_4_fu_289_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_726_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln13_fu_349_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_297_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 624|         345|         315|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_205_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_159_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten22_phi_fu_171_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten59_phi_fu_148_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_193_p4    |   9|          2|    6|         12|
    |ap_phi_mux_max_0_phi_fu_217_p4             |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_229_p4             |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_182_p4               |   9|          2|    4|          8|
    |c_0_reg_201                                |   9|          2|    4|          8|
    |f_0_reg_155                                |   9|          2|    3|          6|
    |grp_fu_236_p0                              |  15|          3|   32|         96|
    |grp_fu_236_p1                              |  15|          3|   32|         96|
    |indvar_flatten22_reg_167                   |   9|          2|    9|         18|
    |indvar_flatten59_reg_144                   |   9|          2|   11|         22|
    |indvar_flatten_reg_189                     |   9|          2|    6|         12|
    |max_0_reg_213                              |   9|          2|   32|         64|
    |mpr_0_reg_225                              |   9|          2|    2|          4|
    |r_0_reg_178                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 210|         45|  208|        483|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_881                 |  11|   0|   11|          0|
    |add_ln13_1_reg_932               |   9|   0|    9|          0|
    |add_ln36_1_reg_1013              |  11|   0|   11|          0|
    |and_ln13_reg_909                 |   1|   0|    1|          0|
    |and_ln29_5_reg_898               |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_201                      |   4|   0|    4|          0|
    |conv_out_load_1_reg_995          |  32|   0|   32|          0|
    |conv_out_load_reg_988            |  32|   0|   32|          0|
    |f_0_reg_155                      |   3|   0|    3|          0|
    |icmp_ln10_reg_877                |   1|   0|    1|          0|
    |icmp_ln10_reg_877_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_886                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_1002             |   1|   0|    1|          0|
    |indvar_flatten22_reg_167         |   9|   0|    9|          0|
    |indvar_flatten59_reg_144         |  11|   0|   11|          0|
    |indvar_flatten_reg_189           |   6|   0|    6|          0|
    |max_0_reg_213                    |  32|   0|   32|          0|
    |mpr_0_reg_225                    |   2|   0|    2|          0|
    |mpr_reg_965                      |   2|   0|    2|          0|
    |mul_ln29_reg_926                 |  10|   0|   10|          0|
    |or_ln16_1_reg_916                |   1|   0|    1|          0|
    |or_ln27_reg_872                  |   4|   0|    5|          1|
    |r_0_reg_178                      |   4|   0|    4|          0|
    |r_reg_904                        |   4|   0|    4|          0|
    |select_ln13_2_reg_943            |   4|   0|    4|          0|
    |select_ln13_5_reg_976            |   9|   0|    9|          0|
    |select_ln16_1_reg_921            |   2|   0|    2|          0|
    |select_ln16_4_reg_949            |   4|   0|    4|          0|
    |select_ln16_5_reg_971            |   6|   0|    6|          0|
    |select_ln16_reg_981              |  32|   0|   32|          0|
    |select_ln29_2_reg_893            |   4|   0|    4|          0|
    |select_ln29_3_reg_937            |   3|   0|    3|          0|
    |select_ln29_reg_1006             |  32|   0|   32|          0|
    |shl_ln1_reg_867                  |   4|   0|    5|          1|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 300|   0|  302|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i11 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [maxpool/max_pool.cpp:10]   --->   Operation 12 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_3, %ifFalse ]" [maxpool/max_pool.cpp:29]   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i9 [ 0, %0 ], [ %select_ln13_5, %ifFalse ]" [maxpool/max_pool.cpp:13]   --->   Operation 14 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_2, %ifFalse ]" [maxpool/max_pool.cpp:13]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln16_5, %ifFalse ]" [maxpool/max_pool.cpp:16]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln16_4, %ifFalse ]" [maxpool/max_pool.cpp:16]   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln29_1, %ifFalse ]" [maxpool/max_pool.cpp:29]   --->   Operation 18 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 19 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 20 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 21 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.88ns)   --->   "%icmp_ln10 = icmp eq i11 %indvar_flatten59, -20" [maxpool/max_pool.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %indvar_flatten59, 1" [maxpool/max_pool.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [maxpool/max_pool.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %indvar_flatten22, -174" [maxpool/max_pool.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 26 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [maxpool/max_pool.cpp:29]   --->   Operation 28 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [maxpool/max_pool.cpp:29]   --->   Operation 29 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 30 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln29_4 = and i1 %icmp_ln20, %xor_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 31 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %indvar_flatten, 26" [maxpool/max_pool.cpp:16]   --->   Operation 32 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln29_5 = and i1 %icmp_ln16, %xor_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 33 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_2" [maxpool/max_pool.cpp:13]   --->   Operation 34 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 35 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln13_1 = select i1 %and_ln29_5, i5 %shl_ln26_mid1, i5 %select_ln29_4" [maxpool/max_pool.cpp:13]   --->   Operation 36 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln16, true" [maxpool/max_pool.cpp:13]   --->   Operation 37 'xor' 'xor_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13_1 = or i1 %icmp_ln13, %xor_ln13" [maxpool/max_pool.cpp:13]   --->   Operation 38 'or' 'or_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln29_4, %or_ln13_1" [maxpool/max_pool.cpp:13]   --->   Operation 39 'and' 'and_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%or_ln16 = or i1 %and_ln13, %and_ln29_5" [maxpool/max_pool.cpp:16]   --->   Operation 40 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_1 = or i1 %or_ln16, %icmp_ln13" [maxpool/max_pool.cpp:16]   --->   Operation 41 'or' 'or_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln16_1 = select i1 %or_ln16_1, i2 0, i2 %mpr_0" [maxpool/max_pool.cpp:16]   --->   Operation 42 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%zext_ln20 = zext i2 %select_ln16_1 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 43 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns) (out node of the LUT)   --->   "%i = add i5 %select_ln13_1, %zext_ln20" [maxpool/max_pool.cpp:26]   --->   Operation 44 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [maxpool/max_pool.cpp:29]   --->   Operation 45 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 46 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 %indvar_flatten22, 1" [maxpool/max_pool.cpp:13]   --->   Operation 47 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.5>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [maxpool/max_pool.cpp:10]   --->   Operation 48 'add' 'f' <Predicate = (!icmp_ln10 & icmp_ln13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.98ns)   --->   "%select_ln29_3 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 49 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %select_ln29_3 to i13" [maxpool/max_pool.cpp:26]   --->   Operation 50 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%or_ln13 = or i1 %and_ln29_5, %icmp_ln13" [maxpool/max_pool.cpp:13]   --->   Operation 51 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.02ns)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [maxpool/max_pool.cpp:13]   --->   Operation 52 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.02ns)   --->   "%select_ln13_2 = select i1 %and_ln29_5, i4 %r, i4 %select_ln29_2" [maxpool/max_pool.cpp:13]   --->   Operation 53 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln13_3 = select i1 %or_ln13, i5 0, i5 %shl_ln1" [maxpool/max_pool.cpp:13]   --->   Operation 54 'select' 'select_ln13_3' <Predicate = (!icmp_ln10 & !and_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%select_ln13_4 = select i1 %or_ln13, i5 1, i5 %or_ln27" [maxpool/max_pool.cpp:13]   --->   Operation 55 'select' 'select_ln13_4' <Predicate = (!icmp_ln10 & !and_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [maxpool/max_pool.cpp:16]   --->   Operation 56 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 57 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln16_2 = select i1 %and_ln13, i5 %shl_ln27_mid1, i5 %select_ln13_3" [maxpool/max_pool.cpp:16]   --->   Operation 58 'select' 'select_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln16 = zext i5 %select_ln16_2 to i10" [maxpool/max_pool.cpp:16]   --->   Operation 59 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%or_ln27_1 = or i5 %shl_ln27_mid1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 60 'or' 'or_ln27_1' <Predicate = (!icmp_ln10 & and_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%select_ln16_3 = select i1 %and_ln13, i5 %or_ln27_1, i5 %select_ln13_4" [maxpool/max_pool.cpp:16]   --->   Operation 61 'select' 'select_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%zext_ln16_1 = zext i5 %select_ln16_3 to i10" [maxpool/max_pool.cpp:16]   --->   Operation 62 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln16_4 = select i1 %and_ln13, i4 %c, i4 %select_ln13" [maxpool/max_pool.cpp:16]   --->   Operation 63 'select' 'select_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29 = add i10 %zext_ln16, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 64 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 65 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i11 %tmp to i13" [maxpool/max_pool.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl3_cast, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 68 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %zext_ln26_1, %sub_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 69 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 70 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_2 = add i10 %zext_ln16_1, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 72 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 73 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 74 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp_2 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 75 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 76 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %zext_ln26_1, %sub_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 77 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 78 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 79 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 80 'load' 'conv_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 81 'load' 'conv_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 82 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %select_ln16_1" [maxpool/max_pool.cpp:20]   --->   Operation 82 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %indvar_flatten, 1" [maxpool/max_pool.cpp:16]   --->   Operation 83 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.18ns)   --->   "%select_ln16_5 = select i1 %or_ln13, i6 1, i6 %add_ln16" [maxpool/max_pool.cpp:16]   --->   Operation 84 'select' 'select_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.96ns)   --->   "%select_ln13_5 = select i1 %icmp_ln13, i9 1, i9 %add_ln13_1" [maxpool/max_pool.cpp:13]   --->   Operation 85 'select' 'select_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 86 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %or_ln16_1, float 0x3810000000000000, float %max_0" [maxpool/max_pool.cpp:16]   --->   Operation 87 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 88 'load' 'conv_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %select_ln16" [maxpool/max_pool.cpp:29]   --->   Operation 89 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 90 'load' 'conv_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [maxpool/max_pool.cpp:20]   --->   Operation 91 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [maxpool/max_pool.cpp:20]   --->   Operation 92 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln29_3 to i11" [maxpool/max_pool.cpp:26]   --->   Operation 93 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_2 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 94 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (3.49ns)   --->   "%mul_ln36 = mul i8 13, %zext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 95 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 96 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 98 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %select_ln16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 99 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 100 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 101 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_1, -1" [maxpool/max_pool.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 104 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 105 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 106 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 107 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 108 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load, %select_ln16" [maxpool/max_pool.cpp:29]   --->   Operation 109 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 110 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %select_ln16" [maxpool/max_pool.cpp:29]   --->   Operation 111 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 112 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %select_ln16_4 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 113 'zext' 'zext_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36_1, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 114 'add' 'add_ln36' <Predicate = (icmp_ln20_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 115 'bitconcatenate' 'p_shl5_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 116 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %tmp_3 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl5_cast, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 118 'sub' 'sub_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln26, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 119 'add' 'add_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 13.2>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2028, i64 2028, i64 2028) nounwind"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 125 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:22]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 127 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 129 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 130 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 131 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 133 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 134 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 135 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 136 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 138 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 139 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 140 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 141 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 142 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 143 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 144 'zext' 'zext_ln36_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 145 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 146 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 147 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 148 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln10           (br               ) [ 01111110]
indvar_flatten59  (phi              ) [ 00111110]
f_0               (phi              ) [ 00111110]
indvar_flatten22  (phi              ) [ 00111110]
r_0               (phi              ) [ 00111110]
indvar_flatten    (phi              ) [ 00111110]
c_0               (phi              ) [ 00111110]
max_0             (phi              ) [ 00101000]
mpr_0             (phi              ) [ 00111110]
shl_ln1           (bitconcatenate   ) [ 00010000]
or_ln27           (or               ) [ 00010000]
icmp_ln10         (icmp             ) [ 00111110]
add_ln10          (add              ) [ 01111110]
br_ln10           (br               ) [ 00000000]
icmp_ln13         (icmp             ) [ 00010000]
select_ln29_2     (select           ) [ 00010000]
shl_ln            (bitconcatenate   ) [ 00000000]
select_ln29_4     (select           ) [ 00000000]
xor_ln29          (xor              ) [ 00000000]
icmp_ln20         (icmp             ) [ 00000000]
and_ln29_4        (and              ) [ 00000000]
icmp_ln16         (icmp             ) [ 00000000]
and_ln29_5        (and              ) [ 00010000]
r                 (add              ) [ 00010000]
shl_ln26_mid1     (bitconcatenate   ) [ 00000000]
select_ln13_1     (select           ) [ 00000000]
xor_ln13          (xor              ) [ 00000000]
or_ln13_1         (or               ) [ 00000000]
and_ln13          (and              ) [ 00010000]
or_ln16           (or               ) [ 00000000]
or_ln16_1         (or               ) [ 00111000]
select_ln16_1     (select           ) [ 00010000]
zext_ln20         (zext             ) [ 00000000]
i                 (add              ) [ 00000000]
zext_ln29         (zext             ) [ 00000000]
mul_ln29          (mul              ) [ 00010000]
add_ln13_1        (add              ) [ 00010000]
f                 (add              ) [ 00000000]
select_ln29_3     (select           ) [ 01111110]
zext_ln26_1       (zext             ) [ 00000000]
or_ln13           (or               ) [ 00000000]
select_ln13       (select           ) [ 00000000]
select_ln13_2     (select           ) [ 01111110]
select_ln13_3     (select           ) [ 00000000]
select_ln13_4     (select           ) [ 00000000]
c                 (add              ) [ 00000000]
shl_ln27_mid1     (bitconcatenate   ) [ 00000000]
select_ln16_2     (select           ) [ 00000000]
zext_ln16         (zext             ) [ 00000000]
or_ln27_1         (or               ) [ 00000000]
select_ln16_3     (select           ) [ 00000000]
zext_ln16_1       (zext             ) [ 00000000]
select_ln16_4     (select           ) [ 01111110]
add_ln29          (add              ) [ 00000000]
p_shl3_cast       (bitconcatenate   ) [ 00000000]
tmp               (bitconcatenate   ) [ 00000000]
zext_ln29_1       (zext             ) [ 00000000]
sub_ln29          (sub              ) [ 00000000]
add_ln29_1        (add              ) [ 00000000]
zext_ln29_2       (zext             ) [ 00000000]
conv_out_addr     (getelementptr    ) [ 00101000]
add_ln29_2        (add              ) [ 00000000]
p_shl_cast        (bitconcatenate   ) [ 00000000]
tmp_2             (bitconcatenate   ) [ 00000000]
zext_ln29_3       (zext             ) [ 00000000]
sub_ln29_1        (sub              ) [ 00000000]
add_ln29_3        (add              ) [ 00000000]
zext_ln29_4       (zext             ) [ 00000000]
conv_out_addr_1   (getelementptr    ) [ 00101000]
mpr               (add              ) [ 01111110]
add_ln16          (add              ) [ 00000000]
select_ln16_5     (select           ) [ 01111110]
select_ln13_5     (select           ) [ 01111110]
br_ln0            (br               ) [ 01111110]
select_ln16       (select           ) [ 00010100]
conv_out_load     (load             ) [ 00010100]
conv_out_load_1   (load             ) [ 00110110]
icmp_ln20_1       (icmp             ) [ 00110110]
br_ln20           (br               ) [ 00000000]
zext_ln26         (zext             ) [ 00000000]
zext_ln36         (zext             ) [ 00000000]
mul_ln36          (mul              ) [ 00000000]
bitcast_ln29      (bitcast          ) [ 00000000]
tmp_1             (partselect       ) [ 00000000]
trunc_ln29        (trunc            ) [ 00000000]
bitcast_ln29_1    (bitcast          ) [ 00000000]
tmp_5             (partselect       ) [ 00000000]
trunc_ln29_1      (trunc            ) [ 00000000]
icmp_ln29         (icmp             ) [ 00000000]
icmp_ln29_1       (icmp             ) [ 00000000]
or_ln29           (or               ) [ 00000000]
icmp_ln29_2       (icmp             ) [ 00000000]
icmp_ln29_3       (icmp             ) [ 00000000]
or_ln29_1         (or               ) [ 00000000]
and_ln29          (and              ) [ 00000000]
tmp_6             (fcmp             ) [ 00000000]
and_ln29_1        (and              ) [ 00000000]
select_ln29       (select           ) [ 00100010]
zext_ln36_1       (zext             ) [ 00000000]
add_ln36          (add              ) [ 00000000]
p_shl5_cast       (bitconcatenate   ) [ 00000000]
tmp_3             (bitconcatenate   ) [ 00000000]
zext_ln36_2       (zext             ) [ 00000000]
sub_ln36          (sub              ) [ 00000000]
add_ln36_1        (add              ) [ 00100010]
specloopname_ln0  (specloopname     ) [ 00000000]
empty             (speclooptripcount) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
specloopname_ln21 (specloopname     ) [ 00000000]
tmp_4             (specregionbegin  ) [ 00000000]
specpipeline_ln22 (specpipeline     ) [ 00000000]
bitcast_ln29_2    (bitcast          ) [ 00000000]
tmp_7             (partselect       ) [ 00000000]
trunc_ln29_2      (trunc            ) [ 00000000]
bitcast_ln29_3    (bitcast          ) [ 00000000]
tmp_8             (partselect       ) [ 00000000]
trunc_ln29_3      (trunc            ) [ 00000000]
icmp_ln29_4       (icmp             ) [ 00000000]
icmp_ln29_5       (icmp             ) [ 00000000]
or_ln29_2         (or               ) [ 00000000]
icmp_ln29_6       (icmp             ) [ 00000000]
icmp_ln29_7       (icmp             ) [ 00000000]
or_ln29_3         (or               ) [ 00000000]
and_ln29_2        (and              ) [ 00000000]
tmp_9             (fcmp             ) [ 00000000]
and_ln29_3        (and              ) [ 00000000]
select_ln29_1     (select           ) [ 01110000]
empty_4           (specregionend    ) [ 00000000]
zext_ln36_3       (zext             ) [ 00000000]
max_pool_out_addr (getelementptr    ) [ 00000000]
store_ln36        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
ret_ln40          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="conv_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_out_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="13" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_load/3 conv_out_load_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_pool_out_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln36_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten59_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten59_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="f_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="1"/>
<pin id="157" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="f_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="3" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten22_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten22_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="9" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="r_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="4" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="6" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="4" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="max_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="max_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="mpr_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="mpr_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="2" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/4 tmp_9/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln27_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln10_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln13_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln29_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln29_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln29_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln20_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="and_ln29_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln16_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln29_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln26_mid1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln13_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln13_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln13_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln13_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln16_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln16_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln16_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="0" index="2" bw="2" slack="0"/>
<pin id="383" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln20_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln29_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln29_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln13_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="f_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="1"/>
<pin id="416" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln29_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="0" index="2" bw="3" slack="1"/>
<pin id="423" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln26_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln13_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="1"/>
<pin id="438" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln13_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="4" slack="1"/>
<pin id="445" dir="0" index="2" bw="4" slack="1"/>
<pin id="446" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln13_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="1"/>
<pin id="451" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln13_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="1"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="c_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln27_mid1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln16_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln16_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln27_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln16_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_3/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln16_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln16_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="0" index="2" bw="4" slack="0"/>
<pin id="507" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_4/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="1"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_shl3_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="0"/>
<pin id="525" dir="0" index="1" bw="10" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln29_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln29_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln29_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="13" slack="0"/>
<pin id="544" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln29_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln29_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="1"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_shl_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="0" index="1" bw="10" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="0" index="1" bw="10" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln29_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="0"/>
<pin id="575" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln29_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="0"/>
<pin id="580" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln29_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="0" index="1" bw="13" slack="0"/>
<pin id="586" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln29_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="13" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mpr_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="1"/>
<pin id="597" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln16_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="1"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln16_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="0"/>
<pin id="608" dir="0" index="2" bw="6" slack="0"/>
<pin id="609" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_5/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln13_5_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="9" slack="0"/>
<pin id="616" dir="0" index="2" bw="9" slack="1"/>
<pin id="617" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln16_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="2"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln20_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="1"/>
<pin id="629" dir="0" index="1" bw="2" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln26_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="2"/>
<pin id="634" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln36_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="2"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="mul_ln36_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="4" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="bitcast_ln29_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln29_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="bitcast_ln29_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln29_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln29_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln29_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="23" slack="0"/>
<pin id="686" dir="0" index="1" bw="23" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln29_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln29_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln29_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="23" slack="0"/>
<pin id="704" dir="0" index="1" bw="23" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln29_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln29_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln29_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln29_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="0" index="2" bw="32" slack="1"/>
<pin id="730" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln36_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="2"/>
<pin id="735" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln36_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_shl5_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln36_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sub_ln36_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="0" index="1" bw="9" slack="0"/>
<pin id="765" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln36_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="11" slack="0"/>
<pin id="771" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="bitcast_ln29_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="2"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_7_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln29_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="bitcast_ln29_3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_8_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="0" index="3" bw="6" slack="0"/>
<pin id="799" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln29_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln29_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln29_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="23" slack="0"/>
<pin id="816" dir="0" index="1" bw="23" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln29_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln29_6_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln29_7_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="23" slack="0"/>
<pin id="834" dir="0" index="1" bw="23" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln29_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln29_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="and_ln29_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln29_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="2"/>
<pin id="859" dir="0" index="2" bw="32" slack="1"/>
<pin id="860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln36_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="1"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/6 "/>
</bind>
</comp>

<comp id="867" class="1005" name="shl_ln1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="1"/>
<pin id="869" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="or_ln27_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln10_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="881" class="1005" name="add_ln10_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="0"/>
<pin id="883" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="886" class="1005" name="icmp_ln13_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="893" class="1005" name="select_ln29_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="and_ln29_5_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29_5 "/>
</bind>
</comp>

<comp id="904" class="1005" name="r_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="1"/>
<pin id="906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="909" class="1005" name="and_ln13_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln13 "/>
</bind>
</comp>

<comp id="916" class="1005" name="or_ln16_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="2"/>
<pin id="918" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln16_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln16_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="2" slack="1"/>
<pin id="923" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="mul_ln29_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="1"/>
<pin id="928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="932" class="1005" name="add_ln13_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="1"/>
<pin id="934" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln29_3_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="1"/>
<pin id="939" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="select_ln13_2_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="1"/>
<pin id="945" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln16_4_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="1"/>
<pin id="951" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_4 "/>
</bind>
</comp>

<comp id="955" class="1005" name="conv_out_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="1"/>
<pin id="957" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="conv_out_addr_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="12" slack="1"/>
<pin id="962" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="mpr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="1"/>
<pin id="967" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln16_5_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="1"/>
<pin id="973" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_5 "/>
</bind>
</comp>

<comp id="976" class="1005" name="select_ln13_5_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="9" slack="1"/>
<pin id="978" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_5 "/>
</bind>
</comp>

<comp id="981" class="1005" name="select_ln16_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="988" class="1005" name="conv_out_load_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="conv_out_load_1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="icmp_ln20_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="select_ln29_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln36_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="1"/>
<pin id="1015" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="select_ln29_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="120" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="205" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="148" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="148" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="171" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="182" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="182" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="267" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="281" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="267" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="229" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="193" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="297" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="273" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="321" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="333" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="289" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="315" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="267" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="309" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="321" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="267" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="229" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="341" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="171" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="155" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="155" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="201" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="452"><net_src comp="430" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="36" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="430" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="28" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="434" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="24" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="26" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="447" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="467" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="454" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="461" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="434" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="482" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="12" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="510" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="515" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="426" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="556"><net_src comp="499" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="12" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="552" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="557" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="426" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="189" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="430" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="618"><net_src comp="48" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="20" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="213" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="626"><net_src comp="619" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="631"><net_src comp="40" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="642"><net_src comp="62" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="653"><net_src comp="64" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="66" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="68" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="644" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="670"><net_src comp="64" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="68" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="661" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="647" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="70" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="657" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="678" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="664" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="70" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="674" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="690" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="236" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="726" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="638" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="74" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="12" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="736" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="26" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="742" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="632" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="783"><net_src comp="64" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="66" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="68" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="774" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="800"><net_src comp="64" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="66" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="68" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="807"><net_src comp="791" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="777" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="70" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="787" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="72" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="808" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="794" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="70" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="804" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="72" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="826" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="820" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="236" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="856" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="866"><net_src comp="863" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="870"><net_src comp="241" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="875"><net_src comp="249" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="880"><net_src comp="255" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="261" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="889"><net_src comp="267" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="896"><net_src comp="273" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="901"><net_src comp="321" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="907"><net_src comp="327" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="912"><net_src comp="361" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="915"><net_src comp="909" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="919"><net_src comp="373" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="924"><net_src comp="379" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="929"><net_src comp="401" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="935"><net_src comp="407" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="940"><net_src comp="419" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="946"><net_src comp="442" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="952"><net_src comp="503" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="958"><net_src comp="106" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="963"><net_src comp="113" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="968"><net_src comp="594" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="974"><net_src comp="605" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="979"><net_src comp="613" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="984"><net_src comp="619" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="987"><net_src comp="981" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="991"><net_src comp="120" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="998"><net_src comp="120" pin="7"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1005"><net_src comp="627" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="726" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="1016"><net_src comp="768" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1021"><net_src comp="856" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {6 }
 - Input state : 
	Port: max_pool : conv_out | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln1 : 1
		or_ln27 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		icmp_ln13 : 1
		select_ln29_2 : 2
		shl_ln : 1
		select_ln29_4 : 2
		xor_ln29 : 2
		icmp_ln20 : 1
		and_ln29_4 : 2
		icmp_ln16 : 1
		and_ln29_5 : 2
		r : 3
		shl_ln26_mid1 : 4
		select_ln13_1 : 5
		xor_ln13 : 2
		or_ln13_1 : 2
		and_ln13 : 2
		or_ln16 : 2
		or_ln16_1 : 2
		select_ln16_1 : 2
		zext_ln20 : 3
		i : 4
		zext_ln29 : 5
		mul_ln29 : 6
		add_ln13_1 : 1
	State 3
		select_ln29_3 : 1
		zext_ln26_1 : 2
		c : 1
		shl_ln27_mid1 : 2
		select_ln16_2 : 3
		zext_ln16 : 4
		or_ln27_1 : 3
		select_ln16_3 : 3
		zext_ln16_1 : 4
		select_ln16_4 : 2
		add_ln29 : 5
		p_shl3_cast : 6
		tmp : 6
		zext_ln29_1 : 7
		sub_ln29 : 8
		add_ln29_1 : 9
		zext_ln29_2 : 10
		conv_out_addr : 11
		add_ln29_2 : 5
		p_shl_cast : 6
		tmp_2 : 6
		zext_ln29_3 : 7
		sub_ln29_1 : 8
		add_ln29_3 : 9
		zext_ln29_4 : 10
		conv_out_addr_1 : 11
		conv_out_load : 12
		conv_out_load_1 : 12
		select_ln16_5 : 1
	State 4
		tmp_6 : 1
		br_ln20 : 1
	State 5
		mul_ln36 : 1
		tmp_1 : 1
		trunc_ln29 : 1
		tmp_5 : 1
		trunc_ln29_1 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		and_ln29 : 3
		and_ln29_1 : 3
		select_ln29 : 3
		tmp_9 : 4
		add_ln36 : 2
		p_shl5_cast : 3
		tmp_3 : 3
		zext_ln36_2 : 4
		sub_ln36 : 5
		add_ln36_1 : 6
	State 6
		tmp_7 : 1
		trunc_ln29_2 : 1
		tmp_8 : 1
		trunc_ln29_3 : 1
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		or_ln29_2 : 3
		icmp_ln29_6 : 2
		icmp_ln29_7 : 2
		or_ln29_3 : 3
		and_ln29_2 : 3
		and_ln29_3 : 3
		select_ln29_1 : 3
		empty_4 : 1
		max_pool_out_addr : 1
		store_ln36 : 4
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_236      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_261   |    0    |    0    |    13   |
|          |       r_fu_327       |    0    |    0    |    13   |
|          |       i_fu_391       |    0    |    0    |    15   |
|          |   add_ln13_1_fu_407  |    0    |    0    |    15   |
|          |       f_fu_413       |    0    |    0    |    12   |
|          |       c_fu_461       |    0    |    0    |    13   |
|    add   |    add_ln29_fu_510   |    0    |    0    |    14   |
|          |   add_ln29_1_fu_541  |    0    |    0    |    11   |
|          |   add_ln29_2_fu_552  |    0    |    0    |    14   |
|          |   add_ln29_3_fu_583  |    0    |    0    |    11   |
|          |      mpr_fu_594      |    0    |    0    |    10   |
|          |    add_ln16_fu_599   |    0    |    0    |    15   |
|          |    add_ln36_fu_736   |    0    |    0    |    15   |
|          |   add_ln36_1_fu_768  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_255   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_267   |    0    |    0    |    13   |
|          |   icmp_ln20_fu_303   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_315   |    0    |    0    |    11   |
|          |  icmp_ln20_1_fu_627  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_678   |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_1_fu_684  |    0    |    0    |    18   |
|          |  icmp_ln29_2_fu_696  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_702  |    0    |    0    |    18   |
|          |  icmp_ln29_4_fu_808  |    0    |    0    |    11   |
|          |  icmp_ln29_5_fu_814  |    0    |    0    |    18   |
|          |  icmp_ln29_6_fu_826  |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_832  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_2_fu_273 |    0    |    0    |    4    |
|          | select_ln29_4_fu_289 |    0    |    0    |    5    |
|          | select_ln13_1_fu_341 |    0    |    0    |    5    |
|          | select_ln16_1_fu_379 |    0    |    0    |    2    |
|          | select_ln29_3_fu_419 |    0    |    0    |    3    |
|          |  select_ln13_fu_434  |    0    |    0    |    4    |
|          | select_ln13_2_fu_442 |    0    |    0    |    4    |
|          | select_ln13_3_fu_447 |    0    |    0    |    5    |
|  select  | select_ln13_4_fu_454 |    0    |    0    |    5    |
|          | select_ln16_2_fu_475 |    0    |    0    |    5    |
|          | select_ln16_3_fu_492 |    0    |    0    |    5    |
|          | select_ln16_4_fu_503 |    0    |    0    |    4    |
|          | select_ln16_5_fu_605 |    0    |    0    |    6    |
|          | select_ln13_5_fu_613 |    0    |    0    |    9    |
|          |  select_ln16_fu_619  |    0    |    0    |    32   |
|          |  select_ln29_fu_726  |    0    |    0    |    32   |
|          | select_ln29_1_fu_856 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_401   |    0    |    0    |    26   |
|          |    mul_ln36_fu_638   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln29_fu_535   |    0    |    0    |    11   |
|    sub   |   sub_ln29_1_fu_577  |    0    |    0    |    11   |
|          |    sub_ln36_fu_762   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln27_fu_249    |    0    |    0    |    0    |
|          |   or_ln13_1_fu_355   |    0    |    0    |    2    |
|          |    or_ln16_fu_367    |    0    |    0    |    2    |
|          |   or_ln16_1_fu_373   |    0    |    0    |    2    |
|    or    |    or_ln13_fu_430    |    0    |    0    |    2    |
|          |   or_ln27_1_fu_486   |    0    |    0    |    0    |
|          |    or_ln29_fu_690    |    0    |    0    |    2    |
|          |   or_ln29_1_fu_708   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_820   |    0    |    0    |    2    |
|          |   or_ln29_3_fu_838   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_4_fu_309  |    0    |    0    |    2    |
|          |   and_ln29_5_fu_321  |    0    |    0    |    2    |
|          |    and_ln13_fu_361   |    0    |    0    |    2    |
|    and   |    and_ln29_fu_714   |    0    |    0    |    2    |
|          |   and_ln29_1_fu_720  |    0    |    0    |    2    |
|          |   and_ln29_2_fu_844  |    0    |    0    |    2    |
|          |   and_ln29_3_fu_850  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_297   |    0    |    0    |    2    |
|          |    xor_ln13_fu_349   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln1_fu_241    |    0    |    0    |    0    |
|          |     shl_ln_fu_281    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_333 |    0    |    0    |    0    |
|          | shl_ln27_mid1_fu_467 |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_515  |    0    |    0    |    0    |
|          |      tmp_fu_523      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_557  |    0    |    0    |    0    |
|          |     tmp_2_fu_565     |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_742  |    0    |    0    |    0    |
|          |     tmp_3_fu_750     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln20_fu_387   |    0    |    0    |    0    |
|          |   zext_ln29_fu_397   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_426  |    0    |    0    |    0    |
|          |   zext_ln16_fu_482   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_499  |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_531  |    0    |    0    |    0    |
|   zext   |  zext_ln29_2_fu_547  |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_573  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_589  |    0    |    0    |    0    |
|          |   zext_ln26_fu_632   |    0    |    0    |    0    |
|          |   zext_ln36_fu_635   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_733  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_758  |    0    |    0    |    0    |
|          |  zext_ln36_3_fu_863  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_647     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_664     |    0    |    0    |    0    |
|          |     tmp_7_fu_777     |    0    |    0    |    0    |
|          |     tmp_8_fu_794     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_657  |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_1_fu_674 |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_787 |    0    |    0    |    0    |
|          |  trunc_ln29_3_fu_804 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   862   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_881    |   11   |
|   add_ln13_1_reg_932   |    9   |
|   add_ln36_1_reg_1013  |   11   |
|    and_ln13_reg_909    |    1   |
|   and_ln29_5_reg_898   |    1   |
|       c_0_reg_201      |    4   |
| conv_out_addr_1_reg_960|   12   |
|  conv_out_addr_reg_955 |   12   |
| conv_out_load_1_reg_995|   32   |
|  conv_out_load_reg_988 |   32   |
|       f_0_reg_155      |    3   |
|    icmp_ln10_reg_877   |    1   |
|    icmp_ln13_reg_886   |    1   |
|  icmp_ln20_1_reg_1002  |    1   |
|indvar_flatten22_reg_167|    9   |
|indvar_flatten59_reg_144|   11   |
| indvar_flatten_reg_189 |    6   |
|      max_0_reg_213     |   32   |
|      mpr_0_reg_225     |    2   |
|       mpr_reg_965      |    2   |
|    mul_ln29_reg_926    |   10   |
|    or_ln16_1_reg_916   |    1   |
|     or_ln27_reg_872    |    5   |
|       r_0_reg_178      |    4   |
|        r_reg_904       |    4   |
|  select_ln13_2_reg_943 |    4   |
|  select_ln13_5_reg_976 |    9   |
|  select_ln16_1_reg_921 |    2   |
|  select_ln16_4_reg_949 |    4   |
|  select_ln16_5_reg_971 |    6   |
|   select_ln16_reg_981  |   32   |
| select_ln29_1_reg_1018 |   32   |
|  select_ln29_2_reg_893 |    4   |
|  select_ln29_3_reg_937 |    3   |
|  select_ln29_reg_1006  |   32   |
|     shl_ln1_reg_867    |    5   |
+------------------------+--------+
|          Total         |   350  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_120   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_120   |  p2  |   2  |   0  |    0   ||    9    |
|       f_0_reg_155      |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten_reg_189 |  p0  |   2  |   6  |   12   ||    9    |
|       c_0_reg_201      |  p0  |   2  |   4  |    8   ||    9    |
|      max_0_reg_213     |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_236       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_236       |  p1  |   4  |  32  |   128  ||    21   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   338  || 14.2892 ||    90   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   862  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   90   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   416  |   952  |
+-----------+--------+--------+--------+--------+
