-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calc_hist is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    image_buffer_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_0_ce0 : OUT STD_LOGIC;
    image_buffer_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_1_ce0 : OUT STD_LOGIC;
    image_buffer_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_2_ce0 : OUT STD_LOGIC;
    image_buffer_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_3_ce0 : OUT STD_LOGIC;
    image_buffer_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_4_ce0 : OUT STD_LOGIC;
    image_buffer_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_5_ce0 : OUT STD_LOGIC;
    image_buffer_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_6_ce0 : OUT STD_LOGIC;
    image_buffer_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_7_ce0 : OUT STD_LOGIC;
    image_buffer_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_8_ce0 : OUT STD_LOGIC;
    image_buffer_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_9_ce0 : OUT STD_LOGIC;
    image_buffer_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_10_ce0 : OUT STD_LOGIC;
    image_buffer_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_11_ce0 : OUT STD_LOGIC;
    image_buffer_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_12_ce0 : OUT STD_LOGIC;
    image_buffer_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_13_ce0 : OUT STD_LOGIC;
    image_buffer_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_14_ce0 : OUT STD_LOGIC;
    image_buffer_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    image_buffer_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    image_buffer_15_ce0 : OUT STD_LOGIC;
    image_buffer_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    rst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    rst_ce0 : OUT STD_LOGIC;
    rst_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    rst_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    rst_ce1 : OUT STD_LOGIC;
    rst_we1 : OUT STD_LOGIC;
    rst_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of calc_hist is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv8_2A : STD_LOGIC_VECTOR (7 downto 0) := "00101010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_55 : STD_LOGIC_VECTOR (7 downto 0) := "01010101";
    constant ap_const_lv8_6A : STD_LOGIC_VECTOR (7 downto 0) := "01101010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv8_95 : STD_LOGIC_VECTOR (7 downto 0) := "10010101";
    constant ap_const_lv8_AA : STD_LOGIC_VECTOR (7 downto 0) := "10101010";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_D5 : STD_LOGIC_VECTOR (7 downto 0) := "11010101";
    constant ap_const_lv8_EA : STD_LOGIC_VECTOR (7 downto 0) := "11101010";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten1_reg_437 : STD_LOGIC_VECTOR (10 downto 0);
    signal indvar_flatten_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_reg_459 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_reg_470 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_481 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_492 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_15_reg_1454 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_15_reg_1454 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_19_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_icmp_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_29_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_34_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_1474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_74_reg_1474 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_44_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_1488 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_49_reg_1488 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_54_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_59_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1500 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_64_reg_1500 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_flatten1_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_flatten1_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_509_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_555_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_1297 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_t_mid2_v_fu_574_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_t_mid2_v_reg_1302 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_24_fu_581_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_reg_1307 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter2_tmp_24_reg_1307 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_mid_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_1312 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_mid2_fu_613_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_mid2_reg_1317 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter2_i_mid2_reg_1317 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter3_i_mid2_reg_1317 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_pp0_iter4_i_mid2_reg_1317 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_mid1_fu_641_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid1_reg_1344 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_mid2_fu_647_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_1_fu_655_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal pix_fu_706_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_1439 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_15_reg_1454 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_19_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_icmp_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_29_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_34_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_74_reg_1474 : STD_LOGIC_VECTOR (0 downto 0);
    signal rst_addr_6_reg_1478 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_6_reg_1478 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_6_reg_1478 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_44_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_49_reg_1488 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_54_reg_1492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_59_reg_1496 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_64_reg_1500 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_875_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_65_reg_1504 : STD_LOGIC_VECTOR (6 downto 0);
    signal rst_addr_10_reg_1510 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_10_reg_1510 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_10_reg_1510 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_9_reg_1516 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_9_reg_1516 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_9_reg_1516 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_8_reg_1522 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_8_reg_1522 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_8_reg_1522 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_7_reg_1528 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_7_reg_1528 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_7_reg_1528 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_5_reg_1534 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_rst_addr_5_reg_1534 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_5_reg_1534 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_12_reg_1540 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_12_reg_1540 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_11_reg_1546 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_11_reg_1546 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_4_reg_1552 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_4_reg_1552 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_3_reg_1558 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_3_reg_1558 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_2_reg_1564 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_2_reg_1564 : STD_LOGIC_VECTOR (5 downto 0);
    signal rst_addr_reg_1570 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter6_rst_addr_reg_1570 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_phi_mux_y_phi_fu_463_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_14_fu_686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_fu_823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_fu_915_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_57_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_1083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_70_fu_1093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_67_fu_1103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_1146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_1232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_1269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten_op_fu_521_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_539_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_fu_543_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_cast4_fu_535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_s_fu_568_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid_fu_561_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_72_fu_625_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_mid1_fu_629_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_mid1_fu_637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_cast4_mid1_fu_621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid_fu_661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_cast3_fu_673_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid2_fu_667_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_676_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_cast_fu_682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_753_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl11_fu_785_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl12_fu_796_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl11_cast_fu_792_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl12_cast_fu_803_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_40_fu_807_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_fu_813_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_41_cast_fu_819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl21_fu_853_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl22_fu_864_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl21_cast_fu_860_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl22_cast_fu_871_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl19_fu_881_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl20_fu_892_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl19_cast_fu_888_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl20_cast_fu_899_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_60_fu_903_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_61_fu_909_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl17_fu_920_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl18_fu_931_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl17_cast_fu_927_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl18_cast_fu_938_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_55_fu_942_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_56_fu_948_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl15_fu_959_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl16_fu_970_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl15_cast_fu_966_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl16_cast_fu_977_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_50_fu_981_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_51_fu_987_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_51_cast_fu_993_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl13_fu_1002_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl14_fu_1013_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl13_cast_fu_1009_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl14_cast_fu_1020_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_45_fu_1024_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_46_fu_1030_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_46_cast_fu_1036_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl9_fu_1045_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl10_fu_1056_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl9_cast_fu_1052_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl10_cast_fu_1063_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_35_fu_1067_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_36_fu_1073_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_36_cast_fu_1079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_1088_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_66_fu_1098_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl7_fu_1108_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl8_fu_1119_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl7_cast_fu_1115_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl8_cast_fu_1126_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_30_fu_1130_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_31_fu_1136_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_31_cast_fu_1142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl5_fu_1151_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_fu_1162_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl5_cast_fu_1158_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl6_cast_fu_1169_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_25_fu_1173_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_26_fu_1179_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_26_cast_fu_1185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl3_fu_1194_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl4_fu_1205_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl3_cast_fu_1201_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl4_cast_fu_1212_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_20_fu_1216_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_20_cast_fu_1222_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1226_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl1_fu_1237_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl2_fu_1248_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl1_cast_fu_1244_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl2_cast_fu_1255_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_16_fu_1259_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_16_cast_fu_1265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_585 : BOOLEAN;
    signal ap_condition_479 : BOOLEAN;
    signal ap_condition_486 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_603 : BOOLEAN;
    signal ap_condition_608 : BOOLEAN;
    signal ap_condition_613 : BOOLEAN;
    signal ap_condition_493 : BOOLEAN;
    signal ap_condition_500 : BOOLEAN;
    signal ap_condition_637 : BOOLEAN;
    signal ap_condition_653 : BOOLEAN;
    signal ap_condition_659 : BOOLEAN;
    signal ap_condition_665 : BOOLEAN;
    signal ap_condition_671 : BOOLEAN;
    signal ap_condition_677 : BOOLEAN;
    signal ap_condition_683 : BOOLEAN;
    signal ap_condition_689 : BOOLEAN;
    signal ap_condition_695 : BOOLEAN;
    signal ap_condition_701 : BOOLEAN;

    component color_hist_mux_16bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    color_hist_mux_16bkb_U1 : component color_hist_mux_16bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => image_buffer_0_q0,
        din1 => image_buffer_1_q0,
        din2 => image_buffer_2_q0,
        din3 => image_buffer_3_q0,
        din4 => image_buffer_4_q0,
        din5 => image_buffer_5_q0,
        din6 => image_buffer_6_q0,
        din7 => image_buffer_7_q0,
        din8 => image_buffer_8_q0,
        din9 => image_buffer_9_q0,
        din10 => image_buffer_10_q0,
        din11 => image_buffer_11_q0,
        din12 => image_buffer_12_q0,
        din13 => image_buffer_13_q0,
        din14 => image_buffer_14_q0,
        din15 => image_buffer_15_q0,
        din16 => ap_reg_pp0_iter2_tmp_24_reg_1307,
        dout => pix_fu_706_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_fu_503_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state3)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_reg_481 <= i_1_fu_655_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_481 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_fu_503_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten1_reg_437 <= indvar_flatten_next1_fu_509_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten1_reg_437 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_fu_503_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_448 <= indvar_flatten_next_fu_527_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_448 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    x_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_reg_470 <= x_mid2_fu_647_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x_reg_470 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    y_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_reg_459 <= y_t_mid2_v_reg_1302;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_reg_459 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 <= exitcond_flatten1_reg_1274;
                ap_reg_pp0_iter1_exitcond_flatten_reg_1283 <= exitcond_flatten_reg_1283;
                exitcond_flatten1_reg_1274 <= exitcond_flatten1_fu_503_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_exitcond_flatten1_reg_1274 <= ap_reg_pp0_iter1_exitcond_flatten1_reg_1274;
                ap_reg_pp0_iter2_i_mid2_reg_1317 <= i_mid2_reg_1317;
                ap_reg_pp0_iter2_tmp_24_reg_1307 <= tmp_24_reg_1307;
                ap_reg_pp0_iter3_exitcond_flatten1_reg_1274 <= ap_reg_pp0_iter2_exitcond_flatten1_reg_1274;
                ap_reg_pp0_iter3_i_mid2_reg_1317 <= ap_reg_pp0_iter2_i_mid2_reg_1317;
                ap_reg_pp0_iter4_i_mid2_reg_1317 <= ap_reg_pp0_iter3_i_mid2_reg_1317;
                ap_reg_pp0_iter5_icmp_reg_1462 <= icmp_reg_1462;
                    ap_reg_pp0_iter5_rst_addr_10_reg_1510(5 downto 2) <= rst_addr_10_reg_1510(5 downto 2);
                    ap_reg_pp0_iter5_rst_addr_5_reg_1534(5 downto 2) <= rst_addr_5_reg_1534(5 downto 2);
                    ap_reg_pp0_iter5_rst_addr_6_reg_1478(5 downto 2) <= rst_addr_6_reg_1478(5 downto 2);
                    ap_reg_pp0_iter5_rst_addr_7_reg_1528(5 downto 2) <= rst_addr_7_reg_1528(5 downto 2);
                    ap_reg_pp0_iter5_rst_addr_8_reg_1522(5 downto 2) <= rst_addr_8_reg_1522(5 downto 2);
                    ap_reg_pp0_iter5_rst_addr_9_reg_1516(5 downto 2) <= rst_addr_9_reg_1516(5 downto 2);
                ap_reg_pp0_iter5_tmp_15_reg_1454 <= tmp_15_reg_1454;
                ap_reg_pp0_iter5_tmp_19_reg_1458 <= tmp_19_reg_1458;
                ap_reg_pp0_iter5_tmp_29_reg_1466 <= tmp_29_reg_1466;
                ap_reg_pp0_iter5_tmp_34_reg_1470 <= tmp_34_reg_1470;
                ap_reg_pp0_iter5_tmp_44_reg_1484 <= tmp_44_reg_1484;
                ap_reg_pp0_iter5_tmp_49_reg_1488 <= tmp_49_reg_1488;
                ap_reg_pp0_iter5_tmp_54_reg_1492 <= tmp_54_reg_1492;
                ap_reg_pp0_iter5_tmp_59_reg_1496 <= tmp_59_reg_1496;
                ap_reg_pp0_iter5_tmp_64_reg_1500 <= tmp_64_reg_1500;
                ap_reg_pp0_iter5_tmp_74_reg_1474 <= tmp_74_reg_1474;
                ap_reg_pp0_iter6_icmp_reg_1462 <= ap_reg_pp0_iter5_icmp_reg_1462;
                    ap_reg_pp0_iter6_rst_addr_10_reg_1510(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_10_reg_1510(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_11_reg_1546(5 downto 2) <= rst_addr_11_reg_1546(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_12_reg_1540(5 downto 2) <= rst_addr_12_reg_1540(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_2_reg_1564(5 downto 2) <= rst_addr_2_reg_1564(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_3_reg_1558(5 downto 2) <= rst_addr_3_reg_1558(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_4_reg_1552(5 downto 2) <= rst_addr_4_reg_1552(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_5_reg_1534(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_5_reg_1534(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_6_reg_1478(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_6_reg_1478(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_7_reg_1528(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_7_reg_1528(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_8_reg_1522(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_8_reg_1522(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_9_reg_1516(5 downto 2) <= ap_reg_pp0_iter5_rst_addr_9_reg_1516(5 downto 2);
                    ap_reg_pp0_iter6_rst_addr_reg_1570(5 downto 2) <= rst_addr_reg_1570(5 downto 2);
                ap_reg_pp0_iter6_tmp_15_reg_1454 <= ap_reg_pp0_iter5_tmp_15_reg_1454;
                ap_reg_pp0_iter6_tmp_19_reg_1458 <= ap_reg_pp0_iter5_tmp_19_reg_1458;
                ap_reg_pp0_iter6_tmp_29_reg_1466 <= ap_reg_pp0_iter5_tmp_29_reg_1466;
                ap_reg_pp0_iter6_tmp_34_reg_1470 <= ap_reg_pp0_iter5_tmp_34_reg_1470;
                ap_reg_pp0_iter6_tmp_44_reg_1484 <= ap_reg_pp0_iter5_tmp_44_reg_1484;
                ap_reg_pp0_iter6_tmp_49_reg_1488 <= ap_reg_pp0_iter5_tmp_49_reg_1488;
                ap_reg_pp0_iter6_tmp_54_reg_1492 <= ap_reg_pp0_iter5_tmp_54_reg_1492;
                ap_reg_pp0_iter6_tmp_59_reg_1496 <= ap_reg_pp0_iter5_tmp_59_reg_1496;
                ap_reg_pp0_iter6_tmp_64_reg_1500 <= ap_reg_pp0_iter5_tmp_64_reg_1500;
                ap_reg_pp0_iter6_tmp_74_reg_1474 <= ap_reg_pp0_iter5_tmp_74_reg_1474;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_fu_503_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_1283 <= exitcond_flatten_fu_515_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_mid_reg_1312 <= exitcond_mid_fu_596_p2;
                i_mid2_reg_1317 <= i_mid2_fu_613_p3;
                tmp_24_reg_1307 <= tmp_24_fu_581_p1;
                tmp_mid1_reg_1344 <= tmp_mid1_fu_641_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_reg_1462 <= icmp_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pix_reg_1439 <= pix_fu_706_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_1) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_49_reg_1488 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_54_reg_1492 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_59_reg_1496 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_64_reg_1500 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter5_tmp_64_reg_1500 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_tmp_74_reg_1474 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter5_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter5_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_492 <= rst_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_59_fu_843_p2 = ap_const_lv1_1) and (tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_54_fu_838_p2 = ap_const_lv1_0) and (tmp_49_fu_833_p2 = ap_const_lv1_0) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_10_reg_1510(5 downto 2) <= tmp_62_fu_915_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_1500 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_11_reg_1546(5 downto 2) <= tmp_67_fu_1103_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_64_reg_1500 = ap_const_lv1_0) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_12_reg_1540(5 downto 2) <= tmp_70_fu_1093_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_reg_1458 = ap_const_lv1_1) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_2_reg_1564(5 downto 2) <= tmp_22_fu_1232_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_reg_1462 = ap_const_lv1_1) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_3_reg_1558(5 downto 2) <= tmp_27_fu_1189_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_reg_1466 = ap_const_lv1_1) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_4_reg_1552(5 downto 2) <= tmp_32_fu_1146_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_34_fu_773_p2 = ap_const_lv1_1) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_5_reg_1534(5 downto 2) <= tmp_37_fu_1083_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_6_reg_1478(5 downto 2) <= tmp_42_fu_823_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_44_fu_828_p2 = ap_const_lv1_1) and (tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_7_reg_1528(5 downto 2) <= tmp_47_fu_1040_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_49_fu_833_p2 = ap_const_lv1_1) and (tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_8_reg_1522(5 downto 2) <= tmp_52_fu_997_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_54_fu_838_p2 = ap_const_lv1_1) and (tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_49_fu_833_p2 = ap_const_lv1_0) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_9_reg_1516(5 downto 2) <= tmp_57_fu_954_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_15_reg_1454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    rst_addr_reg_1570(5 downto 2) <= tmp_17_fu_1269_p1(6 - 1 downto 0)(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter3_exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_15_reg_1454 <= tmp_15_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_19_reg_1458 <= tmp_19_fu_748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_29_reg_1466 <= tmp_29_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_34_reg_1470 <= tmp_34_fu_773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_44_reg_1484 <= tmp_44_fu_828_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_49_reg_1488 <= tmp_49_fu_833_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_49_fu_833_p2 = ap_const_lv1_0) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_54_reg_1492 <= tmp_54_fu_838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_54_fu_838_p2 = ap_const_lv1_0) and (tmp_49_fu_833_p2 = ap_const_lv1_0) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_59_reg_1496 <= tmp_59_fu_843_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_778_p3 = ap_const_lv1_1) and (tmp_59_fu_843_p2 = ap_const_lv1_0) and (tmp_54_fu_838_p2 = ap_const_lv1_0) and (tmp_49_fu_833_p2 = ap_const_lv1_0) and (tmp_44_fu_828_p2 = ap_const_lv1_0) and (tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_64_reg_1500 <= tmp_64_fu_848_p2;
                    tmp_65_reg_1504(6 downto 2) <= tmp_65_fu_875_p2(6 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_34_fu_773_p2 = ap_const_lv1_0) and (tmp_29_fu_768_p2 = ap_const_lv1_0) and (icmp_fu_762_p2 = ap_const_lv1_0) and (tmp_19_fu_748_p2 = ap_const_lv1_0) and (tmp_15_fu_743_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_74_reg_1474 <= pix_reg_1439(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1283 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_s_reg_1297 <= tmp_s_fu_555_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten1_reg_1274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                y_t_mid2_v_reg_1302 <= y_t_mid2_v_fu_574_p3;
            end if;
        end if;
    end process;
    rst_addr_6_reg_1478(1 downto 0) <= "01";
    ap_reg_pp0_iter5_rst_addr_6_reg_1478(1 downto 0) <= "01";
    ap_reg_pp0_iter6_rst_addr_6_reg_1478(1 downto 0) <= "01";
    tmp_65_reg_1504(1 downto 0) <= "00";
    rst_addr_10_reg_1510(1 downto 0) <= "01";
    ap_reg_pp0_iter5_rst_addr_10_reg_1510(1 downto 0) <= "01";
    ap_reg_pp0_iter6_rst_addr_10_reg_1510(1 downto 0) <= "01";
    rst_addr_9_reg_1516(1 downto 0) <= "00";
    ap_reg_pp0_iter5_rst_addr_9_reg_1516(1 downto 0) <= "00";
    ap_reg_pp0_iter6_rst_addr_9_reg_1516(1 downto 0) <= "00";
    rst_addr_8_reg_1522(1 downto 0) <= "11";
    ap_reg_pp0_iter5_rst_addr_8_reg_1522(1 downto 0) <= "11";
    ap_reg_pp0_iter6_rst_addr_8_reg_1522(1 downto 0) <= "11";
    rst_addr_7_reg_1528(1 downto 0) <= "10";
    ap_reg_pp0_iter5_rst_addr_7_reg_1528(1 downto 0) <= "10";
    ap_reg_pp0_iter6_rst_addr_7_reg_1528(1 downto 0) <= "10";
    rst_addr_5_reg_1534(1 downto 0) <= "00";
    ap_reg_pp0_iter5_rst_addr_5_reg_1534(1 downto 0) <= "00";
    ap_reg_pp0_iter6_rst_addr_5_reg_1534(1 downto 0) <= "00";
    rst_addr_12_reg_1540(1 downto 0) <= "11";
    ap_reg_pp0_iter6_rst_addr_12_reg_1540(1 downto 0) <= "11";
    rst_addr_11_reg_1546(1 downto 0) <= "10";
    ap_reg_pp0_iter6_rst_addr_11_reg_1546(1 downto 0) <= "10";
    rst_addr_4_reg_1552(1 downto 0) <= "11";
    ap_reg_pp0_iter6_rst_addr_4_reg_1552(1 downto 0) <= "11";
    rst_addr_3_reg_1558(1 downto 0) <= "10";
    ap_reg_pp0_iter6_rst_addr_3_reg_1558(1 downto 0) <= "10";
    rst_addr_2_reg_1564(1 downto 0) <= "01";
    ap_reg_pp0_iter6_rst_addr_2_reg_1564(1 downto 0) <= "01";
    rst_addr_reg_1570(1 downto 0) <= "00";
    ap_reg_pp0_iter6_rst_addr_reg_1570(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_479_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488, tmp_54_reg_1492, tmp_59_reg_1496, tmp_64_reg_1500)
    begin
                ap_condition_479 <= ((tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_64_reg_1500 = ap_const_lv1_0) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_486_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488, tmp_54_reg_1492, tmp_59_reg_1496, tmp_64_reg_1500)
    begin
                ap_condition_486 <= ((tmp_64_reg_1500 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_493_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466)
    begin
                ap_condition_493 <= ((tmp_29_reg_1466 = ap_const_lv1_1) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_500_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462)
    begin
                ap_condition_500 <= ((icmp_reg_1462 = ap_const_lv1_1) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_585_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474)
    begin
                ap_condition_585 <= ((tmp_74_reg_1474 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_593_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488, tmp_54_reg_1492, tmp_59_reg_1496)
    begin
                ap_condition_593 <= ((tmp_59_reg_1496 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_598_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488, tmp_54_reg_1492)
    begin
                ap_condition_598 <= ((tmp_54_reg_1492 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_603_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488)
    begin
                ap_condition_603 <= ((tmp_49_reg_1488 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_608_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484)
    begin
                ap_condition_608 <= ((tmp_44_reg_1484 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_613_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470)
    begin
                ap_condition_613 <= ((tmp_34_reg_1470 = ap_const_lv1_1) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_637_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474)
    begin
                ap_condition_637 <= ((ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_653_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492, ap_reg_pp0_iter6_tmp_59_reg_1496, ap_reg_pp0_iter6_tmp_64_reg_1500)
    begin
                ap_condition_653 <= ((ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_659_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492, ap_reg_pp0_iter6_tmp_59_reg_1496, ap_reg_pp0_iter6_tmp_64_reg_1500)
    begin
                ap_condition_659 <= ((ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_665_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492, ap_reg_pp0_iter6_tmp_59_reg_1496)
    begin
                ap_condition_665 <= ((ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_671_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492)
    begin
                ap_condition_671 <= ((ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_677_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488)
    begin
                ap_condition_677 <= ((ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_683_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484)
    begin
                ap_condition_683 <= ((ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_689_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470)
    begin
                ap_condition_689 <= ((ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_695_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466)
    begin
                ap_condition_695 <= ((ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_1) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_701_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462)
    begin
                ap_condition_701 <= ((ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter1_state3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_y_phi_fu_463_p4_assign_proc : process(y_reg_459, ap_reg_pp0_iter1_exitcond_flatten1_reg_1274, y_t_mid2_v_reg_1302, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 = ap_const_lv1_0))) then 
            ap_phi_mux_y_phi_fu_463_p4 <= y_t_mid2_v_reg_1302;
        else 
            ap_phi_mux_y_phi_fu_463_p4 <= y_reg_459;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten1_fu_503_p2 <= "1" when (indvar_flatten1_reg_437 = ap_const_lv11_600) else "0";
    exitcond_flatten_fu_515_p2 <= "1" when (indvar_flatten_reg_448 = ap_const_lv8_60) else "0";
    exitcond_fu_590_p2 <= "1" when (i_reg_481 = ap_const_lv2_3) else "0";
    exitcond_mid_fu_596_p2 <= (not_exitcond_flatten_fu_585_p2 and exitcond_fu_590_p2);
    i_1_fu_655_p2 <= std_logic_vector(unsigned(i_mid2_fu_613_p3) + unsigned(ap_const_lv2_1));
    i_cast3_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_mid2_reg_1317),8));
    i_mid2_fu_613_p3 <= 
        ap_const_lv2_0 when (tmp_39_fu_608_p2(0) = '1') else 
        i_reg_481;
    icmp_fu_762_p2 <= "1" when (tmp_73_fu_753_p4 = ap_const_lv2_0) else "0";
    image_buffer_0_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_0_ce0 <= ap_const_logic_1;
        else 
            image_buffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_10_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_10_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_10_ce0 <= ap_const_logic_1;
        else 
            image_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_11_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_11_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_11_ce0 <= ap_const_logic_1;
        else 
            image_buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_12_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_12_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_12_ce0 <= ap_const_logic_1;
        else 
            image_buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_13_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_13_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_13_ce0 <= ap_const_logic_1;
        else 
            image_buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_14_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_14_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_14_ce0 <= ap_const_logic_1;
        else 
            image_buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_15_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_15_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_15_ce0 <= ap_const_logic_1;
        else 
            image_buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_1_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_1_ce0 <= ap_const_logic_1;
        else 
            image_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_2_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_2_ce0 <= ap_const_logic_1;
        else 
            image_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_3_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_3_ce0 <= ap_const_logic_1;
        else 
            image_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_4_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_4_ce0 <= ap_const_logic_1;
        else 
            image_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_5_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_5_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_5_ce0 <= ap_const_logic_1;
        else 
            image_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_6_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_6_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_6_ce0 <= ap_const_logic_1;
        else 
            image_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_7_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_7_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_7_ce0 <= ap_const_logic_1;
        else 
            image_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_8_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_8_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_8_ce0 <= ap_const_logic_1;
        else 
            image_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    image_buffer_9_address0 <= tmp_14_fu_686_p1(7 - 1 downto 0);

    image_buffer_9_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            image_buffer_9_ce0 <= ap_const_logic_1;
        else 
            image_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next1_fu_509_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(indvar_flatten1_reg_437));
    indvar_flatten_next_fu_527_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten_fu_515_p2(0) = '1') else 
        indvar_flatten_op_fu_521_p2;
    indvar_flatten_op_fu_521_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_448) + unsigned(ap_const_lv8_1));
    not_exitcond_flatten_fu_585_p2 <= (exitcond_flatten_reg_1283 xor ap_const_lv1_1);
    p_shl10_cast_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_1056_p3),7));
    p_shl10_fu_1056_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl11_cast_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_785_p3),7));
    p_shl11_fu_785_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl12_cast_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_796_p3),7));
    p_shl12_fu_796_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl13_cast_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_1002_p3),7));
    p_shl13_fu_1002_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl14_cast_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_1013_p3),7));
    p_shl14_fu_1013_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl15_cast_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_fu_959_p3),7));
    p_shl15_fu_959_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl16_cast_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_fu_970_p3),7));
    p_shl16_fu_970_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl17_cast_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_fu_920_p3),7));
    p_shl17_fu_920_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl18_cast_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_fu_931_p3),7));
    p_shl18_fu_931_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl19_cast_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_fu_881_p3),7));
    p_shl19_fu_881_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl1_cast_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1237_p3),7));
    p_shl1_fu_1237_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl20_cast_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_fu_892_p3),7));
    p_shl20_fu_892_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl21_cast_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl21_fu_853_p3),7));
    p_shl21_fu_853_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl22_cast_fu_871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl22_fu_864_p3),7));
    p_shl22_fu_864_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl2_cast_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1248_p3),7));
    p_shl2_fu_1248_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl3_cast_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_1194_p3),7));
    p_shl3_fu_1194_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl4_cast_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_1205_p3),7));
    p_shl4_fu_1205_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl5_cast_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1151_p3),7));
    p_shl5_fu_1151_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl6_cast_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1162_p3),7));
    p_shl6_fu_1162_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl7_cast_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_1108_p3),7));
    p_shl7_fu_1108_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl8_cast_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_1119_p3),7));
    p_shl8_fu_1119_p3 <= (ap_reg_pp0_iter4_i_mid2_reg_1317 & ap_const_lv2_0);
    p_shl9_cast_fu_1052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_1045_p3),7));
    p_shl9_fu_1045_p3 <= (ap_reg_pp0_iter3_i_mid2_reg_1317 & ap_const_lv4_0);
    p_shl_cast_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_543_p3),8));
    p_shl_cast_mid1_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_mid1_fu_629_p3),8));
    p_shl_fu_543_p3 <= (tmp_fu_539_p1 & ap_const_lv2_0);
    p_shl_mid1_fu_629_p3 <= (tmp_72_fu_625_p1 & ap_const_lv2_0);

    rst_address0_assign_proc : process(tmp_15_reg_1454, tmp_19_reg_1458, rst_addr_6_reg_1478, rst_addr_10_reg_1510, rst_addr_9_reg_1516, rst_addr_8_reg_1522, rst_addr_7_reg_1528, rst_addr_5_reg_1534, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, tmp_70_fu_1093_p1, tmp_67_fu_1103_p1, tmp_32_fu_1146_p1, tmp_27_fu_1189_p1, tmp_22_fu_1232_p1, tmp_17_fu_1269_p1, ap_condition_585, ap_condition_479, ap_condition_486, ap_condition_593, ap_condition_598, ap_condition_603, ap_condition_608, ap_condition_613, ap_condition_493, ap_condition_500)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
            if ((tmp_15_reg_1454 = ap_const_lv1_1)) then 
                rst_address0 <= tmp_17_fu_1269_p1(6 - 1 downto 0);
            elsif (((tmp_19_reg_1458 = ap_const_lv1_1) and (tmp_15_reg_1454 = ap_const_lv1_0))) then 
                rst_address0 <= tmp_22_fu_1232_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_500)) then 
                rst_address0 <= tmp_27_fu_1189_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_493)) then 
                rst_address0 <= tmp_32_fu_1146_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_613)) then 
                rst_address0 <= rst_addr_5_reg_1534;
            elsif ((ap_const_boolean_1 = ap_condition_608)) then 
                rst_address0 <= rst_addr_7_reg_1528;
            elsif ((ap_const_boolean_1 = ap_condition_603)) then 
                rst_address0 <= rst_addr_8_reg_1522;
            elsif ((ap_const_boolean_1 = ap_condition_598)) then 
                rst_address0 <= rst_addr_9_reg_1516;
            elsif ((ap_const_boolean_1 = ap_condition_593)) then 
                rst_address0 <= rst_addr_10_reg_1510;
            elsif ((ap_const_boolean_1 = ap_condition_486)) then 
                rst_address0 <= tmp_67_fu_1103_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_479)) then 
                rst_address0 <= tmp_70_fu_1093_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_585)) then 
                rst_address0 <= rst_addr_6_reg_1478;
            else 
                rst_address0 <= "XXXXXX";
            end if;
        else 
            rst_address0 <= "XXXXXX";
        end if; 
    end process;


    rst_address1_assign_proc : process(ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_rst_addr_6_reg_1478, ap_reg_pp0_iter6_rst_addr_10_reg_1510, ap_reg_pp0_iter6_rst_addr_9_reg_1516, ap_reg_pp0_iter6_rst_addr_8_reg_1522, ap_reg_pp0_iter6_rst_addr_7_reg_1528, ap_reg_pp0_iter6_rst_addr_5_reg_1534, ap_reg_pp0_iter6_rst_addr_12_reg_1540, ap_reg_pp0_iter6_rst_addr_11_reg_1546, ap_reg_pp0_iter6_rst_addr_4_reg_1552, ap_reg_pp0_iter6_rst_addr_3_reg_1558, ap_reg_pp0_iter6_rst_addr_2_reg_1564, ap_reg_pp0_iter6_rst_addr_reg_1570, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_condition_637, ap_condition_653, ap_condition_659, ap_condition_665, ap_condition_671, ap_condition_677, ap_condition_683, ap_condition_689, ap_condition_695, ap_condition_701)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
            if ((ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_1)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_reg_1570;
            elsif (((ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0))) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_2_reg_1564;
            elsif ((ap_const_boolean_1 = ap_condition_701)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_3_reg_1558;
            elsif ((ap_const_boolean_1 = ap_condition_695)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_4_reg_1552;
            elsif ((ap_const_boolean_1 = ap_condition_689)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_5_reg_1534;
            elsif ((ap_const_boolean_1 = ap_condition_683)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_7_reg_1528;
            elsif ((ap_const_boolean_1 = ap_condition_677)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_8_reg_1522;
            elsif ((ap_const_boolean_1 = ap_condition_671)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_9_reg_1516;
            elsif ((ap_const_boolean_1 = ap_condition_665)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_10_reg_1510;
            elsif ((ap_const_boolean_1 = ap_condition_659)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_11_reg_1546;
            elsif ((ap_const_boolean_1 = ap_condition_653)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_12_reg_1540;
            elsif ((ap_const_boolean_1 = ap_condition_637)) then 
                rst_address1 <= ap_reg_pp0_iter6_rst_addr_6_reg_1478;
            else 
                rst_address1 <= "XXXXXX";
            end if;
        else 
            rst_address1 <= "XXXXXX";
        end if; 
    end process;


    rst_ce0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_15_reg_1454, tmp_19_reg_1458, icmp_reg_1462, tmp_29_reg_1466, tmp_34_reg_1470, tmp_74_reg_1474, tmp_44_reg_1484, tmp_49_reg_1488, tmp_54_reg_1492, tmp_59_reg_1496, tmp_64_reg_1500, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_15_reg_1454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_19_reg_1458 = ap_const_lv1_1) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_reg_1462 = ap_const_lv1_1) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_29_reg_1466 = ap_const_lv1_1) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_34_reg_1470 = ap_const_lv1_1) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_74_reg_1474 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_44_reg_1484 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_49_reg_1488 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_54_reg_1492 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_59_reg_1496 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_64_reg_1500 = ap_const_lv1_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (tmp_74_reg_1474 = ap_const_lv1_1) and (tmp_64_reg_1500 = ap_const_lv1_0) and (tmp_59_reg_1496 = ap_const_lv1_0) and (tmp_54_reg_1492 = ap_const_lv1_0) and (tmp_49_reg_1488 = ap_const_lv1_0) and (tmp_44_reg_1484 = ap_const_lv1_0) and (tmp_34_reg_1470 = ap_const_lv1_0) and (tmp_29_reg_1466 = ap_const_lv1_0) and (icmp_reg_1462 = ap_const_lv1_0) and (tmp_19_reg_1458 = ap_const_lv1_0) and (tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rst_ce0 <= ap_const_logic_1;
        else 
            rst_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rst_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492, ap_reg_pp0_iter6_tmp_59_reg_1496, ap_reg_pp0_iter6_tmp_64_reg_1500, ap_enable_reg_pp0_iter7)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_1) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rst_ce1 <= ap_const_logic_1;
        else 
            rst_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    rst_d1 <= std_logic_vector(unsigned(reg_492) + unsigned(ap_const_lv16_1));

    rst_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter6_tmp_15_reg_1454, ap_reg_pp0_iter6_tmp_19_reg_1458, ap_reg_pp0_iter6_icmp_reg_1462, ap_reg_pp0_iter6_tmp_29_reg_1466, ap_reg_pp0_iter6_tmp_34_reg_1470, ap_reg_pp0_iter6_tmp_74_reg_1474, ap_reg_pp0_iter6_tmp_44_reg_1484, ap_reg_pp0_iter6_tmp_49_reg_1488, ap_reg_pp0_iter6_tmp_54_reg_1492, ap_reg_pp0_iter6_tmp_59_reg_1496, ap_reg_pp0_iter6_tmp_64_reg_1500, ap_enable_reg_pp0_iter7)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_1) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_1) and (ap_reg_pp0_iter6_tmp_64_reg_1500 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_59_reg_1496 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_54_reg_1492 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_49_reg_1488 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_44_reg_1484 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_tmp_74_reg_1474 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_34_reg_1470 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_29_reg_1466 = ap_const_lv1_0) and (ap_reg_pp0_iter6_icmp_reg_1462 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_19_reg_1458 = ap_const_lv1_0) and (ap_reg_pp0_iter6_tmp_15_reg_1454 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rst_we1 <= ap_const_logic_1;
        else 
            rst_we1 <= ap_const_logic_0;
        end if; 
    end process;

        tmp_13_cast_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_676_p2),32));

    tmp_13_fu_676_p2 <= std_logic_vector(unsigned(i_cast3_fu_673_p1) + unsigned(tmp_mid2_fu_667_p3));
    tmp_14_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_cast_fu_682_p1),64));
    tmp_15_fu_743_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_15)) else "0";
        tmp_16_cast_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_fu_1259_p2),32));

    tmp_16_fu_1259_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1244_p1) - unsigned(p_shl2_cast_fu_1255_p1));
    tmp_17_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_cast_fu_1265_p1),64));
    tmp_19_fu_748_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_2A)) else "0";
        tmp_20_cast_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_1216_p2),32));

    tmp_20_fu_1216_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1201_p1) - unsigned(p_shl4_cast_fu_1212_p1));
    tmp_21_fu_1226_p2 <= (tmp_20_cast_fu_1222_p1 or ap_const_lv32_1);
    tmp_22_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1226_p2),64));
    tmp_24_fu_581_p1 <= y_t_mid2_v_fu_574_p3(4 - 1 downto 0);
    tmp_25_fu_1173_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1158_p1) - unsigned(p_shl6_cast_fu_1169_p1));
        tmp_26_cast_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_1179_p2),32));

    tmp_26_fu_1179_p2 <= (tmp_25_fu_1173_p2 or ap_const_lv7_2);
    tmp_27_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_cast_fu_1185_p1),64));
    tmp_29_fu_768_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_55)) else "0";
    tmp_30_fu_1130_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_1115_p1) - unsigned(p_shl8_cast_fu_1126_p1));
        tmp_31_cast_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_1136_p2),32));

    tmp_31_fu_1136_p2 <= (tmp_30_fu_1130_p2 or ap_const_lv7_3);
    tmp_32_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_cast_fu_1142_p1),64));
    tmp_34_fu_773_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_6A)) else "0";
    tmp_35_fu_1067_p2 <= std_logic_vector(unsigned(p_shl9_cast_fu_1052_p1) - unsigned(p_shl10_cast_fu_1063_p1));
        tmp_36_cast_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_1073_p2),32));

    tmp_36_fu_1073_p2 <= std_logic_vector(unsigned(tmp_35_fu_1067_p2) + unsigned(ap_const_lv7_4));
    tmp_37_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_cast_fu_1079_p1),64));
    tmp_39_fu_608_p2 <= (exitcond_mid_fu_596_p2 or exitcond_flatten_reg_1283);
    tmp_40_fu_807_p2 <= std_logic_vector(unsigned(p_shl11_cast_fu_792_p1) - unsigned(p_shl12_cast_fu_803_p1));
        tmp_41_cast_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_41_fu_813_p2),32));

    tmp_41_fu_813_p2 <= std_logic_vector(unsigned(tmp_40_fu_807_p2) + unsigned(ap_const_lv7_5));
    tmp_42_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_cast_fu_819_p1),64));
    tmp_44_fu_828_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_95)) else "0";
    tmp_45_fu_1024_p2 <= std_logic_vector(unsigned(p_shl13_cast_fu_1009_p1) - unsigned(p_shl14_cast_fu_1020_p1));
        tmp_46_cast_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_fu_1030_p2),32));

    tmp_46_fu_1030_p2 <= std_logic_vector(unsigned(tmp_45_fu_1024_p2) + unsigned(ap_const_lv7_6));
    tmp_47_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_cast_fu_1036_p1),64));
    tmp_49_fu_833_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_AA)) else "0";
    tmp_50_fu_981_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_966_p1) - unsigned(p_shl16_cast_fu_977_p1));
        tmp_51_cast_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_987_p2),32));

    tmp_51_fu_987_p2 <= std_logic_vector(unsigned(tmp_50_fu_981_p2) + unsigned(ap_const_lv7_7));
    tmp_52_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_cast_fu_993_p1),64));
    tmp_54_fu_838_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_C0)) else "0";
    tmp_55_fu_942_p2 <= std_logic_vector(unsigned(p_shl17_cast_fu_927_p1) - unsigned(p_shl18_cast_fu_938_p1));
    tmp_56_fu_948_p2 <= std_logic_vector(unsigned(tmp_55_fu_942_p2) + unsigned(ap_const_lv7_8));
    tmp_57_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_948_p2),64));
    tmp_59_fu_843_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_D5)) else "0";
    tmp_60_fu_903_p2 <= std_logic_vector(unsigned(p_shl19_cast_fu_888_p1) - unsigned(p_shl20_cast_fu_899_p1));
    tmp_61_fu_909_p2 <= std_logic_vector(unsigned(tmp_60_fu_903_p2) + unsigned(ap_const_lv7_9));
    tmp_62_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_909_p2),64));
    tmp_64_fu_848_p2 <= "1" when (unsigned(pix_reg_1439) < unsigned(ap_const_lv8_EA)) else "0";
    tmp_65_fu_875_p2 <= std_logic_vector(unsigned(p_shl21_cast_fu_860_p1) - unsigned(p_shl22_cast_fu_871_p1));
    tmp_66_fu_1098_p2 <= std_logic_vector(unsigned(tmp_65_reg_1504) + unsigned(ap_const_lv7_A));
    tmp_67_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_1098_p2),64));
    tmp_69_fu_1088_p2 <= std_logic_vector(unsigned(tmp_65_reg_1504) + unsigned(ap_const_lv7_B));
    tmp_70_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_1088_p2),64));
    tmp_72_fu_625_p1 <= x_1_fu_602_p2(5 - 1 downto 0);
    tmp_73_fu_753_p4 <= pix_reg_1439(7 downto 6);
    tmp_74_fu_778_p3 <= pix_reg_1439(7 downto 7);
    tmp_fu_539_p1 <= x_reg_470(5 - 1 downto 0);
    tmp_mid1_fu_641_p2 <= std_logic_vector(unsigned(p_shl_cast_mid1_fu_637_p1) - unsigned(x_cast4_mid1_fu_621_p1));
    tmp_mid2_fu_667_p3 <= 
        tmp_mid1_reg_1344 when (exitcond_mid_reg_1312(0) = '1') else 
        tmp_mid_fu_661_p3;
    tmp_mid_fu_661_p3 <= 
        ap_const_lv8_0 when (ap_reg_pp0_iter1_exitcond_flatten_reg_1283(0) = '1') else 
        tmp_s_reg_1297;
    tmp_s_fu_555_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_551_p1) - unsigned(x_cast4_fu_535_p1));
    x_1_fu_602_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(x_mid_fu_561_p3));
    x_cast4_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_470),8));
    x_cast4_mid1_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_fu_602_p2),8));
    x_mid2_fu_647_p3 <= 
        x_1_fu_602_p2 when (exitcond_mid_fu_596_p2(0) = '1') else 
        x_mid_fu_561_p3;
    x_mid_fu_561_p3 <= 
        ap_const_lv6_0 when (exitcond_flatten_reg_1283(0) = '1') else 
        x_reg_470;
    y_s_fu_568_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_y_phi_fu_463_p4));
    y_t_mid2_v_fu_574_p3 <= 
        y_s_fu_568_p2 when (exitcond_flatten_reg_1283(0) = '1') else 
        ap_phi_mux_y_phi_fu_463_p4;
end behav;
