

================================================================
== Vivado HLS Report for 'load28'
================================================================
* Date:           Sun Mar 28 21:17:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.480 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conf_info_mac_n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conf_info_mac_n)" [../src/espacc.cc:133]   --->   Operation 5 'read' 'conf_info_mac_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%chunk_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chunk)" [../src/espacc.cc:133]   --->   Operation 6 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_len)" [../src/espacc.cc:133]   --->   Operation 7 'read' 'mac_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mac_vec_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_vec)" [../src/espacc.cc:133]   --->   Operation 8 'read' 'mac_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)" [../src/espacc.cc:133]   --->   Operation 9 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)" [../src/espacc.cc:133]   --->   Operation 10 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %chunk_out, i32 %chunk_read)" [../src/espacc.cc:133]   --->   Operation 11 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %conf_info_mac_n_out, i32 %conf_info_mac_n_read)" [../src/espacc.cc:133]   --->   Operation 12 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (5.48ns)   --->   "%length = mul i32 %mac_vec_read, %mac_len_read" [../src/espacc.cc:18->../src/espacc.cc:133]   --->   Operation 13 'mul' 'length' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 14 [1/1] (5.48ns)   --->   "%index = mul i32 %length, %chunk_read" [../src/espacc.cc:19->../src/espacc.cc:133]   --->   Operation 14 'mul' 'index' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%load_ctrl3_part_set_s = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 2, i32 %length, i32 %index)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 15 'bitconcatenate' 'load_ctrl3_part_set_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %load_ctrl, i96 %load_ctrl3_part_set_s)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %chunk_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %conf_info_mac_n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %load_ctrl, i96 %load_ctrl3_part_set_s)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 31 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.26ns)   --->   "%icmp_ln28 = icmp eq i32 %i_0_i_i_i, %length" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 32 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.51ns)   --->   "%i = add i32 %i_0_i_i_i, 1" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.exit, label %1" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %i_0_i_i_i to i64" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 35 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.39ns)   --->   "%in1_word_V_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in1_word_V)" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 36 'read' 'in1_word_V_read' <Predicate = (!icmp_ln28)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_inbuff_V_addr = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %zext_ln30" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 37 'getelementptr' 'p_inbuff_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.26ns)   --->   "store i32 %in1_word_V_read, i32* %p_inbuff_V_addr, align 4" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 38 'store' <Predicate = (!icmp_ln28)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6400> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 39 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [../src/espacc.cc:133]   --->   Operation 40 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.48ns
The critical path consists of the following:
	wire read on port 'mac_len' (../src/espacc.cc:133) [19]  (0 ns)
	'mul' operation ('length', ../src/espacc.cc:18->../src/espacc.cc:133) [32]  (5.48 ns)

 <State 2>: 5.48ns
The critical path consists of the following:
	'mul' operation ('index', ../src/espacc.cc:19->../src/espacc.cc:133) [33]  (5.48 ns)

 <State 3>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/espacc.cc:28->../src/espacc.cc:133) [38]  (0.85 ns)

 <State 4>: 4.66ns
The critical path consists of the following:
	fifo read on port 'in1_word_V' (../src/espacc.cc:30->../src/espacc.cc:133) [44]  (2.39 ns)
	'store' operation ('store_ln30', ../src/espacc.cc:30->../src/espacc.cc:133) of variable 'in1_word_V_read', ../src/espacc.cc:30->../src/espacc.cc:133 on array 'p_inbuff_V' [46]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
