Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 23:39:12 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   2           
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ACQUIRE_START (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_SDA_CLK/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.537        0.000                      0                   92        0.189        0.000                      0                   92       16.667        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
MASTER_CLK_IN         {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.537        0.000                      0                   90        0.189        0.000                      0                   90       24.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       22.509        0.000                      0                    2        0.701        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.537ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.703ns  (logic 0.933ns (25.199%)  route 2.770ns (74.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 48.529 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.877    27.828    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.505    48.529    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[12]/C
                         clock pessimism              0.575    49.104    
                         clock uncertainty           -0.310    48.794    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    48.365    pulse_gen_SDA_CLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         48.365    
                         arrival time                         -27.828    
  -------------------------------------------------------------------
                         slack                                 20.537    

Slack (MET) :             20.537ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.703ns  (logic 0.933ns (25.199%)  route 2.770ns (74.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 48.529 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.877    27.828    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.505    48.529    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[13]/C
                         clock pessimism              0.575    49.104    
                         clock uncertainty           -0.310    48.794    
    SLICE_X63Y87         FDRE (Setup_fdre_C_R)       -0.429    48.365    pulse_gen_SDA_CLK/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         48.365    
                         arrival time                         -27.828    
  -------------------------------------------------------------------
                         slack                                 20.537    

Slack (MET) :             20.678ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.560ns  (logic 0.933ns (26.205%)  route 2.627ns (73.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.735    27.686    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[4]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.686    
  -------------------------------------------------------------------
                         slack                                 20.678    

Slack (MET) :             20.678ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.560ns  (logic 0.933ns (26.205%)  route 2.627ns (73.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.735    27.686    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[5]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.686    
  -------------------------------------------------------------------
                         slack                                 20.678    

Slack (MET) :             20.678ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.560ns  (logic 0.933ns (26.205%)  route 2.627ns (73.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.735    27.686    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[6]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.686    
  -------------------------------------------------------------------
                         slack                                 20.678    

Slack (MET) :             20.678ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.560ns  (logic 0.933ns (26.205%)  route 2.627ns (73.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.735    27.686    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[7]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.686    
  -------------------------------------------------------------------
                         slack                                 20.678    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.440ns  (logic 0.933ns (27.123%)  route 2.507ns (72.877%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.614    27.565    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[10]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 20.798    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.440ns  (logic 0.933ns (27.123%)  route 2.507ns (72.877%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.614    27.565    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[11]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 20.798    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.440ns  (logic 0.933ns (27.123%)  route 2.507ns (72.877%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.614    27.565    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[8]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 20.798    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        3.440ns  (logic 0.933ns (27.123%)  route 2.507ns (72.877%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          1.013    25.597    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X64Y86         LUT2 (Prop_lut2_I1_O)        0.146    25.743 r  pulse_gen_SDA_CLK/clk_count[0]_i_2/O
                         net (fo=16, routed)          0.880    26.623    pulse_gen_SDA_CLK/clk_count
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.328    26.951 r  pulse_gen_SDA_CLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.614    27.565    pulse_gen_SDA_CLK/s_toggle4_out
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[9]/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X63Y86         FDRE (Setup_fdre_C_R)       -0.429    48.364    pulse_gen_SDA_CLK/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         48.364    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 20.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/s_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y84         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_SDA_CLK/clk_count_reg[0]/Q
                         net (fo=6, routed)           0.138    -0.295    pulse_gen_SDA_CLK/clk_count_reg[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  pulse_gen_SDA_CLK/s_toggle_i_1/O
                         net (fo=1, routed)           0.000    -0.250    pulse_gen_SDA_CLK/s_toggle_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/s_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.813    pulse_gen_SDA_CLK/clk_out1
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/s_toggle_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121    -0.440    pulse_gen_SDA_CLK/s_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/output_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.040%)  route 0.171ns (47.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y84         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  pulse_gen_SDA_CLK/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.171    -0.262    pulse_gen_SDA_CLK/clk_count_reg[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  pulse_gen_SDA_CLK/output_set_i_1/O
                         net (fo=1, routed)           0.000    -0.217    pulse_gen_SDA_CLK/output_set_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/output_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.813    pulse_gen_SDA_CLK/clk_out1
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/output_set_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.120    -0.441    pulse_gen_SDA_CLK/output_set_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.316    pulse_gen_SDA_CLK/clk_count_reg[11]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.208 r  pulse_gen_SDA_CLK/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.208    pulse_gen_SDA_CLK/clk_count_reg[8]_i_1_n_4
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[11]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y84         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/clk_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.313    pulse_gen_SDA_CLK/clk_count_reg[3]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  pulse_gen_SDA_CLK/clk_count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.205    pulse_gen_SDA_CLK/clk_count_reg[0]_i_3_n_4
    SLICE_X63Y84         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.813    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y84         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[3]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.313    pulse_gen_SDA_CLK/clk_count_reg[7]
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  pulse_gen_SDA_CLK/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    pulse_gen_SDA_CLK/clk_count_reg[4]_i_1_n_4
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[7]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590    -0.574    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_SDA_CLK/clk_count_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.315    pulse_gen_SDA_CLK/clk_count_reg[12]
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.200 r  pulse_gen_SDA_CLK/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.200    pulse_gen_SDA_CLK/clk_count_reg[12]_i_1_n_7
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.811    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y87         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[12]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.105    -0.469    pulse_gen_SDA_CLK/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.316    pulse_gen_SDA_CLK/clk_count_reg[4]
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  pulse_gen_SDA_CLK/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    pulse_gen_SDA_CLK/clk_count_reg[4]_i_1_n_7
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y85         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[4]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.316    pulse_gen_SDA_CLK/clk_count_reg[8]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  pulse_gen_SDA_CLK/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    pulse_gen_SDA_CLK/clk_count_reg[8]_i_1_n_7
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X63Y86         FDRE                                         r  pulse_gen_SDA_CLK/clk_count_reg[8]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/pulses_generated_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.300    pulse_gen_SDA_CLK/pulses_generated_reg[10]
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.189 r  pulse_gen_SDA_CLK/pulses_generated_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    pulse_gen_SDA_CLK/pulses_generated_reg[8]_i_1_n_5
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/pulses_generated_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/pulses_generated_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  pulse_gen_SDA_CLK/pulses_generated_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.300    pulse_gen_SDA_CLK/pulses_generated_reg[2]
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.189 r  pulse_gen_SDA_CLK/pulses_generated_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.189    pulse_gen_SDA_CLK/pulses_generated_reg[0]_i_3_n_5
    SLICE_X62Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -0.813    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[2]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.105    -0.470    pulse_gen_SDA_CLK/pulses_generated_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y84     pulse_gen_SDA_CLK/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y86     pulse_gen_SDA_CLK/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y87     pulse_gen_SDA_CLK/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.509ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.753ns  (logic 0.583ns (33.262%)  route 1.170ns (66.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 r  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.783    25.367    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.124    25.491 f  pulse_gen_SDA_CLK/done_i_2/O
                         net (fo=1, routed)           0.387    25.878    pulse_gen_SDA_CLK/done_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  pulse_gen_SDA_CLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X65Y86         FDCE (Recov_fdce_C_CLR)     -0.405    48.388    pulse_gen_SDA_CLK/done_reg
  -------------------------------------------------------------------
                         required time                         48.388    
                         arrival time                         -25.878    
  -------------------------------------------------------------------
                         slack                                 22.509    

Slack (MET) :             23.409ns  (required time - arrival time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.854ns  (logic 0.459ns (53.777%)  route 0.395ns (46.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 48.528 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 24.126 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    22.507 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    24.126    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    24.585 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.395    24.979    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X65Y85         FDCE                                         f  pulse_gen_SDA_CLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    48.528    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y85         FDCE                                         r  pulse_gen_SDA_CLK/gen_1_pulse_reg/C
                         clock pessimism              0.575    49.103    
                         clock uncertainty           -0.310    48.793    
    SLICE_X65Y85         FDCE (Recov_fdce_C_CLR)     -0.405    48.388    pulse_gen_SDA_CLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                         48.388    
                         arrival time                         -24.979    
  -------------------------------------------------------------------
                         slack                                 23.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.524%)  route 0.423ns (69.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.434 f  pulse_gen_SDA_CLK/done_reg/Q
                         net (fo=6, routed)           0.304    -0.130    pulse_gen_SDA_CLK/done
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.085 f  pulse_gen_SDA_CLK/done_i_2/O
                         net (fo=1, routed)           0.119     0.035    pulse_gen_SDA_CLK/done_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  pulse_gen_SDA_CLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C
                         clock pessimism              0.237    -0.575    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    pulse_gen_SDA_CLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             25.084ns  (arrival time - required time)
  Source:                 pulse_gen_SDA_CLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.126%)  route 0.171ns (53.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns = ( 24.425 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.836 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    24.425    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y84         FDRE                                         r  pulse_gen_SDA_CLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.146    24.571 f  pulse_gen_SDA_CLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.171    24.742    pulse_gen_SDA_CLK/pulse_complete_reg_n_0
    SLICE_X65Y85         FDCE                                         f  pulse_gen_SDA_CLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y85         FDCE                                         r  pulse_gen_SDA_CLK/gen_1_pulse_reg/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.310    -0.250    
    SLICE_X65Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    pulse_gen_SDA_CLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          24.742    
  -------------------------------------------------------------------
                         slack                                 25.084    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SCK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.071ns  (logic 3.535ns (58.238%)  route 2.535ns (41.762%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.873     1.391    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.515 r  pulse_gen_SDA_CLK/SCK_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     3.177    SCK_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     6.071 r  SCK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.071    SCK_OUT
    J3                                                                r  SCK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACQUIRE_START
                            (input port)
  Destination:            pulse_gen_SDA_CLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.500ns  (logic 1.413ns (25.691%)  route 4.087ns (74.309%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  ACQUIRE_START (IN)
                         net (fo=0)                   0.000     0.000    ACQUIRE_START
    A16                  IBUF (Prop_ibuf_I_O)         1.317     1.317 f  ACQUIRE_START_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.590    ACQUIRE_START_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.686 f  ACQUIRE_START_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.813     5.500    pulse_gen_SDA_CLK/TRIGGER
    SLICE_X64Y85         FDCE                                         f  pulse_gen_SDA_CLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACQUIRE_START
                            (input port)
  Destination:            pulse_gen_SDA_CLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 0.420ns (22.461%)  route 1.450ns (77.539%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  ACQUIRE_START (IN)
                         net (fo=0)                   0.000     0.000    ACQUIRE_START
    A16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 f  ACQUIRE_START_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.196    ACQUIRE_START_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.222 f  ACQUIRE_START_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.648     1.870    pulse_gen_SDA_CLK/TRIGGER
    SLICE_X64Y85         FDCE                                         f  pulse_gen_SDA_CLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SCK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.367ns (70.389%)  route 0.575ns (29.611%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[0]/C
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.244     0.408    pulse_gen_SDA_CLK/output_state[0]
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.453 r  pulse_gen_SDA_CLK/SCK_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     0.784    SCK_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.158     1.941 r  SCK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.941    SCK_OUT
    J3                                                                r  SCK_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.535ns (62.461%)  route 2.125ns (37.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.619    -0.874    pulse_gen_SDA_CLK/clk_out1
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  pulse_gen_SDA_CLK/output_set_reg/Q
                         net (fo=2, routed)           0.462     0.106    pulse_gen_SDA_CLK/output_set_reg_n_0
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.124     0.230 r  pulse_gen_SDA_CLK/SCK_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     1.893    SCK_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     4.786 r  SCK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.786    SCK_OUT
    J3                                                                r  SCK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.026ns  (logic 0.456ns (44.440%)  route 0.570ns (55.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.621    -0.872    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.456    -0.416 f  pulse_gen_SDA_CLK/done_reg/Q
                         net (fo=6, routed)           0.570     0.154    pulse_gen_SDA_CLK/done
    SLICE_X64Y86         FDCE                                         f  pulse_gen_SDA_CLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulse_gen_SDA_CLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.850ns  (logic 0.367ns (43.171%)  route 0.483ns (56.829%))
  Logic Levels:           0  
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.367    -1.105 f  pulse_gen_SDA_CLK/done_reg/Q
                         net (fo=6, routed)           0.483    -0.622    pulse_gen_SDA_CLK/done
    SLICE_X64Y86         FDCE                                         f  pulse_gen_SDA_CLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.367ns (73.221%)  route 0.500ns (26.779%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.575    pulse_gen_SDA_CLK/clk_out1
    SLICE_X64Y84         FDRE                                         r  pulse_gen_SDA_CLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  pulse_gen_SDA_CLK/output_set_reg/Q
                         net (fo=2, routed)           0.169    -0.242    pulse_gen_SDA_CLK/output_set_reg_n_0
    SLICE_X64Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  pulse_gen_SDA_CLK/SCK_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     0.134    SCK_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.158     1.292 r  SCK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.292    SCK_OUT
    J3                                                                r  SCK_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    your_instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.642ns (28.110%)  route 1.642ns (71.890%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          1.086     2.284    pulse_gen_SDA_CLK/done0
    SLICE_X62Y87         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.505    -1.471    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y87         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[12]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.284ns  (logic 0.642ns (28.110%)  route 1.642ns (71.890%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          1.086     2.284    pulse_gen_SDA_CLK/done0
    SLICE_X62Y87         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.505    -1.471    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y87         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[13]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.085%)  route 1.359ns (67.915%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.804     2.001    pulse_gen_SDA_CLK/done0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.085%)  route 1.359ns (67.915%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.804     2.001    pulse_gen_SDA_CLK/done0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[11]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.085%)  route 1.359ns (67.915%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.804     2.001    pulse_gen_SDA_CLK/done0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[8]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.085%)  route 1.359ns (67.915%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.804     2.001    pulse_gen_SDA_CLK/done0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[9]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.347%)  route 1.283ns (66.653%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.728     1.925    pulse_gen_SDA_CLK/done0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.347%)  route 1.283ns (66.653%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.728     1.925    pulse_gen_SDA_CLK/done0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[5]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.347%)  route 1.283ns (66.653%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.728     1.925    pulse_gen_SDA_CLK/done0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[6]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.347%)  route 1.283ns (66.653%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.555     1.073    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.124     1.197 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_1/O
                         net (fo=14, routed)          0.728     1.925    pulse_gen_SDA_CLK/done0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          1.504    -1.472    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.116     0.280    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  pulse_gen_SDA_CLK/done_i_1/O
                         net (fo=1, routed)           0.000     0.325    pulse_gen_SDA_CLK/done_i_1_n_0
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y86         FDCE                                         r  pulse_gen_SDA_CLK/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/gen_1_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.285%)  route 0.253ns (54.715%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.253     0.417    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X65Y85         LUT5 (Prop_lut5_I1_O)        0.045     0.462 r  pulse_gen_SDA_CLK/gen_1_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.462    pulse_gen_SDA_CLK/gen_1_pulse_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  pulse_gen_SDA_CLK/gen_1_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X65Y85         FDCE                                         r  pulse_gen_SDA_CLK/gen_1_pulse_reg/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.339%)  route 0.322ns (60.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.125     0.531    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[10]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.339%)  route 0.322ns (60.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.125     0.531    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[11]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.339%)  route 0.322ns (60.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.125     0.531    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[8]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.339%)  route 0.322ns (60.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.125     0.531    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y86         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[9]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.734%)  route 0.331ns (61.266%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.133     0.540    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.734%)  route 0.331ns (61.266%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.133     0.540    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[5]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.734%)  route 0.331ns (61.266%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.133     0.540    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[6]/C

Slack:                    inf
  Source:                 pulse_gen_SDA_CLK/output_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_SDA_CLK/pulses_generated_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.734%)  route 0.331ns (61.266%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE                         0.000     0.000 r  pulse_gen_SDA_CLK/output_state_reg[1]/C
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_SDA_CLK/output_state_reg[1]/Q
                         net (fo=5, routed)           0.197     0.361    pulse_gen_SDA_CLK/output_state[1]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  pulse_gen_SDA_CLK/pulses_generated[0]_i_2/O
                         net (fo=14, routed)          0.133     0.540    pulse_gen_SDA_CLK/pulses_generated0
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858    -0.812    pulse_gen_SDA_CLK/clk_out1
    SLICE_X62Y85         FDRE                                         r  pulse_gen_SDA_CLK/pulses_generated_reg[7]/C





