# SystemVerilog-toolkit
My SystemVerilog examples and solutions. Its other purpose is for the sake of my cpu. I am not sure how much I will upload here, but most definitely what I find useful will be uploaded.
