
lights_RGBW_PWM_DMA_two_chanels2_WORKS7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000119ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08011b3c  08011b3c  00021b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012120  08012120  000300c0  2**0
                  CONTENTS
  4 .ARM          00000008  08012120  08012120  00022120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012128  08012128  000300c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012128  08012128  00022128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801212c  0801212c  0002212c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  08012130  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300c0  2**0
                  CONTENTS
 10 .bss          000038ac  200000c0  200000c0  000300c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000396c  2000396c  000300c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022a7e  00000000  00000000  000300f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004db0  00000000  00000000  00052b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001af0  00000000  00000000  00057920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018f8  00000000  00000000  00059410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027712  00000000  00000000  0005ad08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000245bd  00000000  00000000  0008241a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d581c  00000000  00000000  000a69d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017c1f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075dc  00000000  00000000  0017c244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011b24 	.word	0x08011b24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	08011b24 	.word	0x08011b24

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800089c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008a0:	f000 b974 	b.w	8000b8c <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	4604      	mov	r4, r0
 80008c4:	468e      	mov	lr, r1
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d14d      	bne.n	8000966 <__udivmoddi4+0xaa>
 80008ca:	428a      	cmp	r2, r1
 80008cc:	4694      	mov	ip, r2
 80008ce:	d969      	bls.n	80009a4 <__udivmoddi4+0xe8>
 80008d0:	fab2 f282 	clz	r2, r2
 80008d4:	b152      	cbz	r2, 80008ec <__udivmoddi4+0x30>
 80008d6:	fa01 f302 	lsl.w	r3, r1, r2
 80008da:	f1c2 0120 	rsb	r1, r2, #32
 80008de:	fa20 f101 	lsr.w	r1, r0, r1
 80008e2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008e6:	ea41 0e03 	orr.w	lr, r1, r3
 80008ea:	4094      	lsls	r4, r2
 80008ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008f0:	0c21      	lsrs	r1, r4, #16
 80008f2:	fbbe f6f8 	udiv	r6, lr, r8
 80008f6:	fa1f f78c 	uxth.w	r7, ip
 80008fa:	fb08 e316 	mls	r3, r8, r6, lr
 80008fe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000902:	fb06 f107 	mul.w	r1, r6, r7
 8000906:	4299      	cmp	r1, r3
 8000908:	d90a      	bls.n	8000920 <__udivmoddi4+0x64>
 800090a:	eb1c 0303 	adds.w	r3, ip, r3
 800090e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000912:	f080 811f 	bcs.w	8000b54 <__udivmoddi4+0x298>
 8000916:	4299      	cmp	r1, r3
 8000918:	f240 811c 	bls.w	8000b54 <__udivmoddi4+0x298>
 800091c:	3e02      	subs	r6, #2
 800091e:	4463      	add	r3, ip
 8000920:	1a5b      	subs	r3, r3, r1
 8000922:	b2a4      	uxth	r4, r4
 8000924:	fbb3 f0f8 	udiv	r0, r3, r8
 8000928:	fb08 3310 	mls	r3, r8, r0, r3
 800092c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000930:	fb00 f707 	mul.w	r7, r0, r7
 8000934:	42a7      	cmp	r7, r4
 8000936:	d90a      	bls.n	800094e <__udivmoddi4+0x92>
 8000938:	eb1c 0404 	adds.w	r4, ip, r4
 800093c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000940:	f080 810a 	bcs.w	8000b58 <__udivmoddi4+0x29c>
 8000944:	42a7      	cmp	r7, r4
 8000946:	f240 8107 	bls.w	8000b58 <__udivmoddi4+0x29c>
 800094a:	4464      	add	r4, ip
 800094c:	3802      	subs	r0, #2
 800094e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000952:	1be4      	subs	r4, r4, r7
 8000954:	2600      	movs	r6, #0
 8000956:	b11d      	cbz	r5, 8000960 <__udivmoddi4+0xa4>
 8000958:	40d4      	lsrs	r4, r2
 800095a:	2300      	movs	r3, #0
 800095c:	e9c5 4300 	strd	r4, r3, [r5]
 8000960:	4631      	mov	r1, r6
 8000962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000966:	428b      	cmp	r3, r1
 8000968:	d909      	bls.n	800097e <__udivmoddi4+0xc2>
 800096a:	2d00      	cmp	r5, #0
 800096c:	f000 80ef 	beq.w	8000b4e <__udivmoddi4+0x292>
 8000970:	2600      	movs	r6, #0
 8000972:	e9c5 0100 	strd	r0, r1, [r5]
 8000976:	4630      	mov	r0, r6
 8000978:	4631      	mov	r1, r6
 800097a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800097e:	fab3 f683 	clz	r6, r3
 8000982:	2e00      	cmp	r6, #0
 8000984:	d14a      	bne.n	8000a1c <__udivmoddi4+0x160>
 8000986:	428b      	cmp	r3, r1
 8000988:	d302      	bcc.n	8000990 <__udivmoddi4+0xd4>
 800098a:	4282      	cmp	r2, r0
 800098c:	f200 80f9 	bhi.w	8000b82 <__udivmoddi4+0x2c6>
 8000990:	1a84      	subs	r4, r0, r2
 8000992:	eb61 0303 	sbc.w	r3, r1, r3
 8000996:	2001      	movs	r0, #1
 8000998:	469e      	mov	lr, r3
 800099a:	2d00      	cmp	r5, #0
 800099c:	d0e0      	beq.n	8000960 <__udivmoddi4+0xa4>
 800099e:	e9c5 4e00 	strd	r4, lr, [r5]
 80009a2:	e7dd      	b.n	8000960 <__udivmoddi4+0xa4>
 80009a4:	b902      	cbnz	r2, 80009a8 <__udivmoddi4+0xec>
 80009a6:	deff      	udf	#255	; 0xff
 80009a8:	fab2 f282 	clz	r2, r2
 80009ac:	2a00      	cmp	r2, #0
 80009ae:	f040 8092 	bne.w	8000ad6 <__udivmoddi4+0x21a>
 80009b2:	eba1 010c 	sub.w	r1, r1, ip
 80009b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ba:	fa1f fe8c 	uxth.w	lr, ip
 80009be:	2601      	movs	r6, #1
 80009c0:	0c20      	lsrs	r0, r4, #16
 80009c2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009c6:	fb07 1113 	mls	r1, r7, r3, r1
 80009ca:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009ce:	fb0e f003 	mul.w	r0, lr, r3
 80009d2:	4288      	cmp	r0, r1
 80009d4:	d908      	bls.n	80009e8 <__udivmoddi4+0x12c>
 80009d6:	eb1c 0101 	adds.w	r1, ip, r1
 80009da:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80009de:	d202      	bcs.n	80009e6 <__udivmoddi4+0x12a>
 80009e0:	4288      	cmp	r0, r1
 80009e2:	f200 80cb 	bhi.w	8000b7c <__udivmoddi4+0x2c0>
 80009e6:	4643      	mov	r3, r8
 80009e8:	1a09      	subs	r1, r1, r0
 80009ea:	b2a4      	uxth	r4, r4
 80009ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80009f0:	fb07 1110 	mls	r1, r7, r0, r1
 80009f4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009f8:	fb0e fe00 	mul.w	lr, lr, r0
 80009fc:	45a6      	cmp	lr, r4
 80009fe:	d908      	bls.n	8000a12 <__udivmoddi4+0x156>
 8000a00:	eb1c 0404 	adds.w	r4, ip, r4
 8000a04:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a08:	d202      	bcs.n	8000a10 <__udivmoddi4+0x154>
 8000a0a:	45a6      	cmp	lr, r4
 8000a0c:	f200 80bb 	bhi.w	8000b86 <__udivmoddi4+0x2ca>
 8000a10:	4608      	mov	r0, r1
 8000a12:	eba4 040e 	sub.w	r4, r4, lr
 8000a16:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a1a:	e79c      	b.n	8000956 <__udivmoddi4+0x9a>
 8000a1c:	f1c6 0720 	rsb	r7, r6, #32
 8000a20:	40b3      	lsls	r3, r6
 8000a22:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a26:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a2a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a2e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a32:	431c      	orrs	r4, r3
 8000a34:	40f9      	lsrs	r1, r7
 8000a36:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a3a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a3e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a42:	0c20      	lsrs	r0, r4, #16
 8000a44:	fa1f fe8c 	uxth.w	lr, ip
 8000a48:	fb09 1118 	mls	r1, r9, r8, r1
 8000a4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a50:	fb08 f00e 	mul.w	r0, r8, lr
 8000a54:	4288      	cmp	r0, r1
 8000a56:	fa02 f206 	lsl.w	r2, r2, r6
 8000a5a:	d90b      	bls.n	8000a74 <__udivmoddi4+0x1b8>
 8000a5c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a60:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000a64:	f080 8088 	bcs.w	8000b78 <__udivmoddi4+0x2bc>
 8000a68:	4288      	cmp	r0, r1
 8000a6a:	f240 8085 	bls.w	8000b78 <__udivmoddi4+0x2bc>
 8000a6e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a72:	4461      	add	r1, ip
 8000a74:	1a09      	subs	r1, r1, r0
 8000a76:	b2a4      	uxth	r4, r4
 8000a78:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a7c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a80:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a84:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a88:	458e      	cmp	lr, r1
 8000a8a:	d908      	bls.n	8000a9e <__udivmoddi4+0x1e2>
 8000a8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a90:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000a94:	d26c      	bcs.n	8000b70 <__udivmoddi4+0x2b4>
 8000a96:	458e      	cmp	lr, r1
 8000a98:	d96a      	bls.n	8000b70 <__udivmoddi4+0x2b4>
 8000a9a:	3802      	subs	r0, #2
 8000a9c:	4461      	add	r1, ip
 8000a9e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000aa2:	fba0 9402 	umull	r9, r4, r0, r2
 8000aa6:	eba1 010e 	sub.w	r1, r1, lr
 8000aaa:	42a1      	cmp	r1, r4
 8000aac:	46c8      	mov	r8, r9
 8000aae:	46a6      	mov	lr, r4
 8000ab0:	d356      	bcc.n	8000b60 <__udivmoddi4+0x2a4>
 8000ab2:	d053      	beq.n	8000b5c <__udivmoddi4+0x2a0>
 8000ab4:	b15d      	cbz	r5, 8000ace <__udivmoddi4+0x212>
 8000ab6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aba:	eb61 010e 	sbc.w	r1, r1, lr
 8000abe:	fa01 f707 	lsl.w	r7, r1, r7
 8000ac2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ac6:	40f1      	lsrs	r1, r6
 8000ac8:	431f      	orrs	r7, r3
 8000aca:	e9c5 7100 	strd	r7, r1, [r5]
 8000ace:	2600      	movs	r6, #0
 8000ad0:	4631      	mov	r1, r6
 8000ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ad6:	f1c2 0320 	rsb	r3, r2, #32
 8000ada:	40d8      	lsrs	r0, r3
 8000adc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ae4:	4091      	lsls	r1, r2
 8000ae6:	4301      	orrs	r1, r0
 8000ae8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aec:	fa1f fe8c 	uxth.w	lr, ip
 8000af0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000af4:	fb07 3610 	mls	r6, r7, r0, r3
 8000af8:	0c0b      	lsrs	r3, r1, #16
 8000afa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000afe:	fb00 f60e 	mul.w	r6, r0, lr
 8000b02:	429e      	cmp	r6, r3
 8000b04:	fa04 f402 	lsl.w	r4, r4, r2
 8000b08:	d908      	bls.n	8000b1c <__udivmoddi4+0x260>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000b12:	d22f      	bcs.n	8000b74 <__udivmoddi4+0x2b8>
 8000b14:	429e      	cmp	r6, r3
 8000b16:	d92d      	bls.n	8000b74 <__udivmoddi4+0x2b8>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	4463      	add	r3, ip
 8000b1c:	1b9b      	subs	r3, r3, r6
 8000b1e:	b289      	uxth	r1, r1
 8000b20:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b24:	fb07 3316 	mls	r3, r7, r6, r3
 8000b28:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b2c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b30:	428b      	cmp	r3, r1
 8000b32:	d908      	bls.n	8000b46 <__udivmoddi4+0x28a>
 8000b34:	eb1c 0101 	adds.w	r1, ip, r1
 8000b38:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000b3c:	d216      	bcs.n	8000b6c <__udivmoddi4+0x2b0>
 8000b3e:	428b      	cmp	r3, r1
 8000b40:	d914      	bls.n	8000b6c <__udivmoddi4+0x2b0>
 8000b42:	3e02      	subs	r6, #2
 8000b44:	4461      	add	r1, ip
 8000b46:	1ac9      	subs	r1, r1, r3
 8000b48:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b4c:	e738      	b.n	80009c0 <__udivmoddi4+0x104>
 8000b4e:	462e      	mov	r6, r5
 8000b50:	4628      	mov	r0, r5
 8000b52:	e705      	b.n	8000960 <__udivmoddi4+0xa4>
 8000b54:	4606      	mov	r6, r0
 8000b56:	e6e3      	b.n	8000920 <__udivmoddi4+0x64>
 8000b58:	4618      	mov	r0, r3
 8000b5a:	e6f8      	b.n	800094e <__udivmoddi4+0x92>
 8000b5c:	454b      	cmp	r3, r9
 8000b5e:	d2a9      	bcs.n	8000ab4 <__udivmoddi4+0x1f8>
 8000b60:	ebb9 0802 	subs.w	r8, r9, r2
 8000b64:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b68:	3801      	subs	r0, #1
 8000b6a:	e7a3      	b.n	8000ab4 <__udivmoddi4+0x1f8>
 8000b6c:	4646      	mov	r6, r8
 8000b6e:	e7ea      	b.n	8000b46 <__udivmoddi4+0x28a>
 8000b70:	4620      	mov	r0, r4
 8000b72:	e794      	b.n	8000a9e <__udivmoddi4+0x1e2>
 8000b74:	4640      	mov	r0, r8
 8000b76:	e7d1      	b.n	8000b1c <__udivmoddi4+0x260>
 8000b78:	46d0      	mov	r8, sl
 8000b7a:	e77b      	b.n	8000a74 <__udivmoddi4+0x1b8>
 8000b7c:	3b02      	subs	r3, #2
 8000b7e:	4461      	add	r1, ip
 8000b80:	e732      	b.n	80009e8 <__udivmoddi4+0x12c>
 8000b82:	4630      	mov	r0, r6
 8000b84:	e709      	b.n	800099a <__udivmoddi4+0xde>
 8000b86:	4464      	add	r4, ip
 8000b88:	3802      	subs	r0, #2
 8000b8a:	e742      	b.n	8000a12 <__udivmoddi4+0x156>

08000b8c <__aeabi_idiv0>:
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <stop_light_turn_on_left>:
#define RIGHT_5_OFF		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3)


// ----------------------------------------------------------------------------------------
void stop_light_turn_on_left(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	LEFT_1_ON; 		LEFT_2_ON;		LEFT_3_ON;		LEFT_4_ON;		LEFT_5_ON;
 8000b94:	2100      	movs	r1, #0
 8000b96:	480a      	ldr	r0, [pc, #40]	; (8000bc0 <stop_light_turn_on_left+0x30>)
 8000b98:	f007 f8f6 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000b9c:	2104      	movs	r1, #4
 8000b9e:	4808      	ldr	r0, [pc, #32]	; (8000bc0 <stop_light_turn_on_left+0x30>)
 8000ba0:	f007 f8f2 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000ba4:	2108      	movs	r1, #8
 8000ba6:	4806      	ldr	r0, [pc, #24]	; (8000bc0 <stop_light_turn_on_left+0x30>)
 8000ba8:	f007 f8ee 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000bac:	210c      	movs	r1, #12
 8000bae:	4804      	ldr	r0, [pc, #16]	; (8000bc0 <stop_light_turn_on_left+0x30>)
 8000bb0:	f007 f8ea 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4803      	ldr	r0, [pc, #12]	; (8000bc4 <stop_light_turn_on_left+0x34>)
 8000bb8:	f007 f8e6 	bl	8007d88 <HAL_TIM_PWM_Start>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200019ec 	.word	0x200019ec
 8000bc4:	20001a34 	.word	0x20001a34

08000bc8 <stop_light_turn_on_right>:

// ----------------------------------------------------------------------------------------
void stop_light_turn_on_right(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
	RIGHT_1_ON;		RIGHT_2_ON;		RIGHT_3_ON;		RIGHT_4_ON;		RIGHT_5_ON;
 8000bcc:	2104      	movs	r1, #4
 8000bce:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <stop_light_turn_on_right+0x30>)
 8000bd0:	f007 f8da 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000bd4:	2108      	movs	r1, #8
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <stop_light_turn_on_right+0x30>)
 8000bd8:	f007 f8d6 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000bdc:	210c      	movs	r1, #12
 8000bde:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <stop_light_turn_on_right+0x30>)
 8000be0:	f007 f8d2 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000be4:	2104      	movs	r1, #4
 8000be6:	4805      	ldr	r0, [pc, #20]	; (8000bfc <stop_light_turn_on_right+0x34>)
 8000be8:	f007 f8ce 	bl	8007d88 <HAL_TIM_PWM_Start>
 8000bec:	2108      	movs	r1, #8
 8000bee:	4803      	ldr	r0, [pc, #12]	; (8000bfc <stop_light_turn_on_right+0x34>)
 8000bf0:	f007 f8ca 	bl	8007d88 <HAL_TIM_PWM_Start>
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20001a34 	.word	0x20001a34
 8000bfc:	20001a7c 	.word	0x20001a7c

08000c00 <stop_light_turn_off_left>:

// ----------------------------------------------------------------------------------------
void stop_light_turn_off_left(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	LEFT_1_OFF;		LEFT_2_OFF;		LEFT_3_OFF;		LEFT_4_OFF;		LEFT_5_OFF;
 8000c04:	2100      	movs	r1, #0
 8000c06:	480a      	ldr	r0, [pc, #40]	; (8000c30 <stop_light_turn_off_left+0x30>)
 8000c08:	f007 f986 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c0c:	2104      	movs	r1, #4
 8000c0e:	4808      	ldr	r0, [pc, #32]	; (8000c30 <stop_light_turn_off_left+0x30>)
 8000c10:	f007 f982 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c14:	2108      	movs	r1, #8
 8000c16:	4806      	ldr	r0, [pc, #24]	; (8000c30 <stop_light_turn_off_left+0x30>)
 8000c18:	f007 f97e 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c1c:	210c      	movs	r1, #12
 8000c1e:	4804      	ldr	r0, [pc, #16]	; (8000c30 <stop_light_turn_off_left+0x30>)
 8000c20:	f007 f97a 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c24:	2100      	movs	r1, #0
 8000c26:	4803      	ldr	r0, [pc, #12]	; (8000c34 <stop_light_turn_off_left+0x34>)
 8000c28:	f007 f976 	bl	8007f18 <HAL_TIM_PWM_Stop>
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	200019ec 	.word	0x200019ec
 8000c34:	20001a34 	.word	0x20001a34

08000c38 <stop_light_turn_off_right>:

// ----------------------------------------------------------------------------------------
void stop_light_turn_off_right(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
	RIGHT_1_OFF;	RIGHT_2_OFF;	RIGHT_3_OFF;	RIGHT_4_OFF;	RIGHT_5_OFF;
 8000c3c:	2104      	movs	r1, #4
 8000c3e:	480a      	ldr	r0, [pc, #40]	; (8000c68 <stop_light_turn_off_right+0x30>)
 8000c40:	f007 f96a 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c44:	2108      	movs	r1, #8
 8000c46:	4808      	ldr	r0, [pc, #32]	; (8000c68 <stop_light_turn_off_right+0x30>)
 8000c48:	f007 f966 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c4c:	210c      	movs	r1, #12
 8000c4e:	4806      	ldr	r0, [pc, #24]	; (8000c68 <stop_light_turn_off_right+0x30>)
 8000c50:	f007 f962 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c54:	2104      	movs	r1, #4
 8000c56:	4805      	ldr	r0, [pc, #20]	; (8000c6c <stop_light_turn_off_right+0x34>)
 8000c58:	f007 f95e 	bl	8007f18 <HAL_TIM_PWM_Stop>
 8000c5c:	2108      	movs	r1, #8
 8000c5e:	4803      	ldr	r0, [pc, #12]	; (8000c6c <stop_light_turn_off_right+0x34>)
 8000c60:	f007 f95a 	bl	8007f18 <HAL_TIM_PWM_Stop>
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20001a34 	.word	0x20001a34
 8000c6c:	20001a7c 	.word	0x20001a7c

08000c70 <set_duty_cycle_stop_left_1>:
	RIGHT_1_ON;
	HAL_Delay(delay);
}
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_left_1(int duty_cycle)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty_cycle);
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <set_duty_cycle_stop_left_1+0x1c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	20001a34 	.word	0x20001a34

08000c90 <set_duty_cycle_stop_left_2>:
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_left_2(int duty_cycle)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, duty_cycle);
 8000c98:	4b04      	ldr	r3, [pc, #16]	; (8000cac <set_duty_cycle_stop_left_2+0x1c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	200019ec 	.word	0x200019ec

08000cb0 <set_duty_cycle_stop_left_3>:
// ---------------------------------------------------------------------------------------
void set_duty_cycle_stop_left_3(int duty_cycle)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_cycle);
 8000cb8:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <set_duty_cycle_stop_left_3+0x1c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	200019ec 	.word	0x200019ec

08000cd0 <set_duty_cycle_stop_left_4>:
// ---------------------------------------------------------------------------------------
void set_duty_cycle_stop_left_4(int duty_cycle)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty_cycle);
 8000cd8:	4b04      	ldr	r3, [pc, #16]	; (8000cec <set_duty_cycle_stop_left_4+0x1c>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	200019ec 	.word	0x200019ec

08000cf0 <set_duty_cycle_stop_left_5>:
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_left_5(int duty_cycle)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <set_duty_cycle_stop_left_5+0x1c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	200019ec 	.word	0x200019ec

08000d10 <set_duty_cycle_stop_ritht_1>:
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_ritht_1(int duty_cycle)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle);
 8000d18:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <set_duty_cycle_stop_ritht_1+0x1c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	20001a7c 	.word	0x20001a7c

08000d30 <set_duty_cycle_stop_ritht_2>:
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_ritht_2(int duty_cycle)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, duty_cycle);
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <set_duty_cycle_stop_ritht_2+0x1c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	20001a7c 	.word	0x20001a7c

08000d50 <set_duty_cycle_stop_ritht_3>:
// ---------------------------------------------------------------------------------------
void set_duty_cycle_stop_ritht_3(int duty_cycle)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty_cycle);
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <set_duty_cycle_stop_ritht_3+0x1c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	20001a34 	.word	0x20001a34

08000d70 <set_duty_cycle_stop_ritht_4>:
// ---------------------------------------------------------------------------------------
void set_duty_cycle_stop_ritht_4(int duty_cycle)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty_cycle);
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <set_duty_cycle_stop_ritht_4+0x1c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	20001a34 	.word	0x20001a34

08000d90 <set_duty_cycle_stop_ritht_5>:
// ----------------------------------------------------------------------------------------
void set_duty_cycle_stop_ritht_5(int duty_cycle)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty_cycle);
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <set_duty_cycle_stop_ritht_5+0x1c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	20001a34 	.word	0x20001a34

08000db0 <stop_light_all_turn_off>:
	stop_light_turn_on_right();
}

// ----------------------------------------------------------------------------------------
void stop_light_all_turn_off(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0

	stop_light_turn_off_left();
 8000db4:	f7ff ff24 	bl	8000c00 <stop_light_turn_off_left>
	stop_light_turn_off_right();
 8000db8:	f7ff ff3e 	bl	8000c38 <stop_light_turn_off_right>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <test_from_midle_to_corner>:
		}
	}
}
// ----------------------------------------------------------------------------------------
void test_from_midle_to_corner(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
	int delay = 1;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	603b      	str	r3, [r7, #0]
	int duty_cycle = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	607b      	str	r3, [r7, #4]

	  // Turn on RED LEDs
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4866      	ldr	r0, [pc, #408]	; (8000f6c <test_from_midle_to_corner+0x1ac>)
 8000dd2:	f006 ffd9 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000dd6:	2104      	movs	r1, #4
 8000dd8:	4864      	ldr	r0, [pc, #400]	; (8000f6c <test_from_midle_to_corner+0x1ac>)
 8000dda:	f006 ffd5 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000dde:	2108      	movs	r1, #8
 8000de0:	4862      	ldr	r0, [pc, #392]	; (8000f6c <test_from_midle_to_corner+0x1ac>)
 8000de2:	f006 ffd1 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000de6:	210c      	movs	r1, #12
 8000de8:	4860      	ldr	r0, [pc, #384]	; (8000f6c <test_from_midle_to_corner+0x1ac>)
 8000dea:	f006 ffcd 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000dee:	2100      	movs	r1, #0
 8000df0:	485f      	ldr	r0, [pc, #380]	; (8000f70 <test_from_midle_to_corner+0x1b0>)
 8000df2:	f006 ffc9 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000df6:	2104      	movs	r1, #4
 8000df8:	485d      	ldr	r0, [pc, #372]	; (8000f70 <test_from_midle_to_corner+0x1b0>)
 8000dfa:	f006 ffc5 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000dfe:	2108      	movs	r1, #8
 8000e00:	485b      	ldr	r0, [pc, #364]	; (8000f70 <test_from_midle_to_corner+0x1b0>)
 8000e02:	f006 ffc1 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000e06:	210c      	movs	r1, #12
 8000e08:	4859      	ldr	r0, [pc, #356]	; (8000f70 <test_from_midle_to_corner+0x1b0>)
 8000e0a:	f006 ffbd 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000e0e:	2104      	movs	r1, #4
 8000e10:	4858      	ldr	r0, [pc, #352]	; (8000f74 <test_from_midle_to_corner+0x1b4>)
 8000e12:	f006 ffb9 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000e16:	2108      	movs	r1, #8
 8000e18:	4856      	ldr	r0, [pc, #344]	; (8000f74 <test_from_midle_to_corner+0x1b4>)
 8000e1a:	f006 ffb5 	bl	8007d88 <HAL_TIM_PWM_Start>

	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	e010      	b.n	8000e46 <test_from_midle_to_corner+0x86>
	{
		set_duty_cycle_stop_left_1(duty_cycle);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ff23 	bl	8000c70 <set_duty_cycle_stop_left_1>
		set_duty_cycle_stop_ritht_1(duty_cycle);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ff70 	bl	8000d10 <set_duty_cycle_stop_ritht_1>

		stop_light_turn_on_left();
 8000e30:	f7ff feae 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000e34:	f7ff fec8 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f003 fbc6 	bl	80045cc <HAL_Delay>
	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3301      	adds	r3, #1
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b64      	cmp	r3, #100	; 0x64
 8000e4a:	ddeb      	ble.n	8000e24 <test_from_midle_to_corner+0x64>
	}

	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	e010      	b.n	8000e74 <test_from_midle_to_corner+0xb4>
	{
		set_duty_cycle_stop_left_2(duty_cycle);
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff ff1c 	bl	8000c90 <set_duty_cycle_stop_left_2>
		set_duty_cycle_stop_ritht_2(duty_cycle);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ff69 	bl	8000d30 <set_duty_cycle_stop_ritht_2>

		stop_light_turn_on_left();
 8000e5e:	f7ff fe97 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000e62:	f7ff feb1 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f003 fbaf 	bl	80045cc <HAL_Delay>
	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3301      	adds	r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b64      	cmp	r3, #100	; 0x64
 8000e78:	ddeb      	ble.n	8000e52 <test_from_midle_to_corner+0x92>
	}

	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	607b      	str	r3, [r7, #4]
 8000e7e:	e010      	b.n	8000ea2 <test_from_midle_to_corner+0xe2>
	{
		set_duty_cycle_stop_left_3(duty_cycle);
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff ff15 	bl	8000cb0 <set_duty_cycle_stop_left_3>
		set_duty_cycle_stop_ritht_3(duty_cycle);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff ff62 	bl	8000d50 <set_duty_cycle_stop_ritht_3>

		stop_light_turn_on_left();
 8000e8c:	f7ff fe80 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000e90:	f7ff fe9a 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f003 fb98 	bl	80045cc <HAL_Delay>
	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b64      	cmp	r3, #100	; 0x64
 8000ea6:	ddeb      	ble.n	8000e80 <test_from_midle_to_corner+0xc0>
	}

	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	e010      	b.n	8000ed0 <test_from_midle_to_corner+0x110>
	{
		set_duty_cycle_stop_left_4(duty_cycle);
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff ff0e 	bl	8000cd0 <set_duty_cycle_stop_left_4>
		set_duty_cycle_stop_ritht_4(duty_cycle);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff ff5b 	bl	8000d70 <set_duty_cycle_stop_ritht_4>

		stop_light_turn_on_left();
 8000eba:	f7ff fe69 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000ebe:	f7ff fe83 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f003 fb81 	bl	80045cc <HAL_Delay>
	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b64      	cmp	r3, #100	; 0x64
 8000ed4:	ddeb      	ble.n	8000eae <test_from_midle_to_corner+0xee>
	}

	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	e010      	b.n	8000efe <test_from_midle_to_corner+0x13e>
	{
		set_duty_cycle_stop_left_5(duty_cycle);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff ff07 	bl	8000cf0 <set_duty_cycle_stop_left_5>
		set_duty_cycle_stop_ritht_5(duty_cycle);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ff54 	bl	8000d90 <set_duty_cycle_stop_ritht_5>

		stop_light_turn_on_left();
 8000ee8:	f7ff fe52 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000eec:	f7ff fe6c 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f003 fb6a 	bl	80045cc <HAL_Delay>
	for(duty_cycle = 0; duty_cycle <= MAX_DEMO_BRIGHTNESS; duty_cycle++)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3301      	adds	r3, #1
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b64      	cmp	r3, #100	; 0x64
 8000f02:	ddeb      	ble.n	8000edc <test_from_midle_to_corner+0x11c>
	}

	for(duty_cycle = MAX_DEMO_BRIGHTNESS; duty_cycle >= 0; duty_cycle--)
 8000f04:	2364      	movs	r3, #100	; 0x64
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	e028      	b.n	8000f5c <test_from_midle_to_corner+0x19c>
	{
		set_duty_cycle_stop_left_1(duty_cycle);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff feb0 	bl	8000c70 <set_duty_cycle_stop_left_1>
		set_duty_cycle_stop_left_2(duty_cycle);
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff febd 	bl	8000c90 <set_duty_cycle_stop_left_2>
		set_duty_cycle_stop_left_3(duty_cycle);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f7ff feca 	bl	8000cb0 <set_duty_cycle_stop_left_3>
		set_duty_cycle_stop_left_4(duty_cycle);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff fed7 	bl	8000cd0 <set_duty_cycle_stop_left_4>
		set_duty_cycle_stop_left_5(duty_cycle);
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff fee4 	bl	8000cf0 <set_duty_cycle_stop_left_5>

		set_duty_cycle_stop_ritht_1(duty_cycle);
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f7ff fef1 	bl	8000d10 <set_duty_cycle_stop_ritht_1>
		set_duty_cycle_stop_ritht_2(duty_cycle);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff fefe 	bl	8000d30 <set_duty_cycle_stop_ritht_2>
		set_duty_cycle_stop_ritht_3(duty_cycle);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ff0b 	bl	8000d50 <set_duty_cycle_stop_ritht_3>
		set_duty_cycle_stop_ritht_4(duty_cycle);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ff18 	bl	8000d70 <set_duty_cycle_stop_ritht_4>
		set_duty_cycle_stop_ritht_5(duty_cycle);
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ff25 	bl	8000d90 <set_duty_cycle_stop_ritht_5>

		stop_light_turn_on_left();
 8000f46:	f7ff fe23 	bl	8000b90 <stop_light_turn_on_left>
		stop_light_turn_on_right();
 8000f4a:	f7ff fe3d 	bl	8000bc8 <stop_light_turn_on_right>

		HAL_Delay(delay);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f003 fb3b 	bl	80045cc <HAL_Delay>
	for(duty_cycle = MAX_DEMO_BRIGHTNESS; duty_cycle >= 0; duty_cycle--)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	dad3      	bge.n	8000f0a <test_from_midle_to_corner+0x14a>
	}

}
 8000f62:	bf00      	nop
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	200019ec 	.word	0x200019ec
 8000f70:	20001a34 	.word	0x20001a34
 8000f74:	20001a7c 	.word	0x20001a7c

08000f78 <ARGB_Init>:

/**
 * @brief Init timer & prescalers
 * @param none
 */
void ARGB_Init(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
    /* Auto-calculation! */
    u32_t APBfq; // Clock freq
#ifdef APB1
    APBfq = HAL_RCC_GetPCLK1Freq();
 8000f7e:	f006 faa7 	bl	80074d0 <HAL_RCC_GetPCLK1Freq>
 8000f82:	6078      	str	r0, [r7, #4]
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE1) == 0 ? 1 : 2;
 8000f84:	4b36      	ldr	r3, [pc, #216]	; (8001060 <ARGB_Init+0xe8>)
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <ARGB_Init+0x1c>
 8000f90:	2301      	movs	r3, #1
 8000f92:	e000      	b.n	8000f96 <ARGB_Init+0x1e>
 8000f94:	2302      	movs	r3, #2
 8000f96:	461a      	mov	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	fb02 f303 	mul.w	r3, r2, r3
 8000f9e:	607b      	str	r3, [r7, #4]
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE2) == 0 ? 1 : 2;
#endif
#ifdef WS2811S
    APBfq /= (uint32_t) (400 * 1000);  // 400 KHz - 2.5us
#else
    APBfq /= (uint32_t) (800 * 1000);  // 800 KHz - 1.25us
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	4a2f      	ldr	r2, [pc, #188]	; (8001064 <ARGB_Init+0xec>)
 8000fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8000faa:	091b      	lsrs	r3, r3, #4
 8000fac:	607b      	str	r3, [r7, #4]
#endif
    TIM_HANDLE.Instance->PSC = 0;                        // dummy hardcode now
 8000fae:	4b2e      	ldr	r3, [pc, #184]	; (8001068 <ARGB_Init+0xf0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	629a      	str	r2, [r3, #40]	; 0x28
    TIM_HANDLE.Instance->ARR = (uint16_t) (APBfq - 1);   // set timer prescaler
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <ARGB_Init+0xf0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM_HANDLE.Instance->EGR = 1;                        // update timer registers
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <ARGB_Init+0xf0>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2201      	movs	r2, #1
 8000fca:	615a      	str	r2, [r3, #20]
#ifdef WS2812
    PWM_HI = (u8_t) (APBfq * 0.56) - 1;     // Log.1 - 56% - 0.70us
    PWM_LO = (u8_t) (APBfq * 0.28) - 1;     // Log.0 - 28% - 0.35us
#endif
#ifdef SK6812
    PWM_HI = (u8_t) (APBfq * 0.50) - 1;     // Log.1 - 48% - 0.60us // v  PWM_HI = (u8_t) (APBfq * 0.48) - 1;     // Log.1 - 48% - 0.60us
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff fbc3 	bl	8000758 <__aeabi_ui2d>
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4b25      	ldr	r3, [pc, #148]	; (800106c <ARGB_Init+0xf4>)
 8000fd8:	f7ff f952 	bl	8000280 <__aeabi_dmul>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f7ff fc32 	bl	800084c <__aeabi_d2uiz>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	3b01      	subs	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <ARGB_Init+0xf8>)
 8000ff2:	701a      	strb	r2, [r3, #0]
    PWM_LO = (u8_t) (APBfq * 0.26) - 1;     // Log.0 - 24% - 0.30us  // PWM_LO = (u8_t) (APBfq * 0.24) - 1;
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff fbaf 	bl	8000758 <__aeabi_ui2d>
 8000ffa:	a317      	add	r3, pc, #92	; (adr r3, 8001058 <ARGB_Init+0xe0>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff f93e 	bl	8000280 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	f7ff fc1e 	bl	800084c <__aeabi_d2uiz>
 8001010:	4603      	mov	r3, r0
 8001012:	b2db      	uxtb	r3, r3
 8001014:	3b01      	subs	r3, #1
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b16      	ldr	r3, [pc, #88]	; (8001074 <ARGB_Init+0xfc>)
 800101a:	701a      	strb	r2, [r3, #0]
//#if INV_SIGNAL
//    TIM_POINTER->CCER |= TIM_CCER_CC2P; // set inv ch bit
//#else
//    TIM_POINTER->CCER &= ~TIM_CCER_CC2P;
//#endif
    ARGB_LOC_ST_LEFT = ARGB_READY; // Set Ready Flag
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <ARGB_Init+0x100>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
    TIM_CCxChannelCmd(TIM_HANDLE.Instance, TIM_CH_LEFT, TIM_CCx_ENABLE); // Enable GPIO to IDLE state
 8001022:	4b11      	ldr	r3, [pc, #68]	; (8001068 <ARGB_Init+0xf0>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2201      	movs	r2, #1
 8001028:	2108      	movs	r1, #8
 800102a:	4618      	mov	r0, r3
 800102c:	f007 fdda 	bl	8008be4 <TIM_CCxChannelCmd>
    HAL_Delay(1); // Make some delay
 8001030:	2001      	movs	r0, #1
 8001032:	f003 facb 	bl	80045cc <HAL_Delay>
    TIM_CCxChannelCmd(TIM_HANDLE.Instance, TIM_CH_RIGHT, TIM_CCx_ENABLE); // Enable GPIO to IDLE state
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <ARGB_Init+0xf0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2201      	movs	r2, #1
 800103c:	210c      	movs	r1, #12
 800103e:	4618      	mov	r0, r3
 8001040:	f007 fdd0 	bl	8008be4 <TIM_CCxChannelCmd>
    HAL_Delay(1); // Make some delay
 8001044:	2001      	movs	r0, #1
 8001046:	f003 fac1 	bl	80045cc <HAL_Delay>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	f3af 8000 	nop.w
 8001058:	0a3d70a4 	.word	0x0a3d70a4
 800105c:	3fd0a3d7 	.word	0x3fd0a3d7
 8001060:	40023800 	.word	0x40023800
 8001064:	014f8b59 	.word	0x014f8b59
 8001068:	20001ac4 	.word	0x20001ac4
 800106c:	3fe00000 	.word	0x3fe00000
 8001070:	200000dc 	.word	0x200000dc
 8001074:	200000dd 	.word	0x200000dd
 8001078:	2000058c 	.word	0x2000058c

0800107c <ARGB_Clear_left>:
/**
 * @brief Fill ALL LEDs with (0,0,0)
 * @param none
 * @note Update strip after that
 */
void ARGB_Clear_left(void) {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    ARGB_FillRGB_left(0, 0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	2100      	movs	r1, #0
 8001084:	2000      	movs	r0, #0
 8001086:	f000 f95d 	bl	8001344 <ARGB_FillRGB_left>
#ifdef SK6812
    ARGB_FillWhite_left(0);
 800108a:	2000      	movs	r0, #0
 800108c:	f000 f99c 	bl	80013c8 <ARGB_FillWhite_left>
#endif
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <ARGB_Clear_right>:
// -------------------------------------------------------------------------------
void ARGB_Clear_right(void) {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    ARGB_FillRGB_right(0, 0, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	2100      	movs	r1, #0
 800109c:	2000      	movs	r0, #0
 800109e:	f000 f972 	bl	8001386 <ARGB_FillRGB_right>
#ifdef SK6812
    ARGB_FillWhite_right(0);
 80010a2:	2000      	movs	r0, #0
 80010a4:	f000 f9ad 	bl	8001402 <ARGB_FillWhite_right>
#endif
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <ARGB_SetBrightness>:

/**
 * @brief Set GLOBAL LED brightness
 * @param[in] br Brightness [0..255]
 */
void ARGB_SetBrightness(u8_t br) {
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    ARGB_BR = br;
 80010b6:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <ARGB_SetBrightness+0x1c>)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	7013      	strb	r3, [r2, #0]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	20000000 	.word	0x20000000

080010cc <ARGB_SetRGB_left>:
 * @param[in] i LED position
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 */
void ARGB_SetRGB_left(u16_t i, u8_t g, u8_t r, u8_t b) {
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4604      	mov	r4, r0
 80010d4:	4608      	mov	r0, r1
 80010d6:	4611      	mov	r1, r2
 80010d8:	461a      	mov	r2, r3
 80010da:	4623      	mov	r3, r4
 80010dc:	80fb      	strh	r3, [r7, #6]
 80010de:	4603      	mov	r3, r0
 80010e0:	717b      	strb	r3, [r7, #5]
 80010e2:	460b      	mov	r3, r1
 80010e4:	713b      	strb	r3, [r7, #4]
 80010e6:	4613      	mov	r3, r2
 80010e8:	70fb      	strb	r3, [r7, #3]
    // overflow protection
    if (i >= NUM_PIXELS) {
 80010ea:	88fb      	ldrh	r3, [r7, #6]
 80010ec:	2b54      	cmp	r3, #84	; 0x54
 80010ee:	d913      	bls.n	8001118 <ARGB_SetRGB_left+0x4c>
        u16_t _i = i / NUM_PIXELS;
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	4a30      	ldr	r2, [pc, #192]	; (80011b4 <ARGB_SetRGB_left+0xe8>)
 80010f4:	fba2 2303 	umull	r2, r3, r2, r3
 80010f8:	099b      	lsrs	r3, r3, #6
 80010fa:	81fb      	strh	r3, [r7, #14]
        i -= _i * NUM_PIXELS;
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	461a      	mov	r2, r3
 8001100:	0092      	lsls	r2, r2, #2
 8001102:	4413      	add	r3, r2
 8001104:	461a      	mov	r2, r3
 8001106:	0111      	lsls	r1, r2, #4
 8001108:	461a      	mov	r2, r3
 800110a:	460b      	mov	r3, r1
 800110c:	4413      	add	r3, r2
 800110e:	425b      	negs	r3, r3
 8001110:	b29a      	uxth	r2, r3
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	4413      	add	r3, r2
 8001116:	80fb      	strh	r3, [r7, #6]
    }
    // set brightness
    r /= 256 / ((u16_t) ARGB_BR + 1);
 8001118:	4b27      	ldr	r3, [pc, #156]	; (80011b8 <ARGB_SetRGB_left+0xec>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	3301      	adds	r3, #1
 8001120:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001124:	fb92 f3f3 	sdiv	r3, r2, r3
 8001128:	793a      	ldrb	r2, [r7, #4]
 800112a:	fb92 f3f3 	sdiv	r3, r2, r3
 800112e:	713b      	strb	r3, [r7, #4]
    g /= 256 / ((u16_t) ARGB_BR + 1);
 8001130:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <ARGB_SetRGB_left+0xec>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	3301      	adds	r3, #1
 8001138:	f44f 7280 	mov.w	r2, #256	; 0x100
 800113c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001140:	797a      	ldrb	r2, [r7, #5]
 8001142:	fb92 f3f3 	sdiv	r3, r2, r3
 8001146:	717b      	strb	r3, [r7, #5]
    b /= 256 / ((u16_t) ARGB_BR + 1);
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <ARGB_SetRGB_left+0xec>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	3301      	adds	r3, #1
 8001150:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001154:	fb92 f3f3 	sdiv	r3, r2, r3
 8001158:	78fa      	ldrb	r2, [r7, #3]
 800115a:	fb92 f3f3 	sdiv	r3, r2, r3
 800115e:	70fb      	strb	r3, [r7, #3]
#if USE_GAMMA_CORRECTION
    g = scale8(g, 0xB0);
 8001160:	797b      	ldrb	r3, [r7, #5]
 8001162:	21b0      	movs	r1, #176	; 0xb0
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fd01 	bl	8001b6c <scale8>
 800116a:	4603      	mov	r3, r0
 800116c:	717b      	strb	r3, [r7, #5]
    b = scale8(b, 0xF0);
 800116e:	78fb      	ldrb	r3, [r7, #3]
 8001170:	21f0      	movs	r1, #240	; 0xf0
 8001172:	4618      	mov	r0, r3
 8001174:	f000 fcfa 	bl	8001b6c <scale8>
 8001178:	4603      	mov	r3, r0
 800117a:	70fb      	strb	r3, [r7, #3]
#endif
    // Subpixel chain order
#if defined(SK6812) || defined(WS2811F) || defined(WS2811S)
    const u8_t subp1 = r;
 800117c:	793b      	ldrb	r3, [r7, #4]
 800117e:	737b      	strb	r3, [r7, #13]
    const u8_t subp2 = g;
 8001180:	797b      	ldrb	r3, [r7, #5]
 8001182:	733b      	strb	r3, [r7, #12]
    const u8_t subp3 = b;
 8001184:	78fb      	ldrb	r3, [r7, #3]
 8001186:	72fb      	strb	r3, [r7, #11]
    const u8_t subp2 = r;
    const u8_t subp3 = b;
#endif
    // RGB or RGBW
#ifdef SK6812
    RGB_BUF_LEFT[4 * i] = subp1;     // subpixel 1
 8001188:	88fb      	ldrh	r3, [r7, #6]
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	490b      	ldr	r1, [pc, #44]	; (80011bc <ARGB_SetRGB_left+0xf0>)
 800118e:	7b7a      	ldrb	r2, [r7, #13]
 8001190:	54ca      	strb	r2, [r1, r3]
    RGB_BUF_LEFT[4 * i + 1] = subp2; // subpixel 2
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	3301      	adds	r3, #1
 8001198:	4908      	ldr	r1, [pc, #32]	; (80011bc <ARGB_SetRGB_left+0xf0>)
 800119a:	7b3a      	ldrb	r2, [r7, #12]
 800119c:	54ca      	strb	r2, [r1, r3]
    RGB_BUF_LEFT[4 * i + 2] = subp3; // subpixel 3
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	3302      	adds	r3, #2
 80011a4:	4905      	ldr	r1, [pc, #20]	; (80011bc <ARGB_SetRGB_left+0xf0>)
 80011a6:	7afa      	ldrb	r2, [r7, #11]
 80011a8:	54ca      	strb	r2, [r1, r3]
#else
    RGB_BUF_LEFT[3 * i] = subp1;     // subpixel 1
    RGB_BUF_LEFT[3 * i + 1] = subp2; // subpixel 2
    RGB_BUF_LEFT[3 * i + 2] = subp3; // subpixel 3
#endif
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}
 80011b2:	bf00      	nop
 80011b4:	c0c0c0c1 	.word	0xc0c0c0c1
 80011b8:	20000000 	.word	0x20000000
 80011bc:	200000e0 	.word	0x200000e0

080011c0 <ARGB_SetRGB_right>:
// ----------------------------------------------------------------------------
void ARGB_SetRGB_right(u16_t i, u8_t g, u8_t r, u8_t b) {
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4604      	mov	r4, r0
 80011c8:	4608      	mov	r0, r1
 80011ca:	4611      	mov	r1, r2
 80011cc:	461a      	mov	r2, r3
 80011ce:	4623      	mov	r3, r4
 80011d0:	80fb      	strh	r3, [r7, #6]
 80011d2:	4603      	mov	r3, r0
 80011d4:	717b      	strb	r3, [r7, #5]
 80011d6:	460b      	mov	r3, r1
 80011d8:	713b      	strb	r3, [r7, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	70fb      	strb	r3, [r7, #3]
    // overflow protection
    if (i >= NUM_PIXELS) {
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	2b54      	cmp	r3, #84	; 0x54
 80011e2:	d913      	bls.n	800120c <ARGB_SetRGB_right+0x4c>
        u16_t _i = i / NUM_PIXELS;
 80011e4:	88fb      	ldrh	r3, [r7, #6]
 80011e6:	4a30      	ldr	r2, [pc, #192]	; (80012a8 <ARGB_SetRGB_right+0xe8>)
 80011e8:	fba2 2303 	umull	r2, r3, r2, r3
 80011ec:	099b      	lsrs	r3, r3, #6
 80011ee:	81fb      	strh	r3, [r7, #14]
        i -= _i * NUM_PIXELS;
 80011f0:	89fb      	ldrh	r3, [r7, #14]
 80011f2:	461a      	mov	r2, r3
 80011f4:	0092      	lsls	r2, r2, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	0111      	lsls	r1, r2, #4
 80011fc:	461a      	mov	r2, r3
 80011fe:	460b      	mov	r3, r1
 8001200:	4413      	add	r3, r2
 8001202:	425b      	negs	r3, r3
 8001204:	b29a      	uxth	r2, r3
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	4413      	add	r3, r2
 800120a:	80fb      	strh	r3, [r7, #6]
    }
    // set brightness
    r /= 256 / ((u16_t) ARGB_BR + 1);
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <ARGB_SetRGB_right+0xec>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	3301      	adds	r3, #1
 8001214:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001218:	fb92 f3f3 	sdiv	r3, r2, r3
 800121c:	793a      	ldrb	r2, [r7, #4]
 800121e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001222:	713b      	strb	r3, [r7, #4]
    g /= 256 / ((u16_t) ARGB_BR + 1);
 8001224:	4b21      	ldr	r3, [pc, #132]	; (80012ac <ARGB_SetRGB_right+0xec>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	3301      	adds	r3, #1
 800122c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001230:	fb92 f3f3 	sdiv	r3, r2, r3
 8001234:	797a      	ldrb	r2, [r7, #5]
 8001236:	fb92 f3f3 	sdiv	r3, r2, r3
 800123a:	717b      	strb	r3, [r7, #5]
    b /= 256 / ((u16_t) ARGB_BR + 1);
 800123c:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <ARGB_SetRGB_right+0xec>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	3301      	adds	r3, #1
 8001244:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001248:	fb92 f3f3 	sdiv	r3, r2, r3
 800124c:	78fa      	ldrb	r2, [r7, #3]
 800124e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001252:	70fb      	strb	r3, [r7, #3]
#if USE_GAMMA_CORRECTION
    g = scale8(g, 0xB0);
 8001254:	797b      	ldrb	r3, [r7, #5]
 8001256:	21b0      	movs	r1, #176	; 0xb0
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fc87 	bl	8001b6c <scale8>
 800125e:	4603      	mov	r3, r0
 8001260:	717b      	strb	r3, [r7, #5]
    b = scale8(b, 0xF0);
 8001262:	78fb      	ldrb	r3, [r7, #3]
 8001264:	21f0      	movs	r1, #240	; 0xf0
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fc80 	bl	8001b6c <scale8>
 800126c:	4603      	mov	r3, r0
 800126e:	70fb      	strb	r3, [r7, #3]
#endif
    // Subpixel chain order
#if defined(SK6812) || defined(WS2811F) || defined(WS2811S)
    const u8_t subp1 = r;
 8001270:	793b      	ldrb	r3, [r7, #4]
 8001272:	737b      	strb	r3, [r7, #13]
    const u8_t subp2 = g;
 8001274:	797b      	ldrb	r3, [r7, #5]
 8001276:	733b      	strb	r3, [r7, #12]
    const u8_t subp3 = b;
 8001278:	78fb      	ldrb	r3, [r7, #3]
 800127a:	72fb      	strb	r3, [r7, #11]
    const u8_t subp2 = r;
    const u8_t subp3 = b;
#endif
    // RGB or RGBW
#ifdef SK6812
    RGB_BUF_RIGHT[4 * i] = subp1;     // subpixel 1
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	490b      	ldr	r1, [pc, #44]	; (80012b0 <ARGB_SetRGB_right+0xf0>)
 8001282:	7b7a      	ldrb	r2, [r7, #13]
 8001284:	54ca      	strb	r2, [r1, r3]
    RGB_BUF_RIGHT[4 * i + 1] = subp2; // subpixel 2
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	3301      	adds	r3, #1
 800128c:	4908      	ldr	r1, [pc, #32]	; (80012b0 <ARGB_SetRGB_right+0xf0>)
 800128e:	7b3a      	ldrb	r2, [r7, #12]
 8001290:	54ca      	strb	r2, [r1, r3]
    RGB_BUF_RIGHT[4 * i + 2] = subp3; // subpixel 3
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	3302      	adds	r3, #2
 8001298:	4905      	ldr	r1, [pc, #20]	; (80012b0 <ARGB_SetRGB_right+0xf0>)
 800129a:	7afa      	ldrb	r2, [r7, #11]
 800129c:	54ca      	strb	r2, [r1, r3]
#else
    RGB_BUF_RIGHT[3 * i] = subp1;     // subpixel 1
    RGB_BUF_RIGHT[3 * i + 1] = subp2; // subpixel 2
    RGB_BUF_RIGHT[3 * i + 2] = subp3; // subpixel 3
#endif
}
 800129e:	bf00      	nop
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	c0c0c0c1 	.word	0xc0c0c0c1
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000234 	.word	0x20000234

080012b4 <ARGB_SetWhite_left>:
/**
 * @brief Set White component in strip by index
 * @param[in] i LED position
 * @param[in] w White component [0..255]
 */
void ARGB_SetWhite_left(u16_t i, u8_t w) {
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	460a      	mov	r2, r1
 80012be:	80fb      	strh	r3, [r7, #6]
 80012c0:	4613      	mov	r3, r2
 80012c2:	717b      	strb	r3, [r7, #5]
#ifdef RGB
    return;
#endif
    w /= 256 / ((u16_t) ARGB_BR + 1); 			// set brightness
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <ARGB_SetWhite_left+0x40>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	3301      	adds	r3, #1
 80012cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80012d4:	797a      	ldrb	r2, [r7, #5]
 80012d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80012da:	717b      	strb	r3, [r7, #5]
    RGB_BUF_LEFT[4 * i + 3] = w;                // set white part
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	3303      	adds	r3, #3
 80012e2:	4905      	ldr	r1, [pc, #20]	; (80012f8 <ARGB_SetWhite_left+0x44>)
 80012e4:	797a      	ldrb	r2, [r7, #5]
 80012e6:	54ca      	strb	r2, [r1, r3]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	20000000 	.word	0x20000000
 80012f8:	200000e0 	.word	0x200000e0

080012fc <ARGB_SetWhite_right>:
// -------------------------------------------------------------------
void ARGB_SetWhite_right(u16_t i, u8_t w) {
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	460a      	mov	r2, r1
 8001306:	80fb      	strh	r3, [r7, #6]
 8001308:	4613      	mov	r3, r2
 800130a:	717b      	strb	r3, [r7, #5]
#ifdef RGB
    return;
#endif
    w /= 256 / ((u16_t) ARGB_BR + 1); 			// set brightness
 800130c:	4b0b      	ldr	r3, [pc, #44]	; (800133c <ARGB_SetWhite_right+0x40>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	3301      	adds	r3, #1
 8001314:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001318:	fb92 f3f3 	sdiv	r3, r2, r3
 800131c:	797a      	ldrb	r2, [r7, #5]
 800131e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001322:	717b      	strb	r3, [r7, #5]
    RGB_BUF_RIGHT[4 * i + 3] = w;               // set white part
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	3303      	adds	r3, #3
 800132a:	4905      	ldr	r1, [pc, #20]	; (8001340 <ARGB_SetWhite_right+0x44>)
 800132c:	797a      	ldrb	r2, [r7, #5]
 800132e:	54ca      	strb	r2, [r1, r3]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	20000000 	.word	0x20000000
 8001340:	20000234 	.word	0x20000234

08001344 <ARGB_FillRGB_left>:
 * @brief Fill ALL LEDs with RGB color
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 */
void ARGB_FillRGB_left(u8_t r, u8_t g, u8_t b) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	460b      	mov	r3, r1
 8001350:	71bb      	strb	r3, [r7, #6]
 8001352:	4613      	mov	r3, r2
 8001354:	717b      	strb	r3, [r7, #5]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8001356:	2300      	movs	r3, #0
 8001358:	81fb      	strh	r3, [r7, #14]
 800135a:	e00b      	b.n	8001374 <ARGB_FillRGB_left+0x30>
        ARGB_SetRGB_left(i, r, g, b);
 800135c:	89fb      	ldrh	r3, [r7, #14]
 800135e:	b298      	uxth	r0, r3
 8001360:	797b      	ldrb	r3, [r7, #5]
 8001362:	79ba      	ldrb	r2, [r7, #6]
 8001364:	79f9      	ldrb	r1, [r7, #7]
 8001366:	f7ff feb1 	bl	80010cc <ARGB_SetRGB_left>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 800136a:	89fb      	ldrh	r3, [r7, #14]
 800136c:	b29b      	uxth	r3, r3
 800136e:	3301      	adds	r3, #1
 8001370:	b29b      	uxth	r3, r3
 8001372:	81fb      	strh	r3, [r7, #14]
 8001374:	89fb      	ldrh	r3, [r7, #14]
 8001376:	b29b      	uxth	r3, r3
 8001378:	2b54      	cmp	r3, #84	; 0x54
 800137a:	d9ef      	bls.n	800135c <ARGB_FillRGB_left+0x18>
}
 800137c:	bf00      	nop
 800137e:	bf00      	nop
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <ARGB_FillRGB_right>:
// --------------------------------------------------------------------------------
void ARGB_FillRGB_right(u8_t r, u8_t g, u8_t b) {
 8001386:	b580      	push	{r7, lr}
 8001388:	b084      	sub	sp, #16
 800138a:	af00      	add	r7, sp, #0
 800138c:	4603      	mov	r3, r0
 800138e:	71fb      	strb	r3, [r7, #7]
 8001390:	460b      	mov	r3, r1
 8001392:	71bb      	strb	r3, [r7, #6]
 8001394:	4613      	mov	r3, r2
 8001396:	717b      	strb	r3, [r7, #5]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8001398:	2300      	movs	r3, #0
 800139a:	81fb      	strh	r3, [r7, #14]
 800139c:	e00b      	b.n	80013b6 <ARGB_FillRGB_right+0x30>
        ARGB_SetRGB_right(i, r, g, b);
 800139e:	89fb      	ldrh	r3, [r7, #14]
 80013a0:	b298      	uxth	r0, r3
 80013a2:	797b      	ldrb	r3, [r7, #5]
 80013a4:	79ba      	ldrb	r2, [r7, #6]
 80013a6:	79f9      	ldrb	r1, [r7, #7]
 80013a8:	f7ff ff0a 	bl	80011c0 <ARGB_SetRGB_right>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 80013ac:	89fb      	ldrh	r3, [r7, #14]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	3301      	adds	r3, #1
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	81fb      	strh	r3, [r7, #14]
 80013b6:	89fb      	ldrh	r3, [r7, #14]
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	2b54      	cmp	r3, #84	; 0x54
 80013bc:	d9ef      	bls.n	800139e <ARGB_FillRGB_right+0x18>
}
 80013be:	bf00      	nop
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <ARGB_FillWhite_left>:

/**
 * @brief Set ALL White components in strip
 * @param[in] w White component [0..255]
 */
void ARGB_FillWhite_left(u8_t w) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	81fb      	strh	r3, [r7, #14]
 80013d6:	e00b      	b.n	80013f0 <ARGB_FillWhite_left+0x28>
        ARGB_SetWhite_left(i, w);
 80013d8:	89fb      	ldrh	r3, [r7, #14]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	79fa      	ldrb	r2, [r7, #7]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff67 	bl	80012b4 <ARGB_SetWhite_left>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 80013e6:	89fb      	ldrh	r3, [r7, #14]
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	3301      	adds	r3, #1
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	81fb      	strh	r3, [r7, #14]
 80013f0:	89fb      	ldrh	r3, [r7, #14]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	2b54      	cmp	r3, #84	; 0x54
 80013f6:	d9ef      	bls.n	80013d8 <ARGB_FillWhite_left+0x10>
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <ARGB_FillWhite_right>:
// --------------------------------------------------------------------------
void ARGB_FillWhite_right(u8_t w) {
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	4603      	mov	r3, r0
 800140a:	71fb      	strb	r3, [r7, #7]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 800140c:	2300      	movs	r3, #0
 800140e:	81fb      	strh	r3, [r7, #14]
 8001410:	e00b      	b.n	800142a <ARGB_FillWhite_right+0x28>
        ARGB_SetWhite_right(i, w);
 8001412:	89fb      	ldrh	r3, [r7, #14]
 8001414:	b29b      	uxth	r3, r3
 8001416:	79fa      	ldrb	r2, [r7, #7]
 8001418:	4611      	mov	r1, r2
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ff6e 	bl	80012fc <ARGB_SetWhite_right>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8001420:	89fb      	ldrh	r3, [r7, #14]
 8001422:	b29b      	uxth	r3, r3
 8001424:	3301      	adds	r3, #1
 8001426:	b29b      	uxth	r3, r3
 8001428:	81fb      	strh	r3, [r7, #14]
 800142a:	89fb      	ldrh	r3, [r7, #14]
 800142c:	b29b      	uxth	r3, r3
 800142e:	2b54      	cmp	r3, #84	; 0x54
 8001430:	d9ef      	bls.n	8001412 <ARGB_FillWhite_right+0x10>
}
 8001432:	bf00      	nop
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <ARGB_Show_left>:
/**
 * @brief Update strip
 * @param none
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_Show_left(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
	ARGB_LOC_ST_LEFT = ARGB_BUSY;
 8001442:	4b9f      	ldr	r3, [pc, #636]	; (80016c0 <ARGB_Show_left+0x284>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
    if (BUF_COUNTER_LEFT != 0 || DMA_HANDLE_LEFT.State != HAL_DMA_STATE_READY) {   //////////////////////////////////////   BUF_COUNTER  ?????
 8001448:	4b9e      	ldr	r3, [pc, #632]	; (80016c4 <ARGB_Show_left+0x288>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	b29b      	uxth	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d105      	bne.n	800145e <ARGB_Show_left+0x22>
 8001452:	4b9d      	ldr	r3, [pc, #628]	; (80016c8 <ARGB_Show_left+0x28c>)
 8001454:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b01      	cmp	r3, #1
 800145c:	d001      	beq.n	8001462 <ARGB_Show_left+0x26>
        return ARGB_BUSY;
 800145e:	2300      	movs	r3, #0
 8001460:	e1a1      	b.n	80017a6 <ARGB_Show_left+0x36a>
    } else {
        for (volatile u8_t i = 0; i < 8; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	e0dc      	b.n	8001622 <ARGB_Show_left+0x1e6>
            // set first transfer from first values
        	PWM_BUF_LEFT[i] = (((RGB_BUF_LEFT[0] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001468:	4b98      	ldr	r3, [pc, #608]	; (80016cc <ARGB_Show_left+0x290>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	b2db      	uxtb	r3, r3
 800146e:	461a      	mov	r2, r3
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800147c:	2b00      	cmp	r3, #0
 800147e:	dd04      	ble.n	800148a <ARGB_Show_left+0x4e>
 8001480:	4b93      	ldr	r3, [pc, #588]	; (80016d0 <ARGB_Show_left+0x294>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	461a      	mov	r2, r3
 8001488:	e003      	b.n	8001492 <ARGB_Show_left+0x56>
 800148a:	4b92      	ldr	r3, [pc, #584]	; (80016d4 <ARGB_Show_left+0x298>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	461a      	mov	r2, r3
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	4619      	mov	r1, r3
 8001498:	4b8f      	ldr	r3, [pc, #572]	; (80016d8 <ARGB_Show_left+0x29c>)
 800149a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        	PWM_BUF_LEFT[i + 8] = (((RGB_BUF_LEFT[1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 800149e:	4b8b      	ldr	r3, [pc, #556]	; (80016cc <ARGB_Show_left+0x290>)
 80014a0:	785b      	ldrb	r3, [r3, #1]
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	461a      	mov	r2, r3
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	dd04      	ble.n	80014c0 <ARGB_Show_left+0x84>
 80014b6:	4b86      	ldr	r3, [pc, #536]	; (80016d0 <ARGB_Show_left+0x294>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	4619      	mov	r1, r3
 80014be:	e003      	b.n	80014c8 <ARGB_Show_left+0x8c>
 80014c0:	4b84      	ldr	r3, [pc, #528]	; (80016d4 <ARGB_Show_left+0x298>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	4619      	mov	r1, r3
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	3308      	adds	r3, #8
 80014ce:	4a82      	ldr	r2, [pc, #520]	; (80016d8 <ARGB_Show_left+0x29c>)
 80014d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 16] = (((RGB_BUF_LEFT[2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80014d4:	4b7d      	ldr	r3, [pc, #500]	; (80016cc <ARGB_Show_left+0x290>)
 80014d6:	789b      	ldrb	r3, [r3, #2]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	dd04      	ble.n	80014f6 <ARGB_Show_left+0xba>
 80014ec:	4b78      	ldr	r3, [pc, #480]	; (80016d0 <ARGB_Show_left+0x294>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4619      	mov	r1, r3
 80014f4:	e003      	b.n	80014fe <ARGB_Show_left+0xc2>
 80014f6:	4b77      	ldr	r3, [pc, #476]	; (80016d4 <ARGB_Show_left+0x298>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4619      	mov	r1, r3
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	3310      	adds	r3, #16
 8001504:	4a74      	ldr	r2, [pc, #464]	; (80016d8 <ARGB_Show_left+0x29c>)
 8001506:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 24] = (((RGB_BUF_LEFT[3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 800150a:	4b70      	ldr	r3, [pc, #448]	; (80016cc <ARGB_Show_left+0x290>)
 800150c:	78db      	ldrb	r3, [r3, #3]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	461a      	mov	r2, r3
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	2b00      	cmp	r3, #0
 8001520:	dd04      	ble.n	800152c <ARGB_Show_left+0xf0>
 8001522:	4b6b      	ldr	r3, [pc, #428]	; (80016d0 <ARGB_Show_left+0x294>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	4619      	mov	r1, r3
 800152a:	e003      	b.n	8001534 <ARGB_Show_left+0xf8>
 800152c:	4b69      	ldr	r3, [pc, #420]	; (80016d4 <ARGB_Show_left+0x298>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	4619      	mov	r1, r3
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	3318      	adds	r3, #24
 800153a:	4a67      	ldr	r2, [pc, #412]	; (80016d8 <ARGB_Show_left+0x29c>)
 800153c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 32] = (((RGB_BUF_LEFT[4] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001540:	4b62      	ldr	r3, [pc, #392]	; (80016cc <ARGB_Show_left+0x290>)
 8001542:	791b      	ldrb	r3, [r3, #4]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	461a      	mov	r2, r3
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001554:	2b00      	cmp	r3, #0
 8001556:	dd04      	ble.n	8001562 <ARGB_Show_left+0x126>
 8001558:	4b5d      	ldr	r3, [pc, #372]	; (80016d0 <ARGB_Show_left+0x294>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4619      	mov	r1, r3
 8001560:	e003      	b.n	800156a <ARGB_Show_left+0x12e>
 8001562:	4b5c      	ldr	r3, [pc, #368]	; (80016d4 <ARGB_Show_left+0x298>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	4619      	mov	r1, r3
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3320      	adds	r3, #32
 8001570:	4a59      	ldr	r2, [pc, #356]	; (80016d8 <ARGB_Show_left+0x29c>)
 8001572:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 40] = (((RGB_BUF_LEFT[5] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001576:	4b55      	ldr	r3, [pc, #340]	; (80016cc <ARGB_Show_left+0x290>)
 8001578:	795b      	ldrb	r3, [r3, #5]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158a:	2b00      	cmp	r3, #0
 800158c:	dd04      	ble.n	8001598 <ARGB_Show_left+0x15c>
 800158e:	4b50      	ldr	r3, [pc, #320]	; (80016d0 <ARGB_Show_left+0x294>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	4619      	mov	r1, r3
 8001596:	e003      	b.n	80015a0 <ARGB_Show_left+0x164>
 8001598:	4b4e      	ldr	r3, [pc, #312]	; (80016d4 <ARGB_Show_left+0x298>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	4619      	mov	r1, r3
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	3328      	adds	r3, #40	; 0x28
 80015a6:	4a4c      	ldr	r2, [pc, #304]	; (80016d8 <ARGB_Show_left+0x29c>)
 80015a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
#ifdef SK6812
        	PWM_BUF_LEFT[i + 48] = (((RGB_BUF_LEFT[6] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80015ac:	4b47      	ldr	r3, [pc, #284]	; (80016cc <ARGB_Show_left+0x290>)
 80015ae:	799b      	ldrb	r3, [r3, #6]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	461a      	mov	r2, r3
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	dd04      	ble.n	80015ce <ARGB_Show_left+0x192>
 80015c4:	4b42      	ldr	r3, [pc, #264]	; (80016d0 <ARGB_Show_left+0x294>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4619      	mov	r1, r3
 80015cc:	e003      	b.n	80015d6 <ARGB_Show_left+0x19a>
 80015ce:	4b41      	ldr	r3, [pc, #260]	; (80016d4 <ARGB_Show_left+0x298>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	4619      	mov	r1, r3
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	3330      	adds	r3, #48	; 0x30
 80015dc:	4a3e      	ldr	r2, [pc, #248]	; (80016d8 <ARGB_Show_left+0x29c>)
 80015de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 56] = (((RGB_BUF_LEFT[7] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80015e2:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <ARGB_Show_left+0x290>)
 80015e4:	79db      	ldrb	r3, [r3, #7]
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	dd04      	ble.n	8001604 <ARGB_Show_left+0x1c8>
 80015fa:	4b35      	ldr	r3, [pc, #212]	; (80016d0 <ARGB_Show_left+0x294>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	4619      	mov	r1, r3
 8001602:	e003      	b.n	800160c <ARGB_Show_left+0x1d0>
 8001604:	4b33      	ldr	r3, [pc, #204]	; (80016d4 <ARGB_Show_left+0x298>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	4619      	mov	r1, r3
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	b2db      	uxtb	r3, r3
 8001610:	3338      	adds	r3, #56	; 0x38
 8001612:	4a31      	ldr	r2, [pc, #196]	; (80016d8 <ARGB_Show_left+0x29c>)
 8001614:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	3301      	adds	r3, #1
 800161e:	b2db      	uxtb	r3, r3
 8001620:	71fb      	strb	r3, [r7, #7]
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b07      	cmp	r3, #7
 8001628:	f67f af1e 	bls.w	8001468 <ARGB_Show_left+0x2c>
#endif
        }
        HAL_StatusTypeDef DMA_Send_Stat = HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8001630:	e0b1      	b.n	8001796 <ARGB_Show_left+0x35a>
            if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH_LEFT) == HAL_TIM_CHANNEL_STATE_BUSY) {
 8001632:	4b2a      	ldr	r3, [pc, #168]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001634:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d102      	bne.n	8001644 <ARGB_Show_left+0x208>
                DMA_Send_Stat = HAL_BUSY;
 800163e:	2302      	movs	r3, #2
 8001640:	73fb      	strb	r3, [r7, #15]
                continue;
 8001642:	e0a8      	b.n	8001796 <ARGB_Show_left+0x35a>
            } else if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH_LEFT) == HAL_TIM_CHANNEL_STATE_READY) {
 8001644:	4b25      	ldr	r3, [pc, #148]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001646:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b01      	cmp	r3, #1
 800164e:	d11d      	bne.n	800168c <ARGB_Show_left+0x250>
                TIM_CHANNEL_STATE_SET(&TIM_HANDLE, TIM_CH_LEFT, HAL_TIM_CHANNEL_STATE_BUSY);
 8001650:	4b22      	ldr	r3, [pc, #136]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001652:	2202      	movs	r2, #2
 8001654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
#elif TIM_CH_LEFT == TIM_CHANNEL_4
#define ARGB_TIM_DMA_ID TIM_DMA_ID_CC4
#define ARGB_TIM_DMA_CC TIM_DMA_CC4
#define ARGB_TIM_CCR CCR4
#endif
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_L]->XferCpltCallback = ARGB_TIM_DMADelayPulseCplt_left;
 8001658:	4b20      	ldr	r3, [pc, #128]	; (80016dc <ARGB_Show_left+0x2a0>)
 800165a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165c:	4a20      	ldr	r2, [pc, #128]	; (80016e0 <ARGB_Show_left+0x2a4>)
 800165e:	63da      	str	r2, [r3, #60]	; 0x3c
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_L]->XferHalfCpltCallback = ARGB_TIM_DMADelayPulseHalfCplt_left;
 8001660:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001664:	4a1f      	ldr	r2, [pc, #124]	; (80016e4 <ARGB_Show_left+0x2a8>)
 8001666:	641a      	str	r2, [r3, #64]	; 0x40
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_L]->XferErrorCallback = TIM_DMAError;
 8001668:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <ARGB_Show_left+0x2a0>)
 800166a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166c:	4a1e      	ldr	r2, [pc, #120]	; (80016e8 <ARGB_Show_left+0x2ac>)
 800166e:	64da      	str	r2, [r3, #76]	; 0x4c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_L], (u32_t) PWM_BUF_LEFT,
 8001670:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001672:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001674:	4918      	ldr	r1, [pc, #96]	; (80016d8 <ARGB_Show_left+0x29c>)
                                 (u32_t) &TIM_HANDLE.Instance->ARGB_TIM_CCR_L,
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <ARGB_Show_left+0x2a0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	333c      	adds	r3, #60	; 0x3c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_L], (u32_t) PWM_BUF_LEFT,
 800167c:	461a      	mov	r2, r3
 800167e:	2340      	movs	r3, #64	; 0x40
 8001680:	f003 f988 	bl	8004994 <HAL_DMA_Start_IT>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d006      	beq.n	8001698 <ARGB_Show_left+0x25c>
 800168a:	e002      	b.n	8001692 <ARGB_Show_left+0x256>
                DMA_Send_Stat = HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	73fb      	strb	r3, [r7, #15]
                continue;
 8001690:	e081      	b.n	8001796 <ARGB_Show_left+0x35a>
                                 (u16_t) PWM_BUF_LEN) != HAL_OK) {
                DMA_Send_Stat = HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	73fb      	strb	r3, [r7, #15]
                continue;
 8001696:	e07e      	b.n	8001796 <ARGB_Show_left+0x35a>
            }
            __HAL_TIM_ENABLE_DMA(&TIM_HANDLE, ARGB_TIM_DMA_CC_L);
 8001698:	4b10      	ldr	r3, [pc, #64]	; (80016dc <ARGB_Show_left+0x2a0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <ARGB_Show_left+0x2a0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016a6:	60da      	str	r2, [r3, #12]
            if (IS_TIM_BREAK_INSTANCE(TIM_HANDLE.Instance) != RESET)
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <ARGB_Show_left+0x2a0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0f      	ldr	r2, [pc, #60]	; (80016ec <ARGB_Show_left+0x2b0>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d004      	beq.n	80016bc <ARGB_Show_left+0x280>
 80016b2:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <ARGB_Show_left+0x2a0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a0e      	ldr	r2, [pc, #56]	; (80016f0 <ARGB_Show_left+0x2b4>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d11b      	bne.n	80016f4 <ARGB_Show_left+0x2b8>
 80016bc:	2301      	movs	r3, #1
 80016be:	e01a      	b.n	80016f6 <ARGB_Show_left+0x2ba>
 80016c0:	2000058c 	.word	0x2000058c
 80016c4:	20000588 	.word	0x20000588
 80016c8:	20001b54 	.word	0x20001b54
 80016cc:	200000e0 	.word	0x200000e0
 80016d0:	200000dc 	.word	0x200000dc
 80016d4:	200000dd 	.word	0x200000dd
 80016d8:	20000388 	.word	0x20000388
 80016dc:	20001ac4 	.word	0x20001ac4
 80016e0:	08001b95 	.word	0x08001b95
 80016e4:	08002185 	.word	0x08002185
 80016e8:	0800857f 	.word	0x0800857f
 80016ec:	40010000 	.word	0x40010000
 80016f0:	40010400 	.word	0x40010400
 80016f4:	2300      	movs	r3, #0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d007      	beq.n	800170a <ARGB_Show_left+0x2ce>
                __HAL_TIM_MOE_ENABLE(&TIM_HANDLE);
 80016fa:	4b2d      	ldr	r3, [pc, #180]	; (80017b0 <ARGB_Show_left+0x374>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001700:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <ARGB_Show_left+0x374>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001708:	645a      	str	r2, [r3, #68]	; 0x44
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 800170a:	4b29      	ldr	r3, [pc, #164]	; (80017b0 <ARGB_Show_left+0x374>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a29      	ldr	r2, [pc, #164]	; (80017b4 <ARGB_Show_left+0x378>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d022      	beq.n	800175a <ARGB_Show_left+0x31e>
 8001714:	4b26      	ldr	r3, [pc, #152]	; (80017b0 <ARGB_Show_left+0x374>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800171c:	d01d      	beq.n	800175a <ARGB_Show_left+0x31e>
 800171e:	4b24      	ldr	r3, [pc, #144]	; (80017b0 <ARGB_Show_left+0x374>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a25      	ldr	r2, [pc, #148]	; (80017b8 <ARGB_Show_left+0x37c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d018      	beq.n	800175a <ARGB_Show_left+0x31e>
 8001728:	4b21      	ldr	r3, [pc, #132]	; (80017b0 <ARGB_Show_left+0x374>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a23      	ldr	r2, [pc, #140]	; (80017bc <ARGB_Show_left+0x380>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d013      	beq.n	800175a <ARGB_Show_left+0x31e>
 8001732:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <ARGB_Show_left+0x374>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a22      	ldr	r2, [pc, #136]	; (80017c0 <ARGB_Show_left+0x384>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d00e      	beq.n	800175a <ARGB_Show_left+0x31e>
 800173c:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <ARGB_Show_left+0x374>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a20      	ldr	r2, [pc, #128]	; (80017c4 <ARGB_Show_left+0x388>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d009      	beq.n	800175a <ARGB_Show_left+0x31e>
 8001746:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <ARGB_Show_left+0x374>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a1f      	ldr	r2, [pc, #124]	; (80017c8 <ARGB_Show_left+0x38c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d004      	beq.n	800175a <ARGB_Show_left+0x31e>
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <ARGB_Show_left+0x374>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a1d      	ldr	r2, [pc, #116]	; (80017cc <ARGB_Show_left+0x390>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d111      	bne.n	800177e <ARGB_Show_left+0x342>
                u32_t tmpsmcr = TIM_HANDLE.Instance->SMCR & TIM_SMCR_SMS;
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <ARGB_Show_left+0x374>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	60bb      	str	r3, [r7, #8]
                if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b06      	cmp	r3, #6
 800176a:	d011      	beq.n	8001790 <ARGB_Show_left+0x354>
                    __HAL_TIM_ENABLE(&TIM_HANDLE);
 800176c:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <ARGB_Show_left+0x374>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <ARGB_Show_left+0x374>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f042 0201 	orr.w	r2, r2, #1
 800177a:	601a      	str	r2, [r3, #0]
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 800177c:	e008      	b.n	8001790 <ARGB_Show_left+0x354>
            } else
                __HAL_TIM_ENABLE(&TIM_HANDLE);
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <ARGB_Show_left+0x374>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <ARGB_Show_left+0x374>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f042 0201 	orr.w	r2, r2, #1
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	e000      	b.n	8001792 <ARGB_Show_left+0x356>
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001790:	bf00      	nop
            DMA_Send_Stat = HAL_OK;
 8001792:	2300      	movs	r3, #0
 8001794:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	2b00      	cmp	r3, #0
 800179a:	f47f af4a 	bne.w	8001632 <ARGB_Show_left+0x1f6>
        }
        BUF_COUNTER_LEFT = 2;
 800179e:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <ARGB_Show_left+0x394>)
 80017a0:	2202      	movs	r2, #2
 80017a2:	801a      	strh	r2, [r3, #0]
        return ARGB_OK;
 80017a4:	2302      	movs	r3, #2
    }
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20001ac4 	.word	0x20001ac4
 80017b4:	40010000 	.word	0x40010000
 80017b8:	40000400 	.word	0x40000400
 80017bc:	40000800 	.word	0x40000800
 80017c0:	40000c00 	.word	0x40000c00
 80017c4:	40010400 	.word	0x40010400
 80017c8:	40014000 	.word	0x40014000
 80017cc:	40001800 	.word	0x40001800
 80017d0:	20000588 	.word	0x20000588

080017d4 <ARGB_Show_right>:
// ----------------------------------------------------------------------
ARGB_STATE ARGB_Show_right(void) {             //////////////////////////////////////   BUF_COUNTER  ?????
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
	ARGB_LOC_ST_RIGHT = ARGB_BUSY;
 80017da:	4b9f      	ldr	r3, [pc, #636]	; (8001a58 <ARGB_Show_right+0x284>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
    if (BUF_COUNTER_RIGHT != 0 || DMA_HANDLE_RIGHT.State != HAL_DMA_STATE_READY) { // <<<<<<<<<<<<<<<<<<<<<<<<<  
 80017e0:	4b9e      	ldr	r3, [pc, #632]	; (8001a5c <ARGB_Show_right+0x288>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d105      	bne.n	80017f6 <ARGB_Show_right+0x22>
 80017ea:	4b9d      	ldr	r3, [pc, #628]	; (8001a60 <ARGB_Show_right+0x28c>)
 80017ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d001      	beq.n	80017fa <ARGB_Show_right+0x26>
        return ARGB_BUSY;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e1a1      	b.n	8001b3e <ARGB_Show_right+0x36a>
    } else {
        for (volatile u8_t i = 0; i < 8; i++) {
 80017fa:	2300      	movs	r3, #0
 80017fc:	71fb      	strb	r3, [r7, #7]
 80017fe:	e0dc      	b.n	80019ba <ARGB_Show_right+0x1e6>
            // set first transfer from first values
        	PWM_BUF_RIGHT[i] = (((RGB_BUF_RIGHT[0] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001800:	4b98      	ldr	r3, [pc, #608]	; (8001a64 <ARGB_Show_right+0x290>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	461a      	mov	r2, r3
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001814:	2b00      	cmp	r3, #0
 8001816:	dd04      	ble.n	8001822 <ARGB_Show_right+0x4e>
 8001818:	4b93      	ldr	r3, [pc, #588]	; (8001a68 <ARGB_Show_right+0x294>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	461a      	mov	r2, r3
 8001820:	e003      	b.n	800182a <ARGB_Show_right+0x56>
 8001822:	4b92      	ldr	r3, [pc, #584]	; (8001a6c <ARGB_Show_right+0x298>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	461a      	mov	r2, r3
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4619      	mov	r1, r3
 8001830:	4b8f      	ldr	r3, [pc, #572]	; (8001a70 <ARGB_Show_right+0x29c>)
 8001832:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        	PWM_BUF_RIGHT[i + 8] = (((RGB_BUF_RIGHT[1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001836:	4b8b      	ldr	r3, [pc, #556]	; (8001a64 <ARGB_Show_right+0x290>)
 8001838:	785b      	ldrb	r3, [r3, #1]
 800183a:	b2db      	uxtb	r3, r3
 800183c:	461a      	mov	r2, r3
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800184a:	2b00      	cmp	r3, #0
 800184c:	dd04      	ble.n	8001858 <ARGB_Show_right+0x84>
 800184e:	4b86      	ldr	r3, [pc, #536]	; (8001a68 <ARGB_Show_right+0x294>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4619      	mov	r1, r3
 8001856:	e003      	b.n	8001860 <ARGB_Show_right+0x8c>
 8001858:	4b84      	ldr	r3, [pc, #528]	; (8001a6c <ARGB_Show_right+0x298>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	4619      	mov	r1, r3
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	b2db      	uxtb	r3, r3
 8001864:	3308      	adds	r3, #8
 8001866:	4a82      	ldr	r2, [pc, #520]	; (8001a70 <ARGB_Show_right+0x29c>)
 8001868:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 16] = (((RGB_BUF_RIGHT[2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 800186c:	4b7d      	ldr	r3, [pc, #500]	; (8001a64 <ARGB_Show_right+0x290>)
 800186e:	789b      	ldrb	r3, [r3, #2]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	461a      	mov	r2, r3
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001880:	2b00      	cmp	r3, #0
 8001882:	dd04      	ble.n	800188e <ARGB_Show_right+0xba>
 8001884:	4b78      	ldr	r3, [pc, #480]	; (8001a68 <ARGB_Show_right+0x294>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4619      	mov	r1, r3
 800188c:	e003      	b.n	8001896 <ARGB_Show_right+0xc2>
 800188e:	4b77      	ldr	r3, [pc, #476]	; (8001a6c <ARGB_Show_right+0x298>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	4619      	mov	r1, r3
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	3310      	adds	r3, #16
 800189c:	4a74      	ldr	r2, [pc, #464]	; (8001a70 <ARGB_Show_right+0x29c>)
 800189e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 24] = (((RGB_BUF_RIGHT[3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80018a2:	4b70      	ldr	r3, [pc, #448]	; (8001a64 <ARGB_Show_right+0x290>)
 80018a4:	78db      	ldrb	r3, [r3, #3]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	461a      	mov	r2, r3
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	dd04      	ble.n	80018c4 <ARGB_Show_right+0xf0>
 80018ba:	4b6b      	ldr	r3, [pc, #428]	; (8001a68 <ARGB_Show_right+0x294>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	4619      	mov	r1, r3
 80018c2:	e003      	b.n	80018cc <ARGB_Show_right+0xf8>
 80018c4:	4b69      	ldr	r3, [pc, #420]	; (8001a6c <ARGB_Show_right+0x298>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	4619      	mov	r1, r3
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	3318      	adds	r3, #24
 80018d2:	4a67      	ldr	r2, [pc, #412]	; (8001a70 <ARGB_Show_right+0x29c>)
 80018d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 32] = (((RGB_BUF_RIGHT[4] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80018d8:	4b62      	ldr	r3, [pc, #392]	; (8001a64 <ARGB_Show_right+0x290>)
 80018da:	791b      	ldrb	r3, [r3, #4]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	461a      	mov	r2, r3
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	dd04      	ble.n	80018fa <ARGB_Show_right+0x126>
 80018f0:	4b5d      	ldr	r3, [pc, #372]	; (8001a68 <ARGB_Show_right+0x294>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	4619      	mov	r1, r3
 80018f8:	e003      	b.n	8001902 <ARGB_Show_right+0x12e>
 80018fa:	4b5c      	ldr	r3, [pc, #368]	; (8001a6c <ARGB_Show_right+0x298>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	4619      	mov	r1, r3
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	b2db      	uxtb	r3, r3
 8001906:	3320      	adds	r3, #32
 8001908:	4a59      	ldr	r2, [pc, #356]	; (8001a70 <ARGB_Show_right+0x29c>)
 800190a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 40] = (((RGB_BUF_RIGHT[5] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 800190e:	4b55      	ldr	r3, [pc, #340]	; (8001a64 <ARGB_Show_right+0x290>)
 8001910:	795b      	ldrb	r3, [r3, #5]
 8001912:	b2db      	uxtb	r3, r3
 8001914:	461a      	mov	r2, r3
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001922:	2b00      	cmp	r3, #0
 8001924:	dd04      	ble.n	8001930 <ARGB_Show_right+0x15c>
 8001926:	4b50      	ldr	r3, [pc, #320]	; (8001a68 <ARGB_Show_right+0x294>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4619      	mov	r1, r3
 800192e:	e003      	b.n	8001938 <ARGB_Show_right+0x164>
 8001930:	4b4e      	ldr	r3, [pc, #312]	; (8001a6c <ARGB_Show_right+0x298>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b2db      	uxtb	r3, r3
 8001936:	4619      	mov	r1, r3
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	3328      	adds	r3, #40	; 0x28
 800193e:	4a4c      	ldr	r2, [pc, #304]	; (8001a70 <ARGB_Show_right+0x29c>)
 8001940:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
#ifdef SK6812
        	PWM_BUF_RIGHT[i + 48] = (((RGB_BUF_RIGHT[6] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001944:	4b47      	ldr	r3, [pc, #284]	; (8001a64 <ARGB_Show_right+0x290>)
 8001946:	799b      	ldrb	r3, [r3, #6]
 8001948:	b2db      	uxtb	r3, r3
 800194a:	461a      	mov	r2, r3
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001958:	2b00      	cmp	r3, #0
 800195a:	dd04      	ble.n	8001966 <ARGB_Show_right+0x192>
 800195c:	4b42      	ldr	r3, [pc, #264]	; (8001a68 <ARGB_Show_right+0x294>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	4619      	mov	r1, r3
 8001964:	e003      	b.n	800196e <ARGB_Show_right+0x19a>
 8001966:	4b41      	ldr	r3, [pc, #260]	; (8001a6c <ARGB_Show_right+0x298>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	3330      	adds	r3, #48	; 0x30
 8001974:	4a3e      	ldr	r2, [pc, #248]	; (8001a70 <ARGB_Show_right+0x29c>)
 8001976:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 56] = (((RGB_BUF_RIGHT[7] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 800197a:	4b3a      	ldr	r3, [pc, #232]	; (8001a64 <ARGB_Show_right+0x290>)
 800197c:	79db      	ldrb	r3, [r3, #7]
 800197e:	b2db      	uxtb	r3, r3
 8001980:	461a      	mov	r2, r3
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800198e:	2b00      	cmp	r3, #0
 8001990:	dd04      	ble.n	800199c <ARGB_Show_right+0x1c8>
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <ARGB_Show_right+0x294>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	4619      	mov	r1, r3
 800199a:	e003      	b.n	80019a4 <ARGB_Show_right+0x1d0>
 800199c:	4b33      	ldr	r3, [pc, #204]	; (8001a6c <ARGB_Show_right+0x298>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	4619      	mov	r1, r3
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	3338      	adds	r3, #56	; 0x38
 80019aa:	4a31      	ldr	r2, [pc, #196]	; (8001a70 <ARGB_Show_right+0x29c>)
 80019ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	3301      	adds	r3, #1
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	71fb      	strb	r3, [r7, #7]
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b07      	cmp	r3, #7
 80019c0:	f67f af1e 	bls.w	8001800 <ARGB_Show_right+0x2c>
#endif
        }
        HAL_StatusTypeDef DMA_Send_Stat = HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 80019c8:	e0b1      	b.n	8001b2e <ARGB_Show_right+0x35a>
            if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH_RIGHT) == HAL_TIM_CHANNEL_STATE_BUSY) {
 80019ca:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <ARGB_Show_right+0x2a0>)
 80019cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d102      	bne.n	80019dc <ARGB_Show_right+0x208>
                DMA_Send_Stat = HAL_BUSY;
 80019d6:	2302      	movs	r3, #2
 80019d8:	73fb      	strb	r3, [r7, #15]
                continue;
 80019da:	e0a8      	b.n	8001b2e <ARGB_Show_right+0x35a>
            } else if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH_RIGHT) == HAL_TIM_CHANNEL_STATE_READY) {
 80019dc:	4b25      	ldr	r3, [pc, #148]	; (8001a74 <ARGB_Show_right+0x2a0>)
 80019de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d11d      	bne.n	8001a24 <ARGB_Show_right+0x250>
                TIM_CHANNEL_STATE_SET(&TIM_HANDLE, TIM_CH_RIGHT, HAL_TIM_CHANNEL_STATE_BUSY);
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <ARGB_Show_right+0x2a0>)
 80019ea:	2202      	movs	r2, #2
 80019ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#elif TIM_CH_RIGHT == TIM_CHANNEL_4
#define ARGB_TIM_DMA_ID_R TIM_DMA_ID_CC4
#define ARGB_TIM_DMA_CC_R TIM_DMA_CC4
#define ARGB_TIM_CCR_R CCR4
#endif
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_R]->XferCpltCallback = ARGB_TIM_DMADelayPulseCplt_right;
 80019f0:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <ARGB_Show_right+0x2a0>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	4a20      	ldr	r2, [pc, #128]	; (8001a78 <ARGB_Show_right+0x2a4>)
 80019f6:	63da      	str	r2, [r3, #60]	; 0x3c
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_R]->XferHalfCpltCallback = ARGB_TIM_DMADelayPulseHalfCplt_right;
 80019f8:	4b1e      	ldr	r3, [pc, #120]	; (8001a74 <ARGB_Show_right+0x2a0>)
 80019fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fc:	4a1f      	ldr	r2, [pc, #124]	; (8001a7c <ARGB_Show_right+0x2a8>)
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_R]->XferErrorCallback = TIM_DMAError;
 8001a00:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a04:	4a1e      	ldr	r2, [pc, #120]	; (8001a80 <ARGB_Show_right+0x2ac>)
 8001a06:	64da      	str	r2, [r3, #76]	; 0x4c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_R], (u32_t) PWM_BUF_RIGHT,
 8001a08:	4b1a      	ldr	r3, [pc, #104]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a0a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a0c:	4918      	ldr	r1, [pc, #96]	; (8001a70 <ARGB_Show_right+0x29c>)
                                 (u32_t) &TIM_HANDLE.Instance->ARGB_TIM_CCR_R,
 8001a0e:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3340      	adds	r3, #64	; 0x40
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID_R], (u32_t) PWM_BUF_RIGHT,
 8001a14:	461a      	mov	r2, r3
 8001a16:	2340      	movs	r3, #64	; 0x40
 8001a18:	f002 ffbc 	bl	8004994 <HAL_DMA_Start_IT>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d006      	beq.n	8001a30 <ARGB_Show_right+0x25c>
 8001a22:	e002      	b.n	8001a2a <ARGB_Show_right+0x256>
                DMA_Send_Stat = HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	73fb      	strb	r3, [r7, #15]
                continue;
 8001a28:	e081      	b.n	8001b2e <ARGB_Show_right+0x35a>
                                 (u16_t) PWM_BUF_LEN) != HAL_OK) {
                DMA_Send_Stat = HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	73fb      	strb	r3, [r7, #15]
                continue;
 8001a2e:	e07e      	b.n	8001b2e <ARGB_Show_right+0x35a>
            }
            __HAL_TIM_ENABLE_DMA(&TIM_HANDLE, ARGB_TIM_DMA_CC_R);
 8001a30:	4b10      	ldr	r3, [pc, #64]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68da      	ldr	r2, [r3, #12]
 8001a36:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a3e:	60da      	str	r2, [r3, #12]
            if (IS_TIM_BREAK_INSTANCE(TIM_HANDLE.Instance) != RESET)
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0f      	ldr	r2, [pc, #60]	; (8001a84 <ARGB_Show_right+0x2b0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d004      	beq.n	8001a54 <ARGB_Show_right+0x280>
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <ARGB_Show_right+0x2a0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <ARGB_Show_right+0x2b4>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d11b      	bne.n	8001a8c <ARGB_Show_right+0x2b8>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e01a      	b.n	8001a8e <ARGB_Show_right+0x2ba>
 8001a58:	2000058d 	.word	0x2000058d
 8001a5c:	2000058a 	.word	0x2000058a
 8001a60:	20001bb4 	.word	0x20001bb4
 8001a64:	20000234 	.word	0x20000234
 8001a68:	200000dc 	.word	0x200000dc
 8001a6c:	200000dd 	.word	0x200000dd
 8001a70:	20000488 	.word	0x20000488
 8001a74:	20001ac4 	.word	0x20001ac4
 8001a78:	08001e8d 	.word	0x08001e8d
 8001a7c:	08002335 	.word	0x08002335
 8001a80:	0800857f 	.word	0x0800857f
 8001a84:	40010000 	.word	0x40010000
 8001a88:	40010400 	.word	0x40010400
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d007      	beq.n	8001aa2 <ARGB_Show_right+0x2ce>
                __HAL_TIM_MOE_ENABLE(&TIM_HANDLE);
 8001a92:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <ARGB_Show_right+0x374>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a98:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <ARGB_Show_right+0x374>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001aa0:	645a      	str	r2, [r3, #68]	; 0x44
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001aa2:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <ARGB_Show_right+0x374>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a29      	ldr	r2, [pc, #164]	; (8001b4c <ARGB_Show_right+0x378>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d022      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001aac:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <ARGB_Show_right+0x374>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ab4:	d01d      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001ab6:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <ARGB_Show_right+0x374>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a25      	ldr	r2, [pc, #148]	; (8001b50 <ARGB_Show_right+0x37c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d018      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <ARGB_Show_right+0x374>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a23      	ldr	r2, [pc, #140]	; (8001b54 <ARGB_Show_right+0x380>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d013      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001aca:	4b1f      	ldr	r3, [pc, #124]	; (8001b48 <ARGB_Show_right+0x374>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a22      	ldr	r2, [pc, #136]	; (8001b58 <ARGB_Show_right+0x384>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d00e      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001ad4:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <ARGB_Show_right+0x374>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a20      	ldr	r2, [pc, #128]	; (8001b5c <ARGB_Show_right+0x388>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d009      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001ade:	4b1a      	ldr	r3, [pc, #104]	; (8001b48 <ARGB_Show_right+0x374>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a1f      	ldr	r2, [pc, #124]	; (8001b60 <ARGB_Show_right+0x38c>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d004      	beq.n	8001af2 <ARGB_Show_right+0x31e>
 8001ae8:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <ARGB_Show_right+0x374>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <ARGB_Show_right+0x390>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d111      	bne.n	8001b16 <ARGB_Show_right+0x342>
                u32_t tmpsmcr = TIM_HANDLE.Instance->SMCR & TIM_SMCR_SMS;
 8001af2:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <ARGB_Show_right+0x374>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	60bb      	str	r3, [r7, #8]
                if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2b06      	cmp	r3, #6
 8001b02:	d011      	beq.n	8001b28 <ARGB_Show_right+0x354>
                    __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001b04:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <ARGB_Show_right+0x374>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <ARGB_Show_right+0x374>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 0201 	orr.w	r2, r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001b14:	e008      	b.n	8001b28 <ARGB_Show_right+0x354>
            } else
                __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001b16:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <ARGB_Show_right+0x374>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <ARGB_Show_right+0x374>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	e000      	b.n	8001b2a <ARGB_Show_right+0x356>
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001b28:	bf00      	nop
            DMA_Send_Stat = HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f47f af4a 	bne.w	80019ca <ARGB_Show_right+0x1f6>
        }
        BUF_COUNTER_RIGHT = 2;
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <ARGB_Show_right+0x394>)
 8001b38:	2202      	movs	r2, #2
 8001b3a:	801a      	strh	r2, [r3, #0]
        return ARGB_OK;
 8001b3c:	2302      	movs	r3, #2
    }
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20001ac4 	.word	0x20001ac4
 8001b4c:	40010000 	.word	0x40010000
 8001b50:	40000400 	.word	0x40000400
 8001b54:	40000800 	.word	0x40000800
 8001b58:	40000c00 	.word	0x40000c00
 8001b5c:	40010400 	.word	0x40010400
 8001b60:	40014000 	.word	0x40014000
 8001b64:	40001800 	.word	0x40001800
 8001b68:	2000058a 	.word	0x2000058a

08001b6c <scale8>:
 * @brief Private method for gamma correction
 * @param[in] x Param to scale
 * @param[in] scale Scale coefficient
 * @return Scaled value
 */
static inline u8_t scale8(u8_t x, u8_t scale) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	460a      	mov	r2, r1
 8001b76:	71fb      	strb	r3, [r7, #7]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	71bb      	strb	r3, [r7, #6]
    return ((uint16_t) x * scale) >> 8;
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	79ba      	ldrb	r2, [r7, #6]
 8001b80:	fb02 f303 	mul.w	r3, r2, r3
 8001b84:	121b      	asrs	r3, r3, #8
 8001b86:	b2db      	uxtb	r3, r3
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <ARGB_TIM_DMADelayPulseCplt_left>:
/**
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseCplt_left(DMA_HandleTypeDef *hdma) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ba0:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE_LEFT || htim != &TIM_HANDLE) return;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a8c      	ldr	r2, [pc, #560]	; (8001dd8 <ARGB_TIM_DMADelayPulseCplt_left+0x244>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	f040 8168 	bne.w	8001e7c <ARGB_TIM_DMADelayPulseCplt_left+0x2e8>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4a8b      	ldr	r2, [pc, #556]	; (8001ddc <ARGB_TIM_DMADelayPulseCplt_left+0x248>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	f040 8163 	bne.w	8001e7c <ARGB_TIM_DMADelayPulseCplt_left+0x2e8>
    if (BUF_COUNTER_LEFT == 0) return; // if no data to transmit - return
 8001bb6:	4b8a      	ldr	r3, [pc, #552]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 815f 	beq.w	8001e80 <ARGB_TIM_DMADelayPulseCplt_left+0x2ec>
    if (hdma == htim->hdma[TIM_DMA_ID_CC1]) {
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d10b      	bne.n	8001be4 <ARGB_TIM_DMADelayPulseCplt_left+0x50>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d136      	bne.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001be2:	e031      	b.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) {
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d10b      	bne.n	8001c06 <ARGB_TIM_DMADelayPulseCplt_left+0x72>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d125      	bne.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c04:	e020      	b.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) {
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d10b      	bne.n	8001c28 <ARGB_TIM_DMADelayPulseCplt_left+0x94>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2204      	movs	r2, #4
 8001c14:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d114      	bne.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c26:	e00f      	b.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) {
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d10a      	bne.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2208      	movs	r2, #8
 8001c36:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d103      	bne.n	8001c48 <ARGB_TIM_DMADelayPulseCplt_left+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    } else {
        /* nothing to do */
    }
// if data transfer
    if (BUF_COUNTER_LEFT < NUM_PIXELS) {
 8001c48:	4b65      	ldr	r3, [pc, #404]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	2b54      	cmp	r3, #84	; 0x54
 8001c50:	f200 8094 	bhi.w	8001d7c <ARGB_TIM_DMADelayPulseCplt_left+0x1e8>
        // fill second part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001c54:	2300      	movs	r3, #0
 8001c56:	72fb      	strb	r3, [r7, #11]
 8001c58:	e083      	b.n	8001d62 <ARGB_TIM_DMADelayPulseCplt_left+0x1ce>
#ifdef SK6812
        	PWM_BUF_LEFT[i + 32] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001c5a:	4b61      	ldr	r3, [pc, #388]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	4a60      	ldr	r2, [pc, #384]	; (8001de4 <ARGB_TIM_DMADelayPulseCplt_left+0x250>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	7afb      	ldrb	r3, [r7, #11]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	dd04      	ble.n	8001c84 <ARGB_TIM_DMADelayPulseCplt_left+0xf0>
 8001c7a:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <ARGB_TIM_DMADelayPulseCplt_left+0x254>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	4619      	mov	r1, r3
 8001c82:	e003      	b.n	8001c8c <ARGB_TIM_DMADelayPulseCplt_left+0xf8>
 8001c84:	4b59      	ldr	r3, [pc, #356]	; (8001dec <ARGB_TIM_DMADelayPulseCplt_left+0x258>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	7afb      	ldrb	r3, [r7, #11]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3320      	adds	r3, #32
 8001c92:	4a57      	ldr	r2, [pc, #348]	; (8001df0 <ARGB_TIM_DMADelayPulseCplt_left+0x25c>)
 8001c94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 40] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001c98:	4b51      	ldr	r3, [pc, #324]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	4a50      	ldr	r2, [pc, #320]	; (8001de4 <ARGB_TIM_DMADelayPulseCplt_left+0x250>)
 8001ca4:	5cd3      	ldrb	r3, [r2, r3]
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	7afb      	ldrb	r3, [r7, #11]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	dd04      	ble.n	8001cc4 <ARGB_TIM_DMADelayPulseCplt_left+0x130>
 8001cba:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <ARGB_TIM_DMADelayPulseCplt_left+0x254>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	e003      	b.n	8001ccc <ARGB_TIM_DMADelayPulseCplt_left+0x138>
 8001cc4:	4b49      	ldr	r3, [pc, #292]	; (8001dec <ARGB_TIM_DMADelayPulseCplt_left+0x258>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	4619      	mov	r1, r3
 8001ccc:	7afb      	ldrb	r3, [r7, #11]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	3328      	adds	r3, #40	; 0x28
 8001cd2:	4a47      	ldr	r2, [pc, #284]	; (8001df0 <ARGB_TIM_DMADelayPulseCplt_left+0x25c>)
 8001cd4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 48] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001cd8:	4b41      	ldr	r3, [pc, #260]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	4a40      	ldr	r2, [pc, #256]	; (8001de4 <ARGB_TIM_DMADelayPulseCplt_left+0x250>)
 8001ce4:	5cd3      	ldrb	r3, [r2, r3]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	461a      	mov	r2, r3
 8001cea:	7afb      	ldrb	r3, [r7, #11]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	dd04      	ble.n	8001d04 <ARGB_TIM_DMADelayPulseCplt_left+0x170>
 8001cfa:	4b3b      	ldr	r3, [pc, #236]	; (8001de8 <ARGB_TIM_DMADelayPulseCplt_left+0x254>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	4619      	mov	r1, r3
 8001d02:	e003      	b.n	8001d0c <ARGB_TIM_DMADelayPulseCplt_left+0x178>
 8001d04:	4b39      	ldr	r3, [pc, #228]	; (8001dec <ARGB_TIM_DMADelayPulseCplt_left+0x258>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	7afb      	ldrb	r3, [r7, #11]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	3330      	adds	r3, #48	; 0x30
 8001d12:	4a37      	ldr	r2, [pc, #220]	; (8001df0 <ARGB_TIM_DMADelayPulseCplt_left+0x25c>)
 8001d14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 56] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001d18:	4b31      	ldr	r3, [pc, #196]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	3303      	adds	r3, #3
 8001d22:	4a30      	ldr	r2, [pc, #192]	; (8001de4 <ARGB_TIM_DMADelayPulseCplt_left+0x250>)
 8001d24:	5cd3      	ldrb	r3, [r2, r3]
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	461a      	mov	r2, r3
 8001d2a:	7afb      	ldrb	r3, [r7, #11]
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	dd04      	ble.n	8001d44 <ARGB_TIM_DMADelayPulseCplt_left+0x1b0>
 8001d3a:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <ARGB_TIM_DMADelayPulseCplt_left+0x254>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	4619      	mov	r1, r3
 8001d42:	e003      	b.n	8001d4c <ARGB_TIM_DMADelayPulseCplt_left+0x1b8>
 8001d44:	4b29      	ldr	r3, [pc, #164]	; (8001dec <ARGB_TIM_DMADelayPulseCplt_left+0x258>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	7afb      	ldrb	r3, [r7, #11]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	3338      	adds	r3, #56	; 0x38
 8001d52:	4a27      	ldr	r2, [pc, #156]	; (8001df0 <ARGB_TIM_DMADelayPulseCplt_left+0x25c>)
 8001d54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001d58:	7afb      	ldrb	r3, [r7, #11]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	72fb      	strb	r3, [r7, #11]
 8001d62:	7afb      	ldrb	r3, [r7, #11]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b07      	cmp	r3, #7
 8001d68:	f67f af77 	bls.w	8001c5a <ARGB_TIM_DMADelayPulseCplt_left+0xc6>
        	PWM_BUF_LEFT[i + 24] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_LEFT[i + 32] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_LEFT[i + 40] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#endif
        }
        BUF_COUNTER_LEFT++;
 8001d6c:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	3301      	adds	r3, #1
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d78:	801a      	strh	r2, [r3, #0]
 8001d7a:	e07b      	b.n	8001e74 <ARGB_TIM_DMADelayPulseCplt_left+0x2e0>
    } else if (BUF_COUNTER_LEFT < NUM_PIXELS + 2) { // if RET transfer
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b56      	cmp	r3, #86	; 0x56
 8001d84:	d80c      	bhi.n	8001da0 <ARGB_TIM_DMADelayPulseCplt_left+0x20c>
        memset((dma_siz *) &PWM_BUF_LEFT[PWM_BUF_LEN / 2], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // second part
 8001d86:	2280      	movs	r2, #128	; 0x80
 8001d88:	2100      	movs	r1, #0
 8001d8a:	481a      	ldr	r0, [pc, #104]	; (8001df4 <ARGB_TIM_DMADelayPulseCplt_left+0x260>)
 8001d8c:	f00f fa44 	bl	8011218 <memset>
        BUF_COUNTER_LEFT++;
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	3301      	adds	r3, #1
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	e069      	b.n	8001e74 <ARGB_TIM_DMADelayPulseCplt_left+0x2e0>
    } else { // if END of transfer
    	BUF_COUNTER_LEFT = 0;
 8001da0:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <ARGB_TIM_DMADelayPulseCplt_left+0x24c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	801a      	strh	r2, [r3, #0]
#if TIM_CH_LEFT == TIM_CHANNEL_2
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
#endif
#if TIM_CH_LEFT == TIM_CHANNEL_3
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001db4:	60da      	str	r2, [r3, #12]
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f002 feb2 	bl	8004b24 <HAL_DMA_Abort_IT>
#endif
#if TIM_CH_LEFT == TIM_CHANNEL_4
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
#endif
        if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) {
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a0c      	ldr	r2, [pc, #48]	; (8001df8 <ARGB_TIM_DMADelayPulseCplt_left+0x264>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d004      	beq.n	8001dd4 <ARGB_TIM_DMADelayPulseCplt_left+0x240>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <ARGB_TIM_DMADelayPulseCplt_left+0x268>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d115      	bne.n	8001e00 <ARGB_TIM_DMADelayPulseCplt_left+0x26c>
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e014      	b.n	8001e02 <ARGB_TIM_DMADelayPulseCplt_left+0x26e>
 8001dd8:	20001b54 	.word	0x20001b54
 8001ddc:	20001ac4 	.word	0x20001ac4
 8001de0:	20000588 	.word	0x20000588
 8001de4:	200000e0 	.word	0x200000e0
 8001de8:	200000dc 	.word	0x200000dc
 8001dec:	200000dd 	.word	0x200000dd
 8001df0:	20000388 	.word	0x20000388
 8001df4:	20000408 	.word	0x20000408
 8001df8:	40010000 	.word	0x40010000
 8001dfc:	40010400 	.word	0x40010400
 8001e00:	2300      	movs	r3, #0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d017      	beq.n	8001e36 <ARGB_TIM_DMADelayPulseCplt_left+0x2a2>
            /* Disable the Main Output */
            __HAL_TIM_MOE_DISABLE(htim);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6a1a      	ldr	r2, [r3, #32]
 8001e0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10f      	bne.n	8001e36 <ARGB_TIM_DMADelayPulseCplt_left+0x2a2>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6a1a      	ldr	r2, [r3, #32]
 8001e1c:	f240 4344 	movw	r3, #1092	; 0x444
 8001e20:	4013      	ands	r3, r2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d107      	bne.n	8001e36 <ARGB_TIM_DMADelayPulseCplt_left+0x2a2>
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44
        }
        /* Disable the Peripheral */
        __HAL_TIM_DISABLE(htim);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6a1a      	ldr	r2, [r3, #32]
 8001e3c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10f      	bne.n	8001e66 <ARGB_TIM_DMADelayPulseCplt_left+0x2d2>
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6a1a      	ldr	r2, [r3, #32]
 8001e4c:	f240 4344 	movw	r3, #1092	; 0x444
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d107      	bne.n	8001e66 <ARGB_TIM_DMADelayPulseCplt_left+0x2d2>
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
        /* Set the TIM channel state */
        TIM_CHANNEL_STATE_SET(htim, TIM_CH_LEFT, HAL_TIM_CHANNEL_STATE_READY);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        ARGB_LOC_ST_LEFT = ARGB_READY;
 8001e6e:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <ARGB_TIM_DMADelayPulseCplt_left+0x2f4>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	701a      	strb	r2, [r3, #0]
    }
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	771a      	strb	r2, [r3, #28]
 8001e7a:	e002      	b.n	8001e82 <ARGB_TIM_DMADelayPulseCplt_left+0x2ee>
    if (hdma != &DMA_HANDLE_LEFT || htim != &TIM_HANDLE) return;
 8001e7c:	bf00      	nop
 8001e7e:	e000      	b.n	8001e82 <ARGB_TIM_DMADelayPulseCplt_left+0x2ee>
    if (BUF_COUNTER_LEFT == 0) return; // if no data to transmit - return
 8001e80:	bf00      	nop
}
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	2000058c 	.word	0x2000058c

08001e8c <ARGB_TIM_DMADelayPulseCplt_right>:
// -----------------------------------------------------------------------
static void ARGB_TIM_DMADelayPulseCplt_right(DMA_HandleTypeDef *hdma) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e98:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE_RIGHT || htim != &TIM_HANDLE) return;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a8c      	ldr	r2, [pc, #560]	; (80020d0 <ARGB_TIM_DMADelayPulseCplt_right+0x244>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	f040 8168 	bne.w	8002174 <ARGB_TIM_DMADelayPulseCplt_right+0x2e8>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4a8b      	ldr	r2, [pc, #556]	; (80020d4 <ARGB_TIM_DMADelayPulseCplt_right+0x248>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	f040 8163 	bne.w	8002174 <ARGB_TIM_DMADelayPulseCplt_right+0x2e8>
    if (BUF_COUNTER_RIGHT == 0) return; // if no data to transmit - return    // ,<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 8001eae:	4b8a      	ldr	r3, [pc, #552]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 815f 	beq.w	8002178 <ARGB_TIM_DMADelayPulseCplt_right+0x2ec>
    if (hdma == htim->hdma[TIM_DMA_ID_CC1]) {
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d10b      	bne.n	8001edc <ARGB_TIM_DMADelayPulseCplt_right+0x50>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d136      	bne.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001eda:	e031      	b.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) {
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d10b      	bne.n	8001efe <ARGB_TIM_DMADelayPulseCplt_right+0x72>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2202      	movs	r2, #2
 8001eea:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d125      	bne.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001efc:	e020      	b.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) {
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d10b      	bne.n	8001f20 <ARGB_TIM_DMADelayPulseCplt_right+0x94>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d114      	bne.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f1e:	e00f      	b.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) {
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d10a      	bne.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2208      	movs	r2, #8
 8001f2e:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d103      	bne.n	8001f40 <ARGB_TIM_DMADelayPulseCplt_right+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    } else {
        /* nothing to do */
    }
// if data transfer
    if (BUF_COUNTER_RIGHT < NUM_PIXELS) {
 8001f40:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b54      	cmp	r3, #84	; 0x54
 8001f48:	f200 8094 	bhi.w	8002074 <ARGB_TIM_DMADelayPulseCplt_right+0x1e8>
        // fill second part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	72fb      	strb	r3, [r7, #11]
 8001f50:	e083      	b.n	800205a <ARGB_TIM_DMADelayPulseCplt_right+0x1ce>
#ifdef SK6812
        	PWM_BUF_RIGHT[i + 32] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001f52:	4b61      	ldr	r3, [pc, #388]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4a60      	ldr	r2, [pc, #384]	; (80020dc <ARGB_TIM_DMADelayPulseCplt_right+0x250>)
 8001f5c:	5cd3      	ldrb	r3, [r2, r3]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	461a      	mov	r2, r3
 8001f62:	7afb      	ldrb	r3, [r7, #11]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	dd04      	ble.n	8001f7c <ARGB_TIM_DMADelayPulseCplt_right+0xf0>
 8001f72:	4b5b      	ldr	r3, [pc, #364]	; (80020e0 <ARGB_TIM_DMADelayPulseCplt_right+0x254>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	4619      	mov	r1, r3
 8001f7a:	e003      	b.n	8001f84 <ARGB_TIM_DMADelayPulseCplt_right+0xf8>
 8001f7c:	4b59      	ldr	r3, [pc, #356]	; (80020e4 <ARGB_TIM_DMADelayPulseCplt_right+0x258>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	4619      	mov	r1, r3
 8001f84:	7afb      	ldrb	r3, [r7, #11]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	3320      	adds	r3, #32
 8001f8a:	4a57      	ldr	r2, [pc, #348]	; (80020e8 <ARGB_TIM_DMADelayPulseCplt_right+0x25c>)
 8001f8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 40] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001f90:	4b51      	ldr	r3, [pc, #324]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	3301      	adds	r3, #1
 8001f9a:	4a50      	ldr	r2, [pc, #320]	; (80020dc <ARGB_TIM_DMADelayPulseCplt_right+0x250>)
 8001f9c:	5cd3      	ldrb	r3, [r2, r3]
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	7afb      	ldrb	r3, [r7, #11]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	dd04      	ble.n	8001fbc <ARGB_TIM_DMADelayPulseCplt_right+0x130>
 8001fb2:	4b4b      	ldr	r3, [pc, #300]	; (80020e0 <ARGB_TIM_DMADelayPulseCplt_right+0x254>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	e003      	b.n	8001fc4 <ARGB_TIM_DMADelayPulseCplt_right+0x138>
 8001fbc:	4b49      	ldr	r3, [pc, #292]	; (80020e4 <ARGB_TIM_DMADelayPulseCplt_right+0x258>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	7afb      	ldrb	r3, [r7, #11]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	3328      	adds	r3, #40	; 0x28
 8001fca:	4a47      	ldr	r2, [pc, #284]	; (80020e8 <ARGB_TIM_DMADelayPulseCplt_right+0x25c>)
 8001fcc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 48] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001fd0:	4b41      	ldr	r3, [pc, #260]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	3302      	adds	r3, #2
 8001fda:	4a40      	ldr	r2, [pc, #256]	; (80020dc <ARGB_TIM_DMADelayPulseCplt_right+0x250>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	7afb      	ldrb	r3, [r7, #11]
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	dd04      	ble.n	8001ffc <ARGB_TIM_DMADelayPulseCplt_right+0x170>
 8001ff2:	4b3b      	ldr	r3, [pc, #236]	; (80020e0 <ARGB_TIM_DMADelayPulseCplt_right+0x254>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	e003      	b.n	8002004 <ARGB_TIM_DMADelayPulseCplt_right+0x178>
 8001ffc:	4b39      	ldr	r3, [pc, #228]	; (80020e4 <ARGB_TIM_DMADelayPulseCplt_right+0x258>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	4619      	mov	r1, r3
 8002004:	7afb      	ldrb	r3, [r7, #11]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	3330      	adds	r3, #48	; 0x30
 800200a:	4a37      	ldr	r2, [pc, #220]	; (80020e8 <ARGB_TIM_DMADelayPulseCplt_right+0x25c>)
 800200c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 56] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8002010:	4b31      	ldr	r3, [pc, #196]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	b29b      	uxth	r3, r3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	3303      	adds	r3, #3
 800201a:	4a30      	ldr	r2, [pc, #192]	; (80020dc <ARGB_TIM_DMADelayPulseCplt_right+0x250>)
 800201c:	5cd3      	ldrb	r3, [r2, r3]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	461a      	mov	r2, r3
 8002022:	7afb      	ldrb	r3, [r7, #11]
 8002024:	b2db      	uxtb	r3, r3
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800202e:	2b00      	cmp	r3, #0
 8002030:	dd04      	ble.n	800203c <ARGB_TIM_DMADelayPulseCplt_right+0x1b0>
 8002032:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <ARGB_TIM_DMADelayPulseCplt_right+0x254>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	b2db      	uxtb	r3, r3
 8002038:	4619      	mov	r1, r3
 800203a:	e003      	b.n	8002044 <ARGB_TIM_DMADelayPulseCplt_right+0x1b8>
 800203c:	4b29      	ldr	r3, [pc, #164]	; (80020e4 <ARGB_TIM_DMADelayPulseCplt_right+0x258>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	4619      	mov	r1, r3
 8002044:	7afb      	ldrb	r3, [r7, #11]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	3338      	adds	r3, #56	; 0x38
 800204a:	4a27      	ldr	r2, [pc, #156]	; (80020e8 <ARGB_TIM_DMADelayPulseCplt_right+0x25c>)
 800204c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8002050:	7afb      	ldrb	r3, [r7, #11]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	3301      	adds	r3, #1
 8002056:	b2db      	uxtb	r3, r3
 8002058:	72fb      	strb	r3, [r7, #11]
 800205a:	7afb      	ldrb	r3, [r7, #11]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b07      	cmp	r3, #7
 8002060:	f67f af77 	bls.w	8001f52 <ARGB_TIM_DMADelayPulseCplt_right+0xc6>
        	PWM_BUF_RIGHT[i + 24] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_RIGHT[i + 32] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_RIGHT[i + 40] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#endif
        }
        BUF_COUNTER_RIGHT++;
 8002064:	4b1c      	ldr	r3, [pc, #112]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	b29b      	uxth	r3, r3
 800206a:	3301      	adds	r3, #1
 800206c:	b29a      	uxth	r2, r3
 800206e:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8002070:	801a      	strh	r2, [r3, #0]
 8002072:	e07b      	b.n	800216c <ARGB_TIM_DMADelayPulseCplt_right+0x2e0>
    } else if (BUF_COUNTER_RIGHT < NUM_PIXELS + 2) { // if RET transfer
 8002074:	4b18      	ldr	r3, [pc, #96]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	2b56      	cmp	r3, #86	; 0x56
 800207c:	d80c      	bhi.n	8002098 <ARGB_TIM_DMADelayPulseCplt_right+0x20c>
        memset((dma_siz *) &PWM_BUF_RIGHT[PWM_BUF_LEN / 2], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // second part
 800207e:	2280      	movs	r2, #128	; 0x80
 8002080:	2100      	movs	r1, #0
 8002082:	481a      	ldr	r0, [pc, #104]	; (80020ec <ARGB_TIM_DMADelayPulseCplt_right+0x260>)
 8002084:	f00f f8c8 	bl	8011218 <memset>
        BUF_COUNTER_RIGHT++;
 8002088:	4b13      	ldr	r3, [pc, #76]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	b29b      	uxth	r3, r3
 800208e:	3301      	adds	r3, #1
 8002090:	b29a      	uxth	r2, r3
 8002092:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 8002094:	801a      	strh	r2, [r3, #0]
 8002096:	e069      	b.n	800216c <ARGB_TIM_DMADelayPulseCplt_right+0x2e0>
    } else { // if END of transfer
    	BUF_COUNTER_RIGHT = 0;
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <ARGB_TIM_DMADelayPulseCplt_right+0x24c>)
 800209a:	2200      	movs	r2, #0
 800209c:	801a      	strh	r2, [r3, #0]
#if TIM_CH_RIGHT == TIM_CHANNEL_3
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
#endif
#if TIM_CH_RIGHT == TIM_CHANNEL_4
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020ac:	60da      	str	r2, [r3, #12]
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4618      	mov	r0, r3
 80020b4:	f002 fd36 	bl	8004b24 <HAL_DMA_Abort_IT>
#endif
        if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) {
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a0c      	ldr	r2, [pc, #48]	; (80020f0 <ARGB_TIM_DMADelayPulseCplt_right+0x264>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d004      	beq.n	80020cc <ARGB_TIM_DMADelayPulseCplt_right+0x240>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a0b      	ldr	r2, [pc, #44]	; (80020f4 <ARGB_TIM_DMADelayPulseCplt_right+0x268>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d115      	bne.n	80020f8 <ARGB_TIM_DMADelayPulseCplt_right+0x26c>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e014      	b.n	80020fa <ARGB_TIM_DMADelayPulseCplt_right+0x26e>
 80020d0:	20001bb4 	.word	0x20001bb4
 80020d4:	20001ac4 	.word	0x20001ac4
 80020d8:	2000058a 	.word	0x2000058a
 80020dc:	20000234 	.word	0x20000234
 80020e0:	200000dc 	.word	0x200000dc
 80020e4:	200000dd 	.word	0x200000dd
 80020e8:	20000488 	.word	0x20000488
 80020ec:	20000508 	.word	0x20000508
 80020f0:	40010000 	.word	0x40010000
 80020f4:	40010400 	.word	0x40010400
 80020f8:	2300      	movs	r3, #0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d017      	beq.n	800212e <ARGB_TIM_DMADelayPulseCplt_right+0x2a2>
            /* Disable the Main Output */
            __HAL_TIM_MOE_DISABLE(htim);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a1a      	ldr	r2, [r3, #32]
 8002104:	f241 1311 	movw	r3, #4369	; 0x1111
 8002108:	4013      	ands	r3, r2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10f      	bne.n	800212e <ARGB_TIM_DMADelayPulseCplt_right+0x2a2>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6a1a      	ldr	r2, [r3, #32]
 8002114:	f240 4344 	movw	r3, #1092	; 0x444
 8002118:	4013      	ands	r3, r2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d107      	bne.n	800212e <ARGB_TIM_DMADelayPulseCplt_right+0x2a2>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800212c:	645a      	str	r2, [r3, #68]	; 0x44
        }
        /* Disable the Peripheral */
        __HAL_TIM_DISABLE(htim);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a1a      	ldr	r2, [r3, #32]
 8002134:	f241 1311 	movw	r3, #4369	; 0x1111
 8002138:	4013      	ands	r3, r2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10f      	bne.n	800215e <ARGB_TIM_DMADelayPulseCplt_right+0x2d2>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6a1a      	ldr	r2, [r3, #32]
 8002144:	f240 4344 	movw	r3, #1092	; 0x444
 8002148:	4013      	ands	r3, r2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d107      	bne.n	800215e <ARGB_TIM_DMADelayPulseCplt_right+0x2d2>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0201 	bic.w	r2, r2, #1
 800215c:	601a      	str	r2, [r3, #0]
        /* Set the TIM channel state */
        TIM_CHANNEL_STATE_SET(htim, TIM_CH_RIGHT, HAL_TIM_CHANNEL_STATE_READY);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        ARGB_LOC_ST_RIGHT = ARGB_READY;
 8002166:	4b06      	ldr	r3, [pc, #24]	; (8002180 <ARGB_TIM_DMADelayPulseCplt_right+0x2f4>)
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
    }
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	771a      	strb	r2, [r3, #28]
 8002172:	e002      	b.n	800217a <ARGB_TIM_DMADelayPulseCplt_right+0x2ee>
    if (hdma != &DMA_HANDLE_RIGHT || htim != &TIM_HANDLE) return;
 8002174:	bf00      	nop
 8002176:	e000      	b.n	800217a <ARGB_TIM_DMADelayPulseCplt_right+0x2ee>
    if (BUF_COUNTER_RIGHT == 0) return; // if no data to transmit - return    // ,<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 8002178:	bf00      	nop
}
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	2000058d 	.word	0x2000058d

08002184 <ARGB_TIM_DMADelayPulseHalfCplt_left>:
/**
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseHalfCplt_left(DMA_HandleTypeDef *hdma) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002190:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE_LEFT || htim != &TIM_HANDLE) return;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a60      	ldr	r2, [pc, #384]	; (8002318 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x194>)
 8002196:	4293      	cmp	r3, r2
 8002198:	f040 80b7 	bne.w	800230a <ARGB_TIM_DMADelayPulseHalfCplt_left+0x186>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4a5f      	ldr	r2, [pc, #380]	; (800231c <ARGB_TIM_DMADelayPulseHalfCplt_left+0x198>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	f040 80b2 	bne.w	800230a <ARGB_TIM_DMADelayPulseHalfCplt_left+0x186>
    if (BUF_COUNTER_LEFT == 0) return; // if no data to transmit - return
 80021a6:	4b5e      	ldr	r3, [pc, #376]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80ae 	beq.w	800230e <ARGB_TIM_DMADelayPulseHalfCplt_left+0x18a>
    // if data transfer
    if (BUF_COUNTER_LEFT < NUM_PIXELS) {
 80021b2:	4b5b      	ldr	r3, [pc, #364]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80021b4:	881b      	ldrh	r3, [r3, #0]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	2b54      	cmp	r3, #84	; 0x54
 80021ba:	f200 8094 	bhi.w	80022e6 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x162>
        // fill first part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 80021be:	2300      	movs	r3, #0
 80021c0:	72fb      	strb	r3, [r7, #11]
 80021c2:	e083      	b.n	80022cc <ARGB_TIM_DMADelayPulseHalfCplt_left+0x148>
#ifdef SK6812
        	PWM_BUF_LEFT[i] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80021c4:	4b56      	ldr	r3, [pc, #344]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4a55      	ldr	r2, [pc, #340]	; (8002324 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a0>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	461a      	mov	r2, r3
 80021d4:	7afb      	ldrb	r3, [r7, #11]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	dd04      	ble.n	80021ee <ARGB_TIM_DMADelayPulseHalfCplt_left+0x6a>
 80021e4:	4b50      	ldr	r3, [pc, #320]	; (8002328 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a4>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	461a      	mov	r2, r3
 80021ec:	e003      	b.n	80021f6 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x72>
 80021ee:	4b4f      	ldr	r3, [pc, #316]	; (800232c <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a8>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	461a      	mov	r2, r3
 80021f6:	7afb      	ldrb	r3, [r7, #11]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	4619      	mov	r1, r3
 80021fc:	4b4c      	ldr	r3, [pc, #304]	; (8002330 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1ac>)
 80021fe:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        	PWM_BUF_LEFT[i + 8] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8002202:	4b47      	ldr	r3, [pc, #284]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	b29b      	uxth	r3, r3
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	3301      	adds	r3, #1
 800220c:	4a45      	ldr	r2, [pc, #276]	; (8002324 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a0>)
 800220e:	5cd3      	ldrb	r3, [r2, r3]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	461a      	mov	r2, r3
 8002214:	7afb      	ldrb	r3, [r7, #11]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002220:	2b00      	cmp	r3, #0
 8002222:	dd04      	ble.n	800222e <ARGB_TIM_DMADelayPulseHalfCplt_left+0xaa>
 8002224:	4b40      	ldr	r3, [pc, #256]	; (8002328 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a4>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	4619      	mov	r1, r3
 800222c:	e003      	b.n	8002236 <ARGB_TIM_DMADelayPulseHalfCplt_left+0xb2>
 800222e:	4b3f      	ldr	r3, [pc, #252]	; (800232c <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a8>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	4619      	mov	r1, r3
 8002236:	7afb      	ldrb	r3, [r7, #11]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	3308      	adds	r3, #8
 800223c:	4a3c      	ldr	r2, [pc, #240]	; (8002330 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1ac>)
 800223e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 16] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8002242:	4b37      	ldr	r3, [pc, #220]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	3302      	adds	r3, #2
 800224c:	4a35      	ldr	r2, [pc, #212]	; (8002324 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a0>)
 800224e:	5cd3      	ldrb	r3, [r2, r3]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	7afb      	ldrb	r3, [r7, #11]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002260:	2b00      	cmp	r3, #0
 8002262:	dd04      	ble.n	800226e <ARGB_TIM_DMADelayPulseHalfCplt_left+0xea>
 8002264:	4b30      	ldr	r3, [pc, #192]	; (8002328 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a4>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	4619      	mov	r1, r3
 800226c:	e003      	b.n	8002276 <ARGB_TIM_DMADelayPulseHalfCplt_left+0xf2>
 800226e:	4b2f      	ldr	r3, [pc, #188]	; (800232c <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a8>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	4619      	mov	r1, r3
 8002276:	7afb      	ldrb	r3, [r7, #11]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	3310      	adds	r3, #16
 800227c:	4a2c      	ldr	r2, [pc, #176]	; (8002330 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1ac>)
 800227e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_LEFT[i + 24] = (((RGB_BUF_LEFT[4 * BUF_COUNTER_LEFT + 3] << i) & 0x80) > 0)? PWM_HI : PWM_LO;
 8002282:	4b27      	ldr	r3, [pc, #156]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	b29b      	uxth	r3, r3
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	3303      	adds	r3, #3
 800228c:	4a25      	ldr	r2, [pc, #148]	; (8002324 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a0>)
 800228e:	5cd3      	ldrb	r3, [r2, r3]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	461a      	mov	r2, r3
 8002294:	7afb      	ldrb	r3, [r7, #11]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	dd04      	ble.n	80022ae <ARGB_TIM_DMADelayPulseHalfCplt_left+0x12a>
 80022a4:	4b20      	ldr	r3, [pc, #128]	; (8002328 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a4>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	4619      	mov	r1, r3
 80022ac:	e003      	b.n	80022b6 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x132>
 80022ae:	4b1f      	ldr	r3, [pc, #124]	; (800232c <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1a8>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	4619      	mov	r1, r3
 80022b6:	7afb      	ldrb	r3, [r7, #11]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	3318      	adds	r3, #24
 80022bc:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1ac>)
 80022be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 80022c2:	7afb      	ldrb	r3, [r7, #11]
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	3301      	adds	r3, #1
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	72fb      	strb	r3, [r7, #11]
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b07      	cmp	r3, #7
 80022d2:	f67f af77 	bls.w	80021c4 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x40>
        	PWM_BUF_LEFT[i] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_LEFT[i + 8] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_LEFT[i + 16] = (((RGB_BUF_LEFT[3 * BUF_COUNTER_LEFT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#endif
        }
        BUF_COUNTER_LEFT++;
 80022d6:	4b12      	ldr	r3, [pc, #72]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	3301      	adds	r3, #1
 80022de:	b29a      	uxth	r2, r3
 80022e0:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80022e2:	801a      	strh	r2, [r3, #0]
 80022e4:	e014      	b.n	8002310 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x18c>
    } else if (BUF_COUNTER_LEFT < NUM_PIXELS + 2) { // if RET transfer
 80022e6:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b56      	cmp	r3, #86	; 0x56
 80022ee:	d80f      	bhi.n	8002310 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x18c>
        memset((dma_siz *) &PWM_BUF_LEFT[0], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // first part
 80022f0:	2280      	movs	r2, #128	; 0x80
 80022f2:	2100      	movs	r1, #0
 80022f4:	480e      	ldr	r0, [pc, #56]	; (8002330 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x1ac>)
 80022f6:	f00e ff8f 	bl	8011218 <memset>
        BUF_COUNTER_LEFT++;
 80022fa:	4b09      	ldr	r3, [pc, #36]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3301      	adds	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x19c>)
 8002306:	801a      	strh	r2, [r3, #0]
 8002308:	e002      	b.n	8002310 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x18c>
    if (hdma != &DMA_HANDLE_LEFT || htim != &TIM_HANDLE) return;
 800230a:	bf00      	nop
 800230c:	e000      	b.n	8002310 <ARGB_TIM_DMADelayPulseHalfCplt_left+0x18c>
    if (BUF_COUNTER_LEFT == 0) return; // if no data to transmit - return
 800230e:	bf00      	nop
    }
}
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20001b54 	.word	0x20001b54
 800231c:	20001ac4 	.word	0x20001ac4
 8002320:	20000588 	.word	0x20000588
 8002324:	200000e0 	.word	0x200000e0
 8002328:	200000dc 	.word	0x200000dc
 800232c:	200000dd 	.word	0x200000dd
 8002330:	20000388 	.word	0x20000388

08002334 <ARGB_TIM_DMADelayPulseHalfCplt_right>:
// -----------------------------------------------------------------------------------
static void ARGB_TIM_DMADelayPulseHalfCplt_right(DMA_HandleTypeDef *hdma) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002340:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE_RIGHT || htim != &TIM_HANDLE) return;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a60      	ldr	r2, [pc, #384]	; (80024c8 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x194>)
 8002346:	4293      	cmp	r3, r2
 8002348:	f040 80b7 	bne.w	80024ba <ARGB_TIM_DMADelayPulseHalfCplt_right+0x186>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4a5f      	ldr	r2, [pc, #380]	; (80024cc <ARGB_TIM_DMADelayPulseHalfCplt_right+0x198>)
 8002350:	4293      	cmp	r3, r2
 8002352:	f040 80b2 	bne.w	80024ba <ARGB_TIM_DMADelayPulseHalfCplt_right+0x186>
    if (BUF_COUNTER_RIGHT == 0) return; // if no data to transmit - return
 8002356:	4b5e      	ldr	r3, [pc, #376]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 80ae 	beq.w	80024be <ARGB_TIM_DMADelayPulseHalfCplt_right+0x18a>
    // if data transfer
    if (BUF_COUNTER_RIGHT < NUM_PIXELS) {
 8002362:	4b5b      	ldr	r3, [pc, #364]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	2b54      	cmp	r3, #84	; 0x54
 800236a:	f200 8094 	bhi.w	8002496 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x162>
        // fill first part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 800236e:	2300      	movs	r3, #0
 8002370:	72fb      	strb	r3, [r7, #11]
 8002372:	e083      	b.n	800247c <ARGB_TIM_DMADelayPulseHalfCplt_right+0x148>
#ifdef SK6812
        	PWM_BUF_RIGHT[i] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8002374:	4b56      	ldr	r3, [pc, #344]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	b29b      	uxth	r3, r3
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4a55      	ldr	r2, [pc, #340]	; (80024d4 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a0>)
 800237e:	5cd3      	ldrb	r3, [r2, r3]
 8002380:	b2db      	uxtb	r3, r3
 8002382:	461a      	mov	r2, r3
 8002384:	7afb      	ldrb	r3, [r7, #11]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002390:	2b00      	cmp	r3, #0
 8002392:	dd04      	ble.n	800239e <ARGB_TIM_DMADelayPulseHalfCplt_right+0x6a>
 8002394:	4b50      	ldr	r3, [pc, #320]	; (80024d8 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a4>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	461a      	mov	r2, r3
 800239c:	e003      	b.n	80023a6 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x72>
 800239e:	4b4f      	ldr	r3, [pc, #316]	; (80024dc <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a8>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	461a      	mov	r2, r3
 80023a6:	7afb      	ldrb	r3, [r7, #11]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	4619      	mov	r1, r3
 80023ac:	4b4c      	ldr	r3, [pc, #304]	; (80024e0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1ac>)
 80023ae:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        	PWM_BUF_RIGHT[i + 8] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80023b2:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 80023b4:	881b      	ldrh	r3, [r3, #0]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3301      	adds	r3, #1
 80023bc:	4a45      	ldr	r2, [pc, #276]	; (80024d4 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a0>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	461a      	mov	r2, r3
 80023c4:	7afb      	ldrb	r3, [r7, #11]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	dd04      	ble.n	80023de <ARGB_TIM_DMADelayPulseHalfCplt_right+0xaa>
 80023d4:	4b40      	ldr	r3, [pc, #256]	; (80024d8 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a4>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	4619      	mov	r1, r3
 80023dc:	e003      	b.n	80023e6 <ARGB_TIM_DMADelayPulseHalfCplt_right+0xb2>
 80023de:	4b3f      	ldr	r3, [pc, #252]	; (80024dc <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a8>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	4619      	mov	r1, r3
 80023e6:	7afb      	ldrb	r3, [r7, #11]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	3308      	adds	r3, #8
 80023ec:	4a3c      	ldr	r2, [pc, #240]	; (80024e0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1ac>)
 80023ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 16] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80023f2:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	3302      	adds	r3, #2
 80023fc:	4a35      	ldr	r2, [pc, #212]	; (80024d4 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a0>)
 80023fe:	5cd3      	ldrb	r3, [r2, r3]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	461a      	mov	r2, r3
 8002404:	7afb      	ldrb	r3, [r7, #11]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002410:	2b00      	cmp	r3, #0
 8002412:	dd04      	ble.n	800241e <ARGB_TIM_DMADelayPulseHalfCplt_right+0xea>
 8002414:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a4>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	4619      	mov	r1, r3
 800241c:	e003      	b.n	8002426 <ARGB_TIM_DMADelayPulseHalfCplt_right+0xf2>
 800241e:	4b2f      	ldr	r3, [pc, #188]	; (80024dc <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a8>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	4619      	mov	r1, r3
 8002426:	7afb      	ldrb	r3, [r7, #11]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	3310      	adds	r3, #16
 800242c:	4a2c      	ldr	r2, [pc, #176]	; (80024e0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1ac>)
 800242e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        	PWM_BUF_RIGHT[i + 24] = (((RGB_BUF_RIGHT[4 * BUF_COUNTER_RIGHT + 3] << i) & 0x80) > 0)? PWM_HI : PWM_LO;
 8002432:	4b27      	ldr	r3, [pc, #156]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	b29b      	uxth	r3, r3
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	3303      	adds	r3, #3
 800243c:	4a25      	ldr	r2, [pc, #148]	; (80024d4 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a0>)
 800243e:	5cd3      	ldrb	r3, [r2, r3]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
 8002444:	7afb      	ldrb	r3, [r7, #11]
 8002446:	b2db      	uxtb	r3, r3
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002450:	2b00      	cmp	r3, #0
 8002452:	dd04      	ble.n	800245e <ARGB_TIM_DMADelayPulseHalfCplt_right+0x12a>
 8002454:	4b20      	ldr	r3, [pc, #128]	; (80024d8 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a4>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	4619      	mov	r1, r3
 800245c:	e003      	b.n	8002466 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x132>
 800245e:	4b1f      	ldr	r3, [pc, #124]	; (80024dc <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1a8>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4619      	mov	r1, r3
 8002466:	7afb      	ldrb	r3, [r7, #11]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	3318      	adds	r3, #24
 800246c:	4a1c      	ldr	r2, [pc, #112]	; (80024e0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1ac>)
 800246e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8002472:	7afb      	ldrb	r3, [r7, #11]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	3301      	adds	r3, #1
 8002478:	b2db      	uxtb	r3, r3
 800247a:	72fb      	strb	r3, [r7, #11]
 800247c:	7afb      	ldrb	r3, [r7, #11]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b07      	cmp	r3, #7
 8002482:	f67f af77 	bls.w	8002374 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x40>
        	PWM_BUF_RIGHT[i] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_RIGHT[i + 8] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
        	PWM_BUF_RIGHT[i + 16] = (((RGB_BUF_RIGHT[3 * BUF_COUNTER_RIGHT + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#endif
        }
        BUF_COUNTER_RIGHT++;
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	3301      	adds	r3, #1
 800248e:	b29a      	uxth	r2, r3
 8002490:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002492:	801a      	strh	r2, [r3, #0]
 8002494:	e014      	b.n	80024c0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x18c>
    } else if (BUF_COUNTER_RIGHT < NUM_PIXELS + 2) { // if RET transfer
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	b29b      	uxth	r3, r3
 800249c:	2b56      	cmp	r3, #86	; 0x56
 800249e:	d80f      	bhi.n	80024c0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x18c>
        memset((dma_siz *) &PWM_BUF_RIGHT[0], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // first part
 80024a0:	2280      	movs	r2, #128	; 0x80
 80024a2:	2100      	movs	r1, #0
 80024a4:	480e      	ldr	r0, [pc, #56]	; (80024e0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x1ac>)
 80024a6:	f00e feb7 	bl	8011218 <memset>
        BUF_COUNTER_RIGHT++;
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	3301      	adds	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x19c>)
 80024b6:	801a      	strh	r2, [r3, #0]
 80024b8:	e002      	b.n	80024c0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x18c>
    if (hdma != &DMA_HANDLE_RIGHT || htim != &TIM_HANDLE) return;
 80024ba:	bf00      	nop
 80024bc:	e000      	b.n	80024c0 <ARGB_TIM_DMADelayPulseHalfCplt_right+0x18c>
    if (BUF_COUNTER_RIGHT == 0) return; // if no data to transmit - return
 80024be:	bf00      	nop
    }
}
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20001bb4 	.word	0x20001bb4
 80024cc:	20001ac4 	.word	0x20001ac4
 80024d0:	2000058a 	.word	0x2000058a
 80024d4:	20000234 	.word	0x20000234
 80024d8:	200000dc 	.word	0x200000dc
 80024dc:	200000dd 	.word	0x200000dd
 80024e0:	20000488 	.word	0x20000488

080024e4 <turn_off_left_stript>:

#include "light/led_stript/ARGB.h"

// -----------------------------------------------------------------------------------------------------
void turn_off_left_stript(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	ARGB_Clear_left(); 			// Clear stirp
 80024e8:	f7fe fdc8 	bl	800107c <ARGB_Clear_left>
	while (ARGB_Show_left() != ARGB_OK); // Update - Option 1
 80024ec:	bf00      	nop
 80024ee:	f7fe ffa5 	bl	800143c <ARGB_Show_left>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d1fa      	bne.n	80024ee <turn_off_left_stript+0xa>
}
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}

080024fe <turn_off_right_stript>:
// -----------------------------------------------------------------------------------------------------
void turn_off_right_stript(void)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	af00      	add	r7, sp, #0
	ARGB_Clear_right();
 8002502:	f7fe fdc7 	bl	8001094 <ARGB_Clear_right>
	while (ARGB_Show_right() != ARGB_OK); // Update - Option 1
 8002506:	bf00      	nop
 8002508:	f7ff f964 	bl	80017d4 <ARGB_Show_right>
 800250c:	4603      	mov	r3, r0
 800250e:	2b02      	cmp	r3, #2
 8002510:	d1fa      	bne.n	8002508 <turn_off_right_stript+0xa>
}
 8002512:	bf00      	nop
 8002514:	bf00      	nop
 8002516:	bd80      	pop	{r7, pc}

08002518 <turn_off_left_and_right_dtript>:
// -----------------------------------------------------------------------------------------------------
void turn_off_left_and_right_dtript(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	turn_off_left_stript();
 800251c:	f7ff ffe2 	bl	80024e4 <turn_off_left_stript>
	turn_off_right_stript();
 8002520:	f7ff ffed 	bl	80024fe <turn_off_right_stript>
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}

08002528 <turn_all_leds_from_centr>:
	}
	while (!ARGB_Show_right());  // Update
}
// -----------------------------------------------------------------------------------------------------
void turn_all_leds_from_centr(u8_t delay, u8_t r, u8_t g, u8_t b)
{
 8002528:	b590      	push	{r4, r7, lr}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	4604      	mov	r4, r0
 8002530:	4608      	mov	r0, r1
 8002532:	4611      	mov	r1, r2
 8002534:	461a      	mov	r2, r3
 8002536:	4623      	mov	r3, r4
 8002538:	71fb      	strb	r3, [r7, #7]
 800253a:	4603      	mov	r3, r0
 800253c:	71bb      	strb	r3, [r7, #6]
 800253e:	460b      	mov	r3, r1
 8002540:	717b      	strb	r3, [r7, #5]
 8002542:	4613      	mov	r3, r2
 8002544:	713b      	strb	r3, [r7, #4]
	uint8_t i =0;
 8002546:	2300      	movs	r3, #0
 8002548:	73fb      	strb	r3, [r7, #15]
	// turn_off_left_stript();

	for( i = 84; i >= 43; i--)
 800254a:	2354      	movs	r3, #84	; 0x54
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	e034      	b.n	80025ba <turn_all_leds_from_centr+0x92>
	{
		ARGB_SetRGB_left(i, r, g, b);			// High side
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	b298      	uxth	r0, r3
 8002554:	793b      	ldrb	r3, [r7, #4]
 8002556:	797a      	ldrb	r2, [r7, #5]
 8002558:	79b9      	ldrb	r1, [r7, #6]
 800255a:	f7fe fdb7 	bl	80010cc <ARGB_SetRGB_left>
		ARGB_SetRGB_right(i, r, g, b);
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	b298      	uxth	r0, r3
 8002562:	793b      	ldrb	r3, [r7, #4]
 8002564:	797a      	ldrb	r2, [r7, #5]
 8002566:	79b9      	ldrb	r1, [r7, #6]
 8002568:	f7fe fe2a 	bl	80011c0 <ARGB_SetRGB_right>

		ARGB_SetRGB_left((85 - i), r, g, b);
 800256c:	7bfb      	ldrb	r3, [r7, #15]
 800256e:	b29b      	uxth	r3, r3
 8002570:	f1c3 0355 	rsb	r3, r3, #85	; 0x55
 8002574:	b298      	uxth	r0, r3
 8002576:	793b      	ldrb	r3, [r7, #4]
 8002578:	797a      	ldrb	r2, [r7, #5]
 800257a:	79b9      	ldrb	r1, [r7, #6]
 800257c:	f7fe fda6 	bl	80010cc <ARGB_SetRGB_left>
		ARGB_SetRGB_right((85 - i), r, g, b);
 8002580:	7bfb      	ldrb	r3, [r7, #15]
 8002582:	b29b      	uxth	r3, r3
 8002584:	f1c3 0355 	rsb	r3, r3, #85	; 0x55
 8002588:	b298      	uxth	r0, r3
 800258a:	793b      	ldrb	r3, [r7, #4]
 800258c:	797a      	ldrb	r2, [r7, #5]
 800258e:	79b9      	ldrb	r1, [r7, #6]
 8002590:	f7fe fe16 	bl	80011c0 <ARGB_SetRGB_right>

		while (!ARGB_Show_left());  // Update
 8002594:	bf00      	nop
 8002596:	f7fe ff51 	bl	800143c <ARGB_Show_left>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0fa      	beq.n	8002596 <turn_all_leds_from_centr+0x6e>
		while (!ARGB_Show_right());  // Update
 80025a0:	bf00      	nop
 80025a2:	f7ff f917 	bl	80017d4 <ARGB_Show_right>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d0fa      	beq.n	80025a2 <turn_all_leds_from_centr+0x7a>
		HAL_Delay(delay);
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f002 f80c 	bl	80045cc <HAL_Delay>
	for( i = 84; i >= 43; i--)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b2a      	cmp	r3, #42	; 0x2a
 80025be:	d8c7      	bhi.n	8002550 <turn_all_leds_from_centr+0x28>
	}
}
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd90      	pop	{r4, r7, pc}

080025ca <set_left_one_rgbw_led>:
// -----------------------------------------------------------------------------------------------------
void set_left_one_rgbw_led(uint8_t position, u8_t r, u8_t g, u8_t b, u8_t w)
{
 80025ca:	b590      	push	{r4, r7, lr}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4604      	mov	r4, r0
 80025d2:	4608      	mov	r0, r1
 80025d4:	4611      	mov	r1, r2
 80025d6:	461a      	mov	r2, r3
 80025d8:	4623      	mov	r3, r4
 80025da:	71fb      	strb	r3, [r7, #7]
 80025dc:	4603      	mov	r3, r0
 80025de:	71bb      	strb	r3, [r7, #6]
 80025e0:	460b      	mov	r3, r1
 80025e2:	717b      	strb	r3, [r7, #5]
 80025e4:	4613      	mov	r3, r2
 80025e6:	713b      	strb	r3, [r7, #4]
	ARGB_SetRGB_left(position, r, g, b);
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	b298      	uxth	r0, r3
 80025ec:	793b      	ldrb	r3, [r7, #4]
 80025ee:	797a      	ldrb	r2, [r7, #5]
 80025f0:	79b9      	ldrb	r1, [r7, #6]
 80025f2:	f7fe fd6b 	bl	80010cc <ARGB_SetRGB_left>
	ARGB_SetWhite_left(position, w);
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	7e3a      	ldrb	r2, [r7, #24]
 80025fc:	4611      	mov	r1, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe fe58 	bl	80012b4 <ARGB_SetWhite_left>
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bd90      	pop	{r4, r7, pc}

0800260c <set_right_one_rgbw_led>:
// -----------------------------------------------------------------------------------------------------
void set_right_one_rgbw_led(uint8_t position, u8_t r, u8_t g, u8_t b, u8_t w)
{
 800260c:	b590      	push	{r4, r7, lr}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4604      	mov	r4, r0
 8002614:	4608      	mov	r0, r1
 8002616:	4611      	mov	r1, r2
 8002618:	461a      	mov	r2, r3
 800261a:	4623      	mov	r3, r4
 800261c:	71fb      	strb	r3, [r7, #7]
 800261e:	4603      	mov	r3, r0
 8002620:	71bb      	strb	r3, [r7, #6]
 8002622:	460b      	mov	r3, r1
 8002624:	717b      	strb	r3, [r7, #5]
 8002626:	4613      	mov	r3, r2
 8002628:	713b      	strb	r3, [r7, #4]
	ARGB_SetRGB_right(position, r, g, b);
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	b298      	uxth	r0, r3
 800262e:	793b      	ldrb	r3, [r7, #4]
 8002630:	797a      	ldrb	r2, [r7, #5]
 8002632:	79b9      	ldrb	r1, [r7, #6]
 8002634:	f7fe fdc4 	bl	80011c0 <ARGB_SetRGB_right>
	ARGB_SetWhite_right(position, w);
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	b29b      	uxth	r3, r3
 800263c:	7e3a      	ldrb	r2, [r7, #24]
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fe5b 	bl	80012fc <ARGB_SetWhite_right>
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	bd90      	pop	{r4, r7, pc}
	...

08002650 <start_and_init_25_hz>:
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
// ----------------------------------------------------------------------------
void start_and_init_25_hz(int msec)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	msec = msec*10;
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4613      	mov	r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4413      	add	r3, r2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&htim13, msec-1);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	1e5a      	subs	r2, r3, #1
 8002668:	4b07      	ldr	r3, [pc, #28]	; (8002688 <start_and_init_25_hz+0x38>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	62da      	str	r2, [r3, #44]	; 0x2c
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	3b01      	subs	r3, #1
 8002672:	461a      	mov	r2, r3
 8002674:	4b04      	ldr	r3, [pc, #16]	; (8002688 <start_and_init_25_hz+0x38>)
 8002676:	60da      	str	r2, [r3, #12]

	HAL_TIM_Base_Start_IT(&htim13);
 8002678:	4803      	ldr	r0, [pc, #12]	; (8002688 <start_and_init_25_hz+0x38>)
 800267a:	f005 fa97 	bl	8007bac <HAL_TIM_Base_Start_IT>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20001b0c 	.word	0x20001b0c

0800268c <stop_25_hz>:
// ----------------------------------------------------------------------------
void stop_25_hz(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim13);
 8002690:	4802      	ldr	r0, [pc, #8]	; (800269c <stop_25_hz+0x10>)
 8002692:	f005 fafb 	bl	8007c8c <HAL_TIM_Base_Stop_IT>
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20001b0c 	.word	0x20001b0c

080026a0 <read_framesfrom_bin_file>:
// ----------------------------------------------------------------------------
uint8_t read_framesfrom_bin_file(char* name)
{
 80026a0:	b5b0      	push	{r4, r5, r7, lr}
 80026a2:	b08a      	sub	sp, #40	; 0x28
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	6078      	str	r0, [r7, #4]
	uint16_t vTemp = 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	82fb      	strh	r3, [r7, #22]
	uint32_t vIndex = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	613b      	str	r3, [r7, #16]
	static uint32_t vFileSize = 0;
	uint32_t vBytesReadCounter;

	int size_buf_for_read = sizeof(frame_buffer);
 80026b0:	f240 33b5 	movw	r3, #949	; 0x3b5
 80026b4:	60fb      	str	r3, [r7, #12]

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80026b6:	2100      	movs	r1, #0
 80026b8:	4886      	ldr	r0, [pc, #536]	; (80028d4 <read_framesfrom_bin_file+0x234>)
 80026ba:	f005 fb65 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80026be:	2104      	movs	r1, #4
 80026c0:	4884      	ldr	r0, [pc, #528]	; (80028d4 <read_framesfrom_bin_file+0x234>)
 80026c2:	f005 fb61 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80026c6:	2108      	movs	r1, #8
 80026c8:	4882      	ldr	r0, [pc, #520]	; (80028d4 <read_framesfrom_bin_file+0x234>)
 80026ca:	f005 fb5d 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80026ce:	210c      	movs	r1, #12
 80026d0:	4880      	ldr	r0, [pc, #512]	; (80028d4 <read_framesfrom_bin_file+0x234>)
 80026d2:	f005 fb59 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80026d6:	2100      	movs	r1, #0
 80026d8:	487f      	ldr	r0, [pc, #508]	; (80028d8 <read_framesfrom_bin_file+0x238>)
 80026da:	f005 fb55 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80026de:	2104      	movs	r1, #4
 80026e0:	487d      	ldr	r0, [pc, #500]	; (80028d8 <read_framesfrom_bin_file+0x238>)
 80026e2:	f005 fb51 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80026e6:	2108      	movs	r1, #8
 80026e8:	487b      	ldr	r0, [pc, #492]	; (80028d8 <read_framesfrom_bin_file+0x238>)
 80026ea:	f005 fb4d 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80026ee:	210c      	movs	r1, #12
 80026f0:	4879      	ldr	r0, [pc, #484]	; (80028d8 <read_framesfrom_bin_file+0x238>)
 80026f2:	f005 fb49 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80026f6:	2104      	movs	r1, #4
 80026f8:	4878      	ldr	r0, [pc, #480]	; (80028dc <read_framesfrom_bin_file+0x23c>)
 80026fa:	f005 fb45 	bl	8007d88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80026fe:	2108      	movs	r1, #8
 8002700:	4876      	ldr	r0, [pc, #472]	; (80028dc <read_framesfrom_bin_file+0x23c>)
 8002702:	f005 fb41 	bl	8007d88 <HAL_TIM_PWM_Start>

	static bool open_file_flag = false;

	if(open_file_flag == false)		// if file wasn't opened before
 8002706:	4b76      	ldr	r3, [pc, #472]	; (80028e0 <read_framesfrom_bin_file+0x240>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	f083 0301 	eor.w	r3, r3, #1
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d027      	beq.n	8002764 <read_framesfrom_bin_file+0xc4>
	{
		if(f_mount(&SDFatFs, (TCHAR const*)USER_Path, 0))
 8002714:	2200      	movs	r2, #0
 8002716:	4973      	ldr	r1, [pc, #460]	; (80028e4 <read_framesfrom_bin_file+0x244>)
 8002718:	4873      	ldr	r0, [pc, #460]	; (80028e8 <read_framesfrom_bin_file+0x248>)
 800271a:	f00d f8cd 	bl	800f8b8 <f_mount>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <read_framesfrom_bin_file+0x8a>
		{
			SD_Error_Handler();
 8002724:	f001 fe3c 	bl	80043a0 <SD_Error_Handler>
 8002728:	e0cf      	b.n	80028ca <read_framesfrom_bin_file+0x22a>
	  	}
		else
		{
			if(f_open(&MyFile, name, FA_READ))
 800272a:	2201      	movs	r2, #1
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	486f      	ldr	r0, [pc, #444]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 8002730:	f00d f908 	bl	800f944 <f_open>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d002      	beq.n	8002740 <read_framesfrom_bin_file+0xa0>
			{
				SD_Error_Handler();
 800273a:	f001 fe31 	bl	80043a0 <SD_Error_Handler>
 800273e:	e0c4      	b.n	80028ca <read_framesfrom_bin_file+0x22a>
	  		}
			else
			{
				vFileSize = MyFile.obj.objsize;									// Get size of current file
 8002740:	4b6a      	ldr	r3, [pc, #424]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4a6a      	ldr	r2, [pc, #424]	; (80028f0 <read_framesfrom_bin_file+0x250>)
 8002746:	6013      	str	r3, [r2, #0]
				how_many_frames = vFileSize/frame_size;							// How many frames into current file
 8002748:	4b69      	ldr	r3, [pc, #420]	; (80028f0 <read_framesfrom_bin_file+0x250>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a69      	ldr	r2, [pc, #420]	; (80028f4 <read_framesfrom_bin_file+0x254>)
 800274e:	6812      	ldr	r2, [r2, #0]
 8002750:	fbb3 f3f2 	udiv	r3, r3, r2
 8002754:	461a      	mov	r2, r3
 8002756:	4b68      	ldr	r3, [pc, #416]	; (80028f8 <read_framesfrom_bin_file+0x258>)
 8002758:	601a      	str	r2, [r3, #0]

				open_file_flag = true;
 800275a:	4b61      	ldr	r3, [pc, #388]	; (80028e0 <read_framesfrom_bin_file+0x240>)
 800275c:	2201      	movs	r2, #1
 800275e:	701a      	strb	r2, [r3, #0]
				return 0;
 8002760:	2300      	movs	r3, #0
 8002762:	e0b2      	b.n	80028ca <read_framesfrom_bin_file+0x22a>
	}
	else
	{
		static int frame = 0;

		if(frame > how_many_frames)				// If all frames has been read
 8002764:	4b65      	ldr	r3, [pc, #404]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b63      	ldr	r3, [pc, #396]	; (80028f8 <read_framesfrom_bin_file+0x258>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	f340 809f 	ble.w	80028b0 <read_framesfrom_bin_file+0x210>
		{
			f_close(&MyFile);
 8002772:	485e      	ldr	r0, [pc, #376]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 8002774:	f00d fc8f 	bl	8010096 <f_close>
			open_file_flag = false;
 8002778:	4b59      	ldr	r3, [pc, #356]	; (80028e0 <read_framesfrom_bin_file+0x240>)
 800277a:	2200      	movs	r2, #0
 800277c:	701a      	strb	r2, [r3, #0]
			frame = 0;
 800277e:	4b5f      	ldr	r3, [pc, #380]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]

			return 1;
 8002784:	2301      	movs	r3, #1
 8002786:	e0a0      	b.n	80028ca <read_framesfrom_bin_file+0x22a>
		for(frame; ((frame <= how_many_frames) && (data_write_flag == true)); frame++)
		{
			//HAL_GPIO_TogglePin(GPIOE, TEST_OUTPUT_1_Pin);					// For measure

			// INTERRUPT DOESNT WORK !!!!!!!!!!!!!!!!!!!!!!!!!!!!<<<<<<<<<<<<<<<<<<<<<<<<
			if(interrupt_animation_flag == true)						// If was sent "STOP animation" command. 'z' key
 8002788:	4b5d      	ldr	r3, [pc, #372]	; (8002900 <read_framesfrom_bin_file+0x260>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00a      	beq.n	80027a6 <read_framesfrom_bin_file+0x106>
			{
				interrupt_animation_flag = false;
 8002790:	4b5b      	ldr	r3, [pc, #364]	; (8002900 <read_framesfrom_bin_file+0x260>)
 8002792:	2200      	movs	r2, #0
 8002794:	701a      	strb	r2, [r3, #0]
				stop_light_all_turn_off();
 8002796:	f7fe fb0b 	bl	8000db0 <stop_light_all_turn_off>
				turn_off_left_and_right_dtript();
 800279a:	f7ff febd 	bl	8002518 <turn_off_left_and_right_dtript>
				HAL_Delay(100);
 800279e:	2064      	movs	r0, #100	; 0x64
 80027a0:	f001 ff14 	bl	80045cc <HAL_Delay>

				break;
 80027a4:	e08f      	b.n	80028c6 <read_framesfrom_bin_file+0x226>
	  		}

			memset(frame_buffer, 0, sizeof(frame_buffer));							// must be 4 buffer
 80027a6:	f240 32b5 	movw	r2, #949	; 0x3b5
 80027aa:	2100      	movs	r1, #0
 80027ac:	4855      	ldr	r0, [pc, #340]	; (8002904 <read_framesfrom_bin_file+0x264>)
 80027ae:	f00e fd33 	bl	8011218 <memset>

			f_lseek(&MyFile, frame + ((frame_size - 1)*frame));						// shift on one frame
 80027b2:	4b50      	ldr	r3, [pc, #320]	; (80028f4 <read_framesfrom_bin_file+0x254>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	3b01      	subs	r3, #1
 80027b8:	4a50      	ldr	r2, [pc, #320]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	fb03 f202 	mul.w	r2, r3, r2
 80027c0:	4b4e      	ldr	r3, [pc, #312]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4413      	add	r3, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	4848      	ldr	r0, [pc, #288]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 80027ca:	f00d fc8e 	bl	80100ea <f_lseek>
			f_read(&MyFile, aBuffer, vTemp, (UINT *)&vBytesReadCounter);
 80027ce:	8afa      	ldrh	r2, [r7, #22]
 80027d0:	f107 0308 	add.w	r3, r7, #8
 80027d4:	494c      	ldr	r1, [pc, #304]	; (8002908 <read_framesfrom_bin_file+0x268>)
 80027d6:	4845      	ldr	r0, [pc, #276]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 80027d8:	f00d fa80 	bl	800fcdc <f_read>
			f_gets(frame_buffer, size_buf_for_read, &MyFile);     					// Read one fraime into buffer
 80027dc:	4a43      	ldr	r2, [pc, #268]	; (80028ec <read_framesfrom_bin_file+0x24c>)
 80027de:	68f9      	ldr	r1, [r7, #12]
 80027e0:	4848      	ldr	r0, [pc, #288]	; (8002904 <read_framesfrom_bin_file+0x264>)
 80027e2:	f00e f831 	bl	8010848 <f_gets>

			// SET Left RGBW LEDs
			uint16_t number_of_rgbw_leds = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	83fb      	strh	r3, [r7, #30]
			int k = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61bb      	str	r3, [r7, #24]
			for(k = end_left_led; k >= strat_left_led; k--)		// 84 LEDs
 80027ee:	4b47      	ldr	r3, [pc, #284]	; (800290c <read_framesfrom_bin_file+0x26c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	61bb      	str	r3, [r7, #24]
 80027f4:	e020      	b.n	8002838 <read_framesfrom_bin_file+0x198>
			{
				if(k%4 == 0)
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d118      	bne.n	8002832 <read_framesfrom_bin_file+0x192>
				{
					set_left_one_rgbw_led(number_of_rgbw_leds, frame_buffer[k], frame_buffer[k+1], frame_buffer[k+2], frame_buffer[k+3]);
 8002800:	8bfb      	ldrh	r3, [r7, #30]
 8002802:	b2d8      	uxtb	r0, r3
 8002804:	4a3f      	ldr	r2, [pc, #252]	; (8002904 <read_framesfrom_bin_file+0x264>)
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	4413      	add	r3, r2
 800280a:	7819      	ldrb	r1, [r3, #0]
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	3301      	adds	r3, #1
 8002810:	4a3c      	ldr	r2, [pc, #240]	; (8002904 <read_framesfrom_bin_file+0x264>)
 8002812:	5cd2      	ldrb	r2, [r2, r3]
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	3302      	adds	r3, #2
 8002818:	4c3a      	ldr	r4, [pc, #232]	; (8002904 <read_framesfrom_bin_file+0x264>)
 800281a:	5ce4      	ldrb	r4, [r4, r3]
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	3303      	adds	r3, #3
 8002820:	4d38      	ldr	r5, [pc, #224]	; (8002904 <read_framesfrom_bin_file+0x264>)
 8002822:	5ceb      	ldrb	r3, [r5, r3]
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	4623      	mov	r3, r4
 8002828:	f7ff fecf 	bl	80025ca <set_left_one_rgbw_led>
					number_of_rgbw_leds++;
 800282c:	8bfb      	ldrh	r3, [r7, #30]
 800282e:	3301      	adds	r3, #1
 8002830:	83fb      	strh	r3, [r7, #30]
			for(k = end_left_led; k >= strat_left_led; k--)		// 84 LEDs
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	3b01      	subs	r3, #1
 8002836:	61bb      	str	r3, [r7, #24]
 8002838:	4b35      	ldr	r3, [pc, #212]	; (8002910 <read_framesfrom_bin_file+0x270>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	429a      	cmp	r2, r3
 8002840:	dad9      	bge.n	80027f6 <read_framesfrom_bin_file+0x156>
	  			}
	  		}

			// SET Right RGBW LEDs
			number_of_rgbw_leds = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	83fb      	strh	r3, [r7, #30]
			for(k = end_ritht_led; k >= strat_right_led; k--)
 8002846:	4b33      	ldr	r3, [pc, #204]	; (8002914 <read_framesfrom_bin_file+0x274>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	61bb      	str	r3, [r7, #24]
 800284c:	e020      	b.n	8002890 <read_framesfrom_bin_file+0x1f0>
	  		{
	  			if(k%4 == 0)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	f003 0303 	and.w	r3, r3, #3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d118      	bne.n	800288a <read_framesfrom_bin_file+0x1ea>
	  			{
	  				set_right_one_rgbw_led(number_of_rgbw_leds, frame_buffer[k], frame_buffer[k+1], frame_buffer[k+2], frame_buffer[k+3]);
 8002858:	8bfb      	ldrh	r3, [r7, #30]
 800285a:	b2d8      	uxtb	r0, r3
 800285c:	4a29      	ldr	r2, [pc, #164]	; (8002904 <read_framesfrom_bin_file+0x264>)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	4413      	add	r3, r2
 8002862:	7819      	ldrb	r1, [r3, #0]
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	3301      	adds	r3, #1
 8002868:	4a26      	ldr	r2, [pc, #152]	; (8002904 <read_framesfrom_bin_file+0x264>)
 800286a:	5cd2      	ldrb	r2, [r2, r3]
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	3302      	adds	r3, #2
 8002870:	4c24      	ldr	r4, [pc, #144]	; (8002904 <read_framesfrom_bin_file+0x264>)
 8002872:	5ce4      	ldrb	r4, [r4, r3]
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	3303      	adds	r3, #3
 8002878:	4d22      	ldr	r5, [pc, #136]	; (8002904 <read_framesfrom_bin_file+0x264>)
 800287a:	5ceb      	ldrb	r3, [r5, r3]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	4623      	mov	r3, r4
 8002880:	f7ff fec4 	bl	800260c <set_right_one_rgbw_led>
	  				number_of_rgbw_leds++;
 8002884:	8bfb      	ldrh	r3, [r7, #30]
 8002886:	3301      	adds	r3, #1
 8002888:	83fb      	strh	r3, [r7, #30]
			for(k = end_ritht_led; k >= strat_right_led; k--)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	3b01      	subs	r3, #1
 800288e:	61bb      	str	r3, [r7, #24]
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <read_framesfrom_bin_file+0x278>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	429a      	cmp	r2, r3
 8002898:	dad9      	bge.n	800284e <read_framesfrom_bin_file+0x1ae>
	  			}
	  		}

			// Setting flags that data was loaded and ready to be show
			data_write_flag = false;
 800289a:	4b20      	ldr	r3, [pc, #128]	; (800291c <read_framesfrom_bin_file+0x27c>)
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
			data_ready_flag = 1;
 80028a0:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <read_framesfrom_bin_file+0x280>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	701a      	strb	r2, [r3, #0]
		for(frame; ((frame <= how_many_frames) && (data_write_flag == true)); frame++)
 80028a6:	4b15      	ldr	r3, [pc, #84]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	3301      	adds	r3, #1
 80028ac:	4a13      	ldr	r2, [pc, #76]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b12      	ldr	r3, [pc, #72]	; (80028fc <read_framesfrom_bin_file+0x25c>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <read_framesfrom_bin_file+0x258>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	dc04      	bgt.n	80028c6 <read_framesfrom_bin_file+0x226>
 80028bc:	4b17      	ldr	r3, [pc, #92]	; (800291c <read_framesfrom_bin_file+0x27c>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f47f af61 	bne.w	8002788 <read_framesfrom_bin_file+0xe8>
	  	}
	  	return 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	e7ff      	b.n	80028ca <read_framesfrom_bin_file+0x22a>
	}
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3720      	adds	r7, #32
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bdb0      	pop	{r4, r5, r7, pc}
 80028d2:	bf00      	nop
 80028d4:	200019ec 	.word	0x200019ec
 80028d8:	20001a34 	.word	0x20001a34
 80028dc:	20001a7c 	.word	0x20001a7c
 80028e0:	20001c58 	.word	0x20001c58
 80028e4:	20001c74 	.word	0x20001c74
 80028e8:	20000590 	.word	0x20000590
 80028ec:	20001c7c 	.word	0x20001c7c
 80028f0:	20001c5c 	.word	0x20001c5c
 80028f4:	20000008 	.word	0x20000008
 80028f8:	20003038 	.word	0x20003038
 80028fc:	20001c60 	.word	0x20001c60
 8002900:	200015ca 	.word	0x200015ca
 8002904:	200015dc 	.word	0x200015dc
 8002908:	20002e38 	.word	0x20002e38
 800290c:	20000014 	.word	0x20000014
 8002910:	20000010 	.word	0x20000010
 8002914:	2000001c 	.word	0x2000001c
 8002918:	20000018 	.word	0x20000018
 800291c:	20000001 	.word	0x20000001
 8002920:	200015d8 	.word	0x200015d8

08002924 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002924:	b5b0      	push	{r4, r5, r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800292a:	f001 fddd 	bl	80044e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800292e:	f000 f919 	bl	8002b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002932:	f000 fc6d 	bl	8003210 <MX_GPIO_Init>
  MX_DMA_Init();
 8002936:	f000 fc43 	bl	80031c0 <MX_DMA_Init>
  MX_USB_HOST_Init();
 800293a:	f00e f92b 	bl	8010b94 <MX_USB_HOST_Init>
  MX_USART3_UART_Init();
 800293e:	f000 fc15 	bl	800316c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8002942:	f000 f979 	bl	8002c38 <MX_SPI1_Init>
  MX_FATFS_Init();
 8002946:	f008 faf7 	bl	800af38 <MX_FATFS_Init>
  MX_TIM2_Init();
 800294a:	f000 f9ab 	bl	8002ca4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800294e:	f000 fa3f 	bl	8002dd0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002952:	f000 fad5 	bl	8002f00 <MX_TIM4_Init>
  MX_TIM8_Init();
 8002956:	f000 fb55 	bl	8003004 <MX_TIM8_Init>
  MX_TIM13_Init();
 800295a:	f000 fbe3 	bl	8003124 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(100);
 800295e:	2064      	movs	r0, #100	; 0x64
 8002960:	f001 fe34 	bl	80045cc <HAL_Delay>

  // RGBW LEDs //////////////////////////////////////////////////////////////////
  ARGB_SetBrightness(255); 					 	// Set global brightness to 100%
 8002964:	20ff      	movs	r0, #255	; 0xff
 8002966:	f7fe fba1 	bl	80010ac <ARGB_SetBrightness>
  ARGB_Init();  								// Initialization
 800296a:	f7fe fb05 	bl	8000f78 <ARGB_Init>
  turn_off_left_and_right_dtript();
 800296e:	f7ff fdd3 	bl	8002518 <turn_off_left_and_right_dtript>
  //////////////////////////////////////////////////////////////////////////

  // SD Card //////////////////////////////////////////////////////////////
  char msg_buf[30] = {0};
 8002972:	2300      	movs	r3, #0
 8002974:	603b      	str	r3, [r7, #0]
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
 8002984:	615a      	str	r2, [r3, #20]
 8002986:	831a      	strh	r2, [r3, #24]
  if(disk_initialize(SDFatFs. drv) != 0)
 8002988:	4b66      	ldr	r3, [pc, #408]	; (8002b24 <main+0x200>)
 800298a:	785b      	ldrb	r3, [r3, #1]
 800298c:	4618      	mov	r0, r3
 800298e:	f00a fbeb 	bl	800d168 <disk_initialize>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d023      	beq.n	80029e0 <main+0xbc>
  {
	  while(1)
	  {
		  strcat(msg_buf, "\n\r-> ERROR: NO SD CARD! \n\r");
 8002998:	463b      	mov	r3, r7
 800299a:	4618      	mov	r0, r3
 800299c:	f7fd fc18 	bl	80001d0 <strlen>
 80029a0:	4603      	mov	r3, r0
 80029a2:	461a      	mov	r2, r3
 80029a4:	463b      	mov	r3, r7
 80029a6:	4413      	add	r3, r2
 80029a8:	4a5f      	ldr	r2, [pc, #380]	; (8002b28 <main+0x204>)
 80029aa:	461d      	mov	r5, r3
 80029ac:	4614      	mov	r4, r2
 80029ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029b0:	6028      	str	r0, [r5, #0]
 80029b2:	6069      	str	r1, [r5, #4]
 80029b4:	60aa      	str	r2, [r5, #8]
 80029b6:	60eb      	str	r3, [r5, #12]
 80029b8:	cc03      	ldmia	r4!, {r0, r1}
 80029ba:	6128      	str	r0, [r5, #16]
 80029bc:	6169      	str	r1, [r5, #20]
 80029be:	8823      	ldrh	r3, [r4, #0]
 80029c0:	78a2      	ldrb	r2, [r4, #2]
 80029c2:	832b      	strh	r3, [r5, #24]
 80029c4:	4613      	mov	r3, r2
 80029c6:	76ab      	strb	r3, [r5, #26]
		  HAL_UART_Transmit_IT(&huart3, msg_buf, sizeof(msg_buf));
 80029c8:	463b      	mov	r3, r7
 80029ca:	221e      	movs	r2, #30
 80029cc:	4619      	mov	r1, r3
 80029ce:	4857      	ldr	r0, [pc, #348]	; (8002b2c <main+0x208>)
 80029d0:	f006 faef 	bl	8008fb2 <HAL_UART_Transmit_IT>
		  HAL_Delay(100);
 80029d4:	2064      	movs	r0, #100	; 0x64
 80029d6:	f001 fdf9 	bl	80045cc <HAL_Delay>

		  all_leds_animantion_error_state();
 80029da:	f000 fdeb 	bl	80035b4 <all_leds_animantion_error_state>
		  strcat(msg_buf, "\n\r-> ERROR: NO SD CARD! \n\r");
 80029de:	e7db      	b.n	8002998 <main+0x74>
	  }
  }
  else
  {
	  SD_SPI_GetFileInfo();
 80029e0:	f001 fbee 	bl	80041c0 <SD_SPI_GetFileInfo>
	  FATFS_UnLinkDriver(USER_Path);
 80029e4:	4852      	ldr	r0, [pc, #328]	; (8002b30 <main+0x20c>)
 80029e6:	f00e f801 	bl	80109ec <FATFS_UnLinkDriver>

	  all_leds_animantion_ok_state();
 80029ea:	f000 fdcb 	bl	8003584 <all_leds_animantion_ok_state>
  }
  //////////////////////////////////////////////////////////////////////////

  // UART //////////////////////////////////////////////////////////////////
  HAL_UART_Receive_IT(&huart3, &uart_RX_data, sizeof(uart_RX_data));		// Turn on receive on byte from UART in interrupt mode
 80029ee:	2201      	movs	r2, #1
 80029f0:	4950      	ldr	r1, [pc, #320]	; (8002b34 <main+0x210>)
 80029f2:	484e      	ldr	r0, [pc, #312]	; (8002b2c <main+0x208>)
 80029f4:	f006 fb22 	bl	800903c <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  if(flag_received_command == true)
 80029f8:	4b4f      	ldr	r3, [pc, #316]	; (8002b38 <main+0x214>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d07e      	beq.n	8002afe <main+0x1da>
	  {
		  static char buf_str[10] = {0};
		  static bool flag_firt_command = true;

		  if(flag_firt_command == true)												// Read file first time
 8002a00:	4b4e      	ldr	r3, [pc, #312]	; (8002b3c <main+0x218>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01b      	beq.n	8002a40 <main+0x11c>
		  {
			  memset(buf_str, 0, sizeof(buf_str));
 8002a08:	220a      	movs	r2, #10
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	484c      	ldr	r0, [pc, #304]	; (8002b40 <main+0x21c>)
 8002a0e:	f00e fc03 	bl	8011218 <memset>
			  strcat(buf_str, rx_buf_command);
 8002a12:	494c      	ldr	r1, [pc, #304]	; (8002b44 <main+0x220>)
 8002a14:	484a      	ldr	r0, [pc, #296]	; (8002b40 <main+0x21c>)
 8002a16:	f00e fd17 	bl	8011448 <strcat>
			  strcat(buf_str, ".bin");
 8002a1a:	4849      	ldr	r0, [pc, #292]	; (8002b40 <main+0x21c>)
 8002a1c:	f7fd fbd8 	bl	80001d0 <strlen>
 8002a20:	4603      	mov	r3, r0
 8002a22:	461a      	mov	r2, r3
 8002a24:	4b46      	ldr	r3, [pc, #280]	; (8002b40 <main+0x21c>)
 8002a26:	4413      	add	r3, r2
 8002a28:	4a47      	ldr	r2, [pc, #284]	; (8002b48 <main+0x224>)
 8002a2a:	6810      	ldr	r0, [r2, #0]
 8002a2c:	6018      	str	r0, [r3, #0]
 8002a2e:	7912      	ldrb	r2, [r2, #4]
 8002a30:	711a      	strb	r2, [r3, #4]

			  start_and_init_25_hz(40);												// turn on 25 Hz interrupt
 8002a32:	2028      	movs	r0, #40	; 0x28
 8002a34:	f7ff fe0c 	bl	8002650 <start_and_init_25_hz>

			  flag_firt_command = false;
 8002a38:	4b40      	ldr	r3, [pc, #256]	; (8002b3c <main+0x218>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
 8002a3e:	e05e      	b.n	8002afe <main+0x1da>
		  }
		  else
		  {
			  static bool print_flag = true;

			  if(read_framesfrom_bin_file(buf_str) == 0)							// Read file
 8002a40:	483f      	ldr	r0, [pc, #252]	; (8002b40 <main+0x21c>)
 8002a42:	f7ff fe2d 	bl	80026a0 <read_framesfrom_bin_file>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d12a      	bne.n	8002aa2 <main+0x17e>
			  {
				  if(print_flag == true)											// If file was opened first time
 8002a4c:	4b3f      	ldr	r3, [pc, #252]	; (8002b4c <main+0x228>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d054      	beq.n	8002afe <main+0x1da>
				  {
					  memset(msg_buf, 0, sizeof(msg_buf));
 8002a54:	463b      	mov	r3, r7
 8002a56:	221e      	movs	r2, #30
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f00e fbdc 	bl	8011218 <memset>
					  strcat(msg_buf, rx_buf_command);
 8002a60:	463b      	mov	r3, r7
 8002a62:	4938      	ldr	r1, [pc, #224]	; (8002b44 <main+0x220>)
 8002a64:	4618      	mov	r0, r3
 8002a66:	f00e fcef 	bl	8011448 <strcat>
					  strcat(msg_buf, ": working...  \n\r");
 8002a6a:	463b      	mov	r3, r7
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fd fbaf 	bl	80001d0 <strlen>
 8002a72:	4603      	mov	r3, r0
 8002a74:	461a      	mov	r2, r3
 8002a76:	463b      	mov	r3, r7
 8002a78:	4413      	add	r3, r2
 8002a7a:	4a35      	ldr	r2, [pc, #212]	; (8002b50 <main+0x22c>)
 8002a7c:	461d      	mov	r5, r3
 8002a7e:	4614      	mov	r4, r2
 8002a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a82:	6028      	str	r0, [r5, #0]
 8002a84:	6069      	str	r1, [r5, #4]
 8002a86:	60aa      	str	r2, [r5, #8]
 8002a88:	60eb      	str	r3, [r5, #12]
 8002a8a:	7823      	ldrb	r3, [r4, #0]
 8002a8c:	742b      	strb	r3, [r5, #16]
					  HAL_UART_Transmit_IT(&huart3, msg_buf, sizeof(msg_buf));
 8002a8e:	463b      	mov	r3, r7
 8002a90:	221e      	movs	r2, #30
 8002a92:	4619      	mov	r1, r3
 8002a94:	4825      	ldr	r0, [pc, #148]	; (8002b2c <main+0x208>)
 8002a96:	f006 fa8c 	bl	8008fb2 <HAL_UART_Transmit_IT>

					  print_flag = false;
 8002a9a:	4b2c      	ldr	r3, [pc, #176]	; (8002b4c <main+0x228>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
 8002aa0:	e02d      	b.n	8002afe <main+0x1da>
				  }
			  }
			  else																	// Print "DONE" if all file was read
			  {
				  memset(rx_buf_command, 0, sizeof(rx_buf_command));
 8002aa2:	220a      	movs	r2, #10
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4827      	ldr	r0, [pc, #156]	; (8002b44 <main+0x220>)
 8002aa8:	f00e fbb6 	bl	8011218 <memset>
				  memset(msg_buf, 0, sizeof(msg_buf));
 8002aac:	463b      	mov	r3, r7
 8002aae:	221e      	movs	r2, #30
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f00e fbb0 	bl	8011218 <memset>
				  strcat(msg_buf, "\n\r DONE \n\r");
 8002ab8:	463b      	mov	r3, r7
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fb88 	bl	80001d0 <strlen>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	463b      	mov	r3, r7
 8002ac6:	4413      	add	r3, r2
 8002ac8:	4922      	ldr	r1, [pc, #136]	; (8002b54 <main+0x230>)
 8002aca:	461a      	mov	r2, r3
 8002acc:	460b      	mov	r3, r1
 8002ace:	cb03      	ldmia	r3!, {r0, r1}
 8002ad0:	6010      	str	r0, [r2, #0]
 8002ad2:	6051      	str	r1, [r2, #4]
 8002ad4:	8819      	ldrh	r1, [r3, #0]
 8002ad6:	789b      	ldrb	r3, [r3, #2]
 8002ad8:	8111      	strh	r1, [r2, #8]
 8002ada:	7293      	strb	r3, [r2, #10]
				  HAL_UART_Transmit_IT(&huart3, msg_buf, sizeof(msg_buf));
 8002adc:	463b      	mov	r3, r7
 8002ade:	221e      	movs	r2, #30
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4812      	ldr	r0, [pc, #72]	; (8002b2c <main+0x208>)
 8002ae4:	f006 fa65 	bl	8008fb2 <HAL_UART_Transmit_IT>

				  stop_25_hz();
 8002ae8:	f7ff fdd0 	bl	800268c <stop_25_hz>

				  flag_received_command = false;									// Out (set flag that file was read)
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <main+0x214>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	701a      	strb	r2, [r3, #0]
				  flag_firt_command = true;
 8002af2:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <main+0x218>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
				  print_flag = true;
 8002af8:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <main+0x228>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]
		 //      					// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
		 //   ,  , 					// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
		 //              	// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	  }

	  if((interrupt_flag == 1) && (data_ready_flag == 1))
 8002afe:	4b16      	ldr	r3, [pc, #88]	; (8002b58 <main+0x234>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10b      	bne.n	8002b1e <main+0x1fa>
 8002b06:	4b15      	ldr	r3, [pc, #84]	; (8002b5c <main+0x238>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <main+0x1fa>
	  {
		  update_all_leds();
 8002b0e:	f001 fc53 	bl	80043b8 <update_all_leds>

		  data_ready_flag = 0;					// Data was showed
 8002b12:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <main+0x238>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
		  data_write_flag = true;					// alowe read next frame
 8002b18:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <main+0x23c>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
	  }


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8002b1e:	f00e f85f 	bl	8010be0 <MX_USB_HOST_Process>
	  if(flag_received_command == true)
 8002b22:	e769      	b.n	80029f8 <main+0xd4>
 8002b24:	20000590 	.word	0x20000590
 8002b28:	08011b3c 	.word	0x08011b3c
 8002b2c:	20001c14 	.word	0x20001c14
 8002b30:	20001c74 	.word	0x20001c74
 8002b34:	200015c8 	.word	0x200015c8
 8002b38:	200015c9 	.word	0x200015c9
 8002b3c:	20000002 	.word	0x20000002
 8002b40:	20001c64 	.word	0x20001c64
 8002b44:	200015cc 	.word	0x200015cc
 8002b48:	08011b58 	.word	0x08011b58
 8002b4c:	20000003 	.word	0x20000003
 8002b50:	08011b60 	.word	0x08011b60
 8002b54:	08011b74 	.word	0x08011b74
 8002b58:	200015d7 	.word	0x200015d7
 8002b5c:	200015d8 	.word	0x200015d8
 8002b60:	20000001 	.word	0x20000001

08002b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b094      	sub	sp, #80	; 0x50
 8002b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b6a:	f107 0320 	add.w	r3, r7, #32
 8002b6e:	2230      	movs	r2, #48	; 0x30
 8002b70:	2100      	movs	r1, #0
 8002b72:	4618      	mov	r0, r3
 8002b74:	f00e fb50 	bl	8011218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b78:	f107 030c 	add.w	r3, r7, #12
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
 8002b86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	4b28      	ldr	r3, [pc, #160]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	4a27      	ldr	r2, [pc, #156]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b96:	6413      	str	r3, [r2, #64]	; 0x40
 8002b98:	4b25      	ldr	r3, [pc, #148]	; (8002c30 <SystemClock_Config+0xcc>)
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <SystemClock_Config+0xd0>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a21      	ldr	r2, [pc, #132]	; (8002c34 <SystemClock_Config+0xd0>)
 8002bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <SystemClock_Config+0xd0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002bd4:	2308      	movs	r3, #8
 8002bd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002bd8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002bdc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bde:	2302      	movs	r3, #2
 8002be0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002be2:	2307      	movs	r3, #7
 8002be4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002be6:	f107 0320 	add.w	r3, r7, #32
 8002bea:	4618      	mov	r0, r3
 8002bec:	f004 f800 	bl	8006bf0 <HAL_RCC_OscConfig>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002bf6:	f000 fd16 	bl	8003626 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bfa:	230f      	movs	r3, #15
 8002bfc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c02:	2300      	movs	r3, #0
 8002c04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c06:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002c0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c12:	f107 030c 	add.w	r3, r7, #12
 8002c16:	2105      	movs	r1, #5
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f004 fa61 	bl	80070e0 <HAL_RCC_ClockConfig>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002c24:	f000 fcff 	bl	8003626 <Error_Handler>
  }
}
 8002c28:	bf00      	nop
 8002c2a:	3750      	adds	r7, #80	; 0x50
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40023800 	.word	0x40023800
 8002c34:	40007000 	.word	0x40007000

08002c38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c3c:	4b17      	ldr	r3, [pc, #92]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c3e:	4a18      	ldr	r2, [pc, #96]	; (8002ca0 <MX_SPI1_Init+0x68>)
 8002c40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c4a:	4b14      	ldr	r3, [pc, #80]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c56:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c62:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c6c:	2218      	movs	r2, #24
 8002c6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c70:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c7c:	4b07      	ldr	r3, [pc, #28]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c84:	220a      	movs	r2, #10
 8002c86:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c88:	4804      	ldr	r0, [pc, #16]	; (8002c9c <MX_SPI1_Init+0x64>)
 8002c8a:	f004 fc49 	bl	8007520 <HAL_SPI_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c94:	f000 fcc7 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20001994 	.word	0x20001994
 8002ca0:	40013000 	.word	0x40013000

08002ca4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08e      	sub	sp, #56	; 0x38
 8002ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002caa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	605a      	str	r2, [r3, #4]
 8002cb4:	609a      	str	r2, [r3, #8]
 8002cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb8:	f107 0320 	add.w	r3, r7, #32
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cc2:	1d3b      	adds	r3, r7, #4
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
 8002cd0:	615a      	str	r2, [r3, #20]
 8002cd2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cd4:	4b3d      	ldr	r3, [pc, #244]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2100-1;
 8002cdc:	4b3b      	ldr	r3, [pc, #236]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cde:	f640 0233 	movw	r2, #2099	; 0x833
 8002ce2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce4:	4b39      	ldr	r3, [pc, #228]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250-1;
 8002cea:	4b38      	ldr	r3, [pc, #224]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cec:	22f9      	movs	r2, #249	; 0xf9
 8002cee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cf0:	4b36      	ldr	r3, [pc, #216]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cf6:	4b35      	ldr	r3, [pc, #212]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cfc:	4833      	ldr	r0, [pc, #204]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002cfe:	f004 ff05 	bl	8007b0c <HAL_TIM_Base_Init>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002d08:	f000 fc8d 	bl	8003626 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d10:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d16:	4619      	mov	r1, r3
 8002d18:	482c      	ldr	r0, [pc, #176]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d1a:	f005 fb37 	bl	800838c <HAL_TIM_ConfigClockSource>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002d24:	f000 fc7f 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d28:	4828      	ldr	r0, [pc, #160]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d2a:	f004 ffde 	bl	8007cea <HAL_TIM_PWM_Init>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002d34:	f000 fc77 	bl	8003626 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d40:	f107 0320 	add.w	r3, r7, #32
 8002d44:	4619      	mov	r1, r3
 8002d46:	4821      	ldr	r0, [pc, #132]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d48:	f005 ff72 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002d52:	f000 fc68 	bl	8003626 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d56:	2360      	movs	r3, #96	; 0x60
 8002d58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d66:	1d3b      	adds	r3, r7, #4
 8002d68:	2200      	movs	r2, #0
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4817      	ldr	r0, [pc, #92]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d6e:	f005 fa4b 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002d78:	f000 fc55 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d7c:	1d3b      	adds	r3, r7, #4
 8002d7e:	2204      	movs	r2, #4
 8002d80:	4619      	mov	r1, r3
 8002d82:	4812      	ldr	r0, [pc, #72]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d84:	f005 fa40 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002d8e:	f000 fc4a 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	2208      	movs	r2, #8
 8002d96:	4619      	mov	r1, r3
 8002d98:	480c      	ldr	r0, [pc, #48]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002d9a:	f005 fa35 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8002da4:	f000 fc3f 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002da8:	1d3b      	adds	r3, r7, #4
 8002daa:	220c      	movs	r2, #12
 8002dac:	4619      	mov	r1, r3
 8002dae:	4807      	ldr	r0, [pc, #28]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002db0:	f005 fa2a 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8002dba:	f000 fc34 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002dbe:	4803      	ldr	r0, [pc, #12]	; (8002dcc <MX_TIM2_Init+0x128>)
 8002dc0:	f000 fdbe 	bl	8003940 <HAL_TIM_MspPostInit>

}
 8002dc4:	bf00      	nop
 8002dc6:	3738      	adds	r7, #56	; 0x38
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	200019ec 	.word	0x200019ec

08002dd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08e      	sub	sp, #56	; 0x38
 8002dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dd6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	605a      	str	r2, [r3, #4]
 8002de0:	609a      	str	r2, [r3, #8]
 8002de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002de4:	f107 0320 	add.w	r3, r7, #32
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
 8002dfa:	611a      	str	r2, [r3, #16]
 8002dfc:	615a      	str	r2, [r3, #20]
 8002dfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e00:	4b3d      	ldr	r3, [pc, #244]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e02:	4a3e      	ldr	r2, [pc, #248]	; (8002efc <MX_TIM3_Init+0x12c>)
 8002e04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2100-1;
 8002e06:	4b3c      	ldr	r3, [pc, #240]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e08:	f640 0233 	movw	r2, #2099	; 0x833
 8002e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e0e:	4b3a      	ldr	r3, [pc, #232]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 250-1;
 8002e14:	4b38      	ldr	r3, [pc, #224]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e16:	22f9      	movs	r2, #249	; 0xf9
 8002e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e1a:	4b37      	ldr	r3, [pc, #220]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e20:	4b35      	ldr	r3, [pc, #212]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e26:	4834      	ldr	r0, [pc, #208]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e28:	f004 fe70 	bl	8007b0c <HAL_TIM_Base_Init>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002e32:	f000 fbf8 	bl	8003626 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e40:	4619      	mov	r1, r3
 8002e42:	482d      	ldr	r0, [pc, #180]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e44:	f005 faa2 	bl	800838c <HAL_TIM_ConfigClockSource>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002e4e:	f000 fbea 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e52:	4829      	ldr	r0, [pc, #164]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e54:	f004 ff49 	bl	8007cea <HAL_TIM_PWM_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002e5e:	f000 fbe2 	bl	8003626 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e66:	2300      	movs	r3, #0
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e6a:	f107 0320 	add.w	r3, r7, #32
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4821      	ldr	r0, [pc, #132]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e72:	f005 fedd 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002e7c:	f000 fbd3 	bl	8003626 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e80:	2360      	movs	r3, #96	; 0x60
 8002e82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e90:	1d3b      	adds	r3, r7, #4
 8002e92:	2200      	movs	r2, #0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4818      	ldr	r0, [pc, #96]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002e98:	f005 f9b6 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002ea2:	f000 fbc0 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002eae:	f005 f9ab 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002eb8:	f000 fbb5 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ebc:	1d3b      	adds	r3, r7, #4
 8002ebe:	2208      	movs	r2, #8
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	480d      	ldr	r0, [pc, #52]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002ec4:	f005 f9a0 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002ece:	f000 fbaa 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ed2:	1d3b      	adds	r3, r7, #4
 8002ed4:	220c      	movs	r2, #12
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4807      	ldr	r0, [pc, #28]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002eda:	f005 f995 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002ee4:	f000 fb9f 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ee8:	4803      	ldr	r0, [pc, #12]	; (8002ef8 <MX_TIM3_Init+0x128>)
 8002eea:	f000 fd29 	bl	8003940 <HAL_TIM_MspPostInit>

}
 8002eee:	bf00      	nop
 8002ef0:	3738      	adds	r7, #56	; 0x38
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20001a34 	.word	0x20001a34
 8002efc:	40000400 	.word	0x40000400

08002f00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08e      	sub	sp, #56	; 0x38
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	605a      	str	r2, [r3, #4]
 8002f10:	609a      	str	r2, [r3, #8]
 8002f12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f14:	f107 0320 	add.w	r3, r7, #32
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f1e:	1d3b      	adds	r3, r7, #4
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
 8002f2c:	615a      	str	r2, [r3, #20]
 8002f2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f30:	4b32      	ldr	r3, [pc, #200]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f32:	4a33      	ldr	r2, [pc, #204]	; (8003000 <MX_TIM4_Init+0x100>)
 8002f34:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2100-1;
 8002f36:	4b31      	ldr	r3, [pc, #196]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f38:	f640 0233 	movw	r2, #2099	; 0x833
 8002f3c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f3e:	4b2f      	ldr	r3, [pc, #188]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 250-1;
 8002f44:	4b2d      	ldr	r3, [pc, #180]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f46:	22f9      	movs	r2, #249	; 0xf9
 8002f48:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f4a:	4b2c      	ldr	r3, [pc, #176]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f50:	4b2a      	ldr	r3, [pc, #168]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002f56:	4829      	ldr	r0, [pc, #164]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f58:	f004 fdd8 	bl	8007b0c <HAL_TIM_Base_Init>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002f62:	f000 fb60 	bl	8003626 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002f6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f70:	4619      	mov	r1, r3
 8002f72:	4822      	ldr	r0, [pc, #136]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f74:	f005 fa0a 	bl	800838c <HAL_TIM_ConfigClockSource>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002f7e:	f000 fb52 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002f82:	481e      	ldr	r0, [pc, #120]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002f84:	f004 feb1 	bl	8007cea <HAL_TIM_PWM_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002f8e:	f000 fb4a 	bl	8003626 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f92:	2300      	movs	r3, #0
 8002f94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f9a:	f107 0320 	add.w	r3, r7, #32
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4816      	ldr	r0, [pc, #88]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002fa2:	f005 fe45 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002fac:	f000 fb3b 	bl	8003626 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fb0:	2360      	movs	r3, #96	; 0x60
 8002fb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002fc0:	1d3b      	adds	r3, r7, #4
 8002fc2:	2204      	movs	r2, #4
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	480d      	ldr	r0, [pc, #52]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002fc8:	f005 f91e 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002fd2:	f000 fb28 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	2208      	movs	r2, #8
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4807      	ldr	r0, [pc, #28]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002fde:	f005 f913 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002fe8:	f000 fb1d 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002fec:	4803      	ldr	r0, [pc, #12]	; (8002ffc <MX_TIM4_Init+0xfc>)
 8002fee:	f000 fca7 	bl	8003940 <HAL_TIM_MspPostInit>

}
 8002ff2:	bf00      	nop
 8002ff4:	3738      	adds	r7, #56	; 0x38
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20001a7c 	.word	0x20001a7c
 8003000:	40000800 	.word	0x40000800

08003004 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b092      	sub	sp, #72	; 0x48
 8003008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800300a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	605a      	str	r2, [r3, #4]
 800301e:	609a      	str	r2, [r3, #8]
 8003020:	60da      	str	r2, [r3, #12]
 8003022:	611a      	str	r2, [r3, #16]
 8003024:	615a      	str	r2, [r3, #20]
 8003026:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	2220      	movs	r2, #32
 800302c:	2100      	movs	r1, #0
 800302e:	4618      	mov	r0, r3
 8003030:	f00e f8f2 	bl	8011218 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003034:	4b39      	ldr	r3, [pc, #228]	; (800311c <MX_TIM8_Init+0x118>)
 8003036:	4a3a      	ldr	r2, [pc, #232]	; (8003120 <MX_TIM8_Init+0x11c>)
 8003038:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800303a:	4b38      	ldr	r3, [pc, #224]	; (800311c <MX_TIM8_Init+0x118>)
 800303c:	2200      	movs	r2, #0
 800303e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003040:	4b36      	ldr	r3, [pc, #216]	; (800311c <MX_TIM8_Init+0x118>)
 8003042:	2200      	movs	r2, #0
 8003044:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003046:	4b35      	ldr	r3, [pc, #212]	; (800311c <MX_TIM8_Init+0x118>)
 8003048:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800304c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800304e:	4b33      	ldr	r3, [pc, #204]	; (800311c <MX_TIM8_Init+0x118>)
 8003050:	2200      	movs	r2, #0
 8003052:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003054:	4b31      	ldr	r3, [pc, #196]	; (800311c <MX_TIM8_Init+0x118>)
 8003056:	2200      	movs	r2, #0
 8003058:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800305a:	4b30      	ldr	r3, [pc, #192]	; (800311c <MX_TIM8_Init+0x118>)
 800305c:	2200      	movs	r2, #0
 800305e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003060:	482e      	ldr	r0, [pc, #184]	; (800311c <MX_TIM8_Init+0x118>)
 8003062:	f004 fe42 	bl	8007cea <HAL_TIM_PWM_Init>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 800306c:	f000 fadb 	bl	8003626 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003070:	2300      	movs	r3, #0
 8003072:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003074:	2300      	movs	r3, #0
 8003076:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003078:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800307c:	4619      	mov	r1, r3
 800307e:	4827      	ldr	r0, [pc, #156]	; (800311c <MX_TIM8_Init+0x118>)
 8003080:	f005 fdd6 	bl	8008c30 <HAL_TIMEx_MasterConfigSynchronization>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800308a:	f000 facc 	bl	8003626 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800308e:	2360      	movs	r3, #96	; 0x60
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003092:	2300      	movs	r3, #0
 8003094:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003096:	2300      	movs	r3, #0
 8003098:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800309a:	2300      	movs	r3, #0
 800309c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800309e:	2300      	movs	r3, #0
 80030a0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030a2:	2300      	movs	r3, #0
 80030a4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030a6:	2300      	movs	r3, #0
 80030a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030ae:	2208      	movs	r2, #8
 80030b0:	4619      	mov	r1, r3
 80030b2:	481a      	ldr	r0, [pc, #104]	; (800311c <MX_TIM8_Init+0x118>)
 80030b4:	f005 f8a8 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 80030be:	f000 fab2 	bl	8003626 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80030c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c6:	220c      	movs	r2, #12
 80030c8:	4619      	mov	r1, r3
 80030ca:	4814      	ldr	r0, [pc, #80]	; (800311c <MX_TIM8_Init+0x118>)
 80030cc:	f005 f89c 	bl	8008208 <HAL_TIM_PWM_ConfigChannel>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80030d6:	f000 faa6 	bl	8003626 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030de:	2300      	movs	r3, #0
 80030e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030e6:	2300      	movs	r3, #0
 80030e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030f4:	2300      	movs	r3, #0
 80030f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80030f8:	1d3b      	adds	r3, r7, #4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4807      	ldr	r0, [pc, #28]	; (800311c <MX_TIM8_Init+0x118>)
 80030fe:	f005 fe13 	bl	8008d28 <HAL_TIMEx_ConfigBreakDeadTime>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8003108:	f000 fa8d 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800310c:	4803      	ldr	r0, [pc, #12]	; (800311c <MX_TIM8_Init+0x118>)
 800310e:	f000 fc17 	bl	8003940 <HAL_TIM_MspPostInit>

}
 8003112:	bf00      	nop
 8003114:	3748      	adds	r7, #72	; 0x48
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20001ac4 	.word	0x20001ac4
 8003120:	40010400 	.word	0x40010400

08003124 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003128:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <MX_TIM13_Init+0x40>)
 800312a:	4a0f      	ldr	r2, [pc, #60]	; (8003168 <MX_TIM13_Init+0x44>)
 800312c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 8400-1;
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <MX_TIM13_Init+0x40>)
 8003130:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003134:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003136:	4b0b      	ldr	r3, [pc, #44]	; (8003164 <MX_TIM13_Init+0x40>)
 8003138:	2200      	movs	r2, #0
 800313a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 50000;
 800313c:	4b09      	ldr	r3, [pc, #36]	; (8003164 <MX_TIM13_Init+0x40>)
 800313e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003142:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003144:	4b07      	ldr	r3, [pc, #28]	; (8003164 <MX_TIM13_Init+0x40>)
 8003146:	2200      	movs	r2, #0
 8003148:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800314a:	4b06      	ldr	r3, [pc, #24]	; (8003164 <MX_TIM13_Init+0x40>)
 800314c:	2200      	movs	r2, #0
 800314e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003150:	4804      	ldr	r0, [pc, #16]	; (8003164 <MX_TIM13_Init+0x40>)
 8003152:	f004 fcdb 	bl	8007b0c <HAL_TIM_Base_Init>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 800315c:	f000 fa63 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8003160:	bf00      	nop
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20001b0c 	.word	0x20001b0c
 8003168:	40001c00 	.word	0x40001c00

0800316c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003170:	4b11      	ldr	r3, [pc, #68]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003172:	4a12      	ldr	r2, [pc, #72]	; (80031bc <MX_USART3_UART_Init+0x50>)
 8003174:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003176:	4b10      	ldr	r3, [pc, #64]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003178:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800317c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800317e:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003184:	4b0c      	ldr	r3, [pc, #48]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003186:	2200      	movs	r2, #0
 8003188:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 800318c:	2200      	movs	r2, #0
 800318e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003190:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003192:	220c      	movs	r2, #12
 8003194:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003196:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 8003198:	2200      	movs	r2, #0
 800319a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800319c:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031a2:	4805      	ldr	r0, [pc, #20]	; (80031b8 <MX_USART3_UART_Init+0x4c>)
 80031a4:	f005 fe26 	bl	8008df4 <HAL_UART_Init>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80031ae:	f000 fa3a 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20001c14 	.word	0x20001c14
 80031bc:	40004800 	.word	0x40004800

080031c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	607b      	str	r3, [r7, #4]
 80031ca:	4b10      	ldr	r3, [pc, #64]	; (800320c <MX_DMA_Init+0x4c>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	4a0f      	ldr	r2, [pc, #60]	; (800320c <MX_DMA_Init+0x4c>)
 80031d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031d4:	6313      	str	r3, [r2, #48]	; 0x30
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <MX_DMA_Init+0x4c>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031de:	607b      	str	r3, [r7, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	203c      	movs	r0, #60	; 0x3c
 80031e8:	f001 faef 	bl	80047ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80031ec:	203c      	movs	r0, #60	; 0x3c
 80031ee:	f001 fb08 	bl	8004802 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	2046      	movs	r0, #70	; 0x46
 80031f8:	f001 fae7 	bl	80047ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80031fc:	2046      	movs	r0, #70	; 0x46
 80031fe:	f001 fb00 	bl	8004802 <HAL_NVIC_EnableIRQ>

}
 8003202:	bf00      	nop
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40023800 	.word	0x40023800

08003210 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08c      	sub	sp, #48	; 0x30
 8003214:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003216:	f107 031c 	add.w	r3, r7, #28
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	605a      	str	r2, [r3, #4]
 8003220:	609a      	str	r2, [r3, #8]
 8003222:	60da      	str	r2, [r3, #12]
 8003224:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003226:	2300      	movs	r3, #0
 8003228:	61bb      	str	r3, [r7, #24]
 800322a:	4ba3      	ldr	r3, [pc, #652]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	4aa2      	ldr	r2, [pc, #648]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003230:	f043 0310 	orr.w	r3, r3, #16
 8003234:	6313      	str	r3, [r2, #48]	; 0x30
 8003236:	4ba0      	ldr	r3, [pc, #640]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	61bb      	str	r3, [r7, #24]
 8003240:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	4b9c      	ldr	r3, [pc, #624]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	4a9b      	ldr	r2, [pc, #620]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 800324c:	f043 0304 	orr.w	r3, r3, #4
 8003250:	6313      	str	r3, [r2, #48]	; 0x30
 8003252:	4b99      	ldr	r3, [pc, #612]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	617b      	str	r3, [r7, #20]
 800325c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	613b      	str	r3, [r7, #16]
 8003262:	4b95      	ldr	r3, [pc, #596]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	4a94      	ldr	r2, [pc, #592]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800326c:	6313      	str	r3, [r2, #48]	; 0x30
 800326e:	4b92      	ldr	r3, [pc, #584]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003276:	613b      	str	r3, [r7, #16]
 8003278:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	4b8e      	ldr	r3, [pc, #568]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	4a8d      	ldr	r2, [pc, #564]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 8003284:	f043 0301 	orr.w	r3, r3, #1
 8003288:	6313      	str	r3, [r2, #48]	; 0x30
 800328a:	4b8b      	ldr	r3, [pc, #556]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	4b87      	ldr	r3, [pc, #540]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	4a86      	ldr	r2, [pc, #536]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 80032a0:	f043 0302 	orr.w	r3, r3, #2
 80032a4:	6313      	str	r3, [r2, #48]	; 0x30
 80032a6:	4b84      	ldr	r3, [pc, #528]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	60bb      	str	r3, [r7, #8]
 80032b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032b2:	2300      	movs	r3, #0
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	4b80      	ldr	r3, [pc, #512]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 80032b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ba:	4a7f      	ldr	r2, [pc, #508]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 80032bc:	f043 0308 	orr.w	r3, r3, #8
 80032c0:	6313      	str	r3, [r2, #48]	; 0x30
 80032c2:	4b7d      	ldr	r3, [pc, #500]	; (80034b8 <MX_GPIO_Init+0x2a8>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	607b      	str	r3, [r7, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TEST_OUTPUT_1_Pin|TEST_OUTPUT_2_Pin, GPIO_PIN_RESET);
 80032ce:	2200      	movs	r2, #0
 80032d0:	210c      	movs	r1, #12
 80032d2:	487a      	ldr	r0, [pc, #488]	; (80034bc <MX_GPIO_Init+0x2ac>)
 80032d4:	f002 f84e 	bl	8005374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80032d8:	2201      	movs	r2, #1
 80032da:	2101      	movs	r1, #1
 80032dc:	4878      	ldr	r0, [pc, #480]	; (80034c0 <MX_GPIO_Init+0x2b0>)
 80032de:	f002 f849 	bl	8005374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SD_GPIO_Port, CS_SD_Pin, GPIO_PIN_RESET);
 80032e2:	2200      	movs	r2, #0
 80032e4:	2108      	movs	r1, #8
 80032e6:	4877      	ldr	r0, [pc, #476]	; (80034c4 <MX_GPIO_Init+0x2b4>)
 80032e8:	f002 f844 	bl	8005374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TEST_OUT_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80032ec:	2200      	movs	r2, #0
 80032ee:	f64f 0110 	movw	r1, #63504	; 0xf810
 80032f2:	4875      	ldr	r0, [pc, #468]	; (80034c8 <MX_GPIO_Init+0x2b8>)
 80032f4:	f002 f83e 	bl	8005374 <HAL_GPIO_WritePin>
                          |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : TEST_OUTPUT_1_Pin */
  GPIO_InitStruct.Pin = TEST_OUTPUT_1_Pin;
 80032f8:	2304      	movs	r3, #4
 80032fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032fc:	2301      	movs	r3, #1
 80032fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003300:	2302      	movs	r3, #2
 8003302:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003304:	2303      	movs	r3, #3
 8003306:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TEST_OUTPUT_1_GPIO_Port, &GPIO_InitStruct);
 8003308:	f107 031c 	add.w	r3, r7, #28
 800330c:	4619      	mov	r1, r3
 800330e:	486b      	ldr	r0, [pc, #428]	; (80034bc <MX_GPIO_Init+0x2ac>)
 8003310:	f001 fe94 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_OUTPUT_2_Pin */
  GPIO_InitStruct.Pin = TEST_OUTPUT_2_Pin;
 8003314:	2308      	movs	r3, #8
 8003316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003318:	2301      	movs	r3, #1
 800331a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331c:	2300      	movs	r3, #0
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003320:	2300      	movs	r3, #0
 8003322:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TEST_OUTPUT_2_GPIO_Port, &GPIO_InitStruct);
 8003324:	f107 031c 	add.w	r3, r7, #28
 8003328:	4619      	mov	r1, r3
 800332a:	4864      	ldr	r0, [pc, #400]	; (80034bc <MX_GPIO_Init+0x2ac>)
 800332c:	f001 fe86 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8003330:	2301      	movs	r3, #1
 8003332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003334:	2301      	movs	r3, #1
 8003336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	2300      	movs	r3, #0
 800333e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003340:	f107 031c 	add.w	r3, r7, #28
 8003344:	4619      	mov	r1, r3
 8003346:	485e      	ldr	r0, [pc, #376]	; (80034c0 <MX_GPIO_Init+0x2b0>)
 8003348:	f001 fe78 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800334c:	2308      	movs	r3, #8
 800334e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003350:	2302      	movs	r3, #2
 8003352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003358:	2300      	movs	r3, #0
 800335a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800335c:	2305      	movs	r3, #5
 800335e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003360:	f107 031c 	add.w	r3, r7, #28
 8003364:	4619      	mov	r1, r3
 8003366:	4856      	ldr	r0, [pc, #344]	; (80034c0 <MX_GPIO_Init+0x2b0>)
 8003368:	f001 fe68 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800336c:	2301      	movs	r3, #1
 800336e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003370:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8003374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003376:	2300      	movs	r3, #0
 8003378:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800337a:	f107 031c 	add.w	r3, r7, #28
 800337e:	4619      	mov	r1, r3
 8003380:	4850      	ldr	r0, [pc, #320]	; (80034c4 <MX_GPIO_Init+0x2b4>)
 8003382:	f001 fe5b 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SD_Pin */
  GPIO_InitStruct.Pin = CS_SD_Pin;
 8003386:	2308      	movs	r3, #8
 8003388:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800338a:	2301      	movs	r3, #1
 800338c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338e:	2300      	movs	r3, #0
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003392:	2302      	movs	r3, #2
 8003394:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_SD_GPIO_Port, &GPIO_InitStruct);
 8003396:	f107 031c 	add.w	r3, r7, #28
 800339a:	4619      	mov	r1, r3
 800339c:	4849      	ldr	r0, [pc, #292]	; (80034c4 <MX_GPIO_Init+0x2b4>)
 800339e:	f001 fe4d 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80033a2:	2310      	movs	r3, #16
 80033a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a6:	2302      	movs	r3, #2
 80033a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ae:	2300      	movs	r3, #0
 80033b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033b2:	2306      	movs	r3, #6
 80033b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80033b6:	f107 031c 	add.w	r3, r7, #28
 80033ba:	4619      	mov	r1, r3
 80033bc:	4841      	ldr	r0, [pc, #260]	; (80034c4 <MX_GPIO_Init+0x2b4>)
 80033be:	f001 fe3d 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80033c2:	2304      	movs	r3, #4
 80033c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033c6:	2300      	movs	r3, #0
 80033c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ce:	f107 031c 	add.w	r3, r7, #28
 80033d2:	4619      	mov	r1, r3
 80033d4:	483d      	ldr	r0, [pc, #244]	; (80034cc <MX_GPIO_Init+0x2bc>)
 80033d6:	f001 fe31 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80033da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	2302      	movs	r3, #2
 80033e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e8:	2300      	movs	r3, #0
 80033ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033ec:	2305      	movs	r3, #5
 80033ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80033f0:	f107 031c 	add.w	r3, r7, #28
 80033f4:	4619      	mov	r1, r3
 80033f6:	4835      	ldr	r0, [pc, #212]	; (80034cc <MX_GPIO_Init+0x2bc>)
 80033f8:	f001 fe20 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_OUT_Pin */
  GPIO_InitStruct.Pin = TEST_OUT_Pin;
 80033fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003402:	2301      	movs	r3, #1
 8003404:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003406:	2301      	movs	r3, #1
 8003408:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340a:	2303      	movs	r3, #3
 800340c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TEST_OUT_GPIO_Port, &GPIO_InitStruct);
 800340e:	f107 031c 	add.w	r3, r7, #28
 8003412:	4619      	mov	r1, r3
 8003414:	482c      	ldr	r0, [pc, #176]	; (80034c8 <MX_GPIO_Init+0x2b8>)
 8003416:	f001 fe11 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800341a:	f24f 0310 	movw	r3, #61456	; 0xf010
 800341e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003420:	2301      	movs	r3, #1
 8003422:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003424:	2300      	movs	r3, #0
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003428:	2300      	movs	r3, #0
 800342a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800342c:	f107 031c 	add.w	r3, r7, #28
 8003430:	4619      	mov	r1, r3
 8003432:	4825      	ldr	r0, [pc, #148]	; (80034c8 <MX_GPIO_Init+0x2b8>)
 8003434:	f001 fe02 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003438:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800343c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343e:	2302      	movs	r3, #2
 8003440:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003442:	2300      	movs	r3, #0
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003446:	2300      	movs	r3, #0
 8003448:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800344a:	2306      	movs	r3, #6
 800344c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800344e:	f107 031c 	add.w	r3, r7, #28
 8003452:	4619      	mov	r1, r3
 8003454:	481a      	ldr	r0, [pc, #104]	; (80034c0 <MX_GPIO_Init+0x2b0>)
 8003456:	f001 fdf1 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800345a:	2320      	movs	r3, #32
 800345c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800345e:	2300      	movs	r3, #0
 8003460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003466:	f107 031c 	add.w	r3, r7, #28
 800346a:	4619      	mov	r1, r3
 800346c:	4816      	ldr	r0, [pc, #88]	; (80034c8 <MX_GPIO_Init+0x2b8>)
 800346e:	f001 fde5 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003472:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003478:	2312      	movs	r3, #18
 800347a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800347c:	2301      	movs	r3, #1
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003480:	2300      	movs	r3, #0
 8003482:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003484:	2304      	movs	r3, #4
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003488:	f107 031c 	add.w	r3, r7, #28
 800348c:	4619      	mov	r1, r3
 800348e:	480f      	ldr	r0, [pc, #60]	; (80034cc <MX_GPIO_Init+0x2bc>)
 8003490:	f001 fdd4 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8003494:	2302      	movs	r3, #2
 8003496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003498:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800349c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80034a2:	f107 031c 	add.w	r3, r7, #28
 80034a6:	4619      	mov	r1, r3
 80034a8:	4804      	ldr	r0, [pc, #16]	; (80034bc <MX_GPIO_Init+0x2ac>)
 80034aa:	f001 fdc7 	bl	800503c <HAL_GPIO_Init>

}
 80034ae:	bf00      	nop
 80034b0:	3730      	adds	r7, #48	; 0x30
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40021000 	.word	0x40021000
 80034c0:	40020800 	.word	0x40020800
 80034c4:	40020000 	.word	0x40020000
 80034c8:	40020c00 	.word	0x40020c00
 80034cc:	40020400 	.word	0x40020400

080034d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// ------------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
	if(htim == &htim13)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a07      	ldr	r2, [pc, #28]	; (80034f8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d106      	bne.n	80034ee <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		HAL_GPIO_TogglePin(GPIOE, TEST_OUTPUT_2_Pin);
 80034e0:	2108      	movs	r1, #8
 80034e2:	4806      	ldr	r0, [pc, #24]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80034e4:	f001 ff5f 	bl	80053a6 <HAL_GPIO_TogglePin>
		interrupt_flag = 1;
 80034e8:	4b05      	ldr	r3, [pc, #20]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	701a      	strb	r2, [r3, #0]
		//HAL_TIM_Base_Stop_IT(&htim13);
	}
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20001b0c 	.word	0x20001b0c
 80034fc:	40021000 	.word	0x40021000
 8003500:	200015d7 	.word	0x200015d7

08003504 <HAL_UART_RxCpltCallback>:
// ------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART3)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a15      	ldr	r2, [pc, #84]	; (8003568 <HAL_UART_RxCpltCallback+0x64>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d123      	bne.n	800355e <HAL_UART_RxCpltCallback+0x5a>
	{
		if(uart_RX_data != 13)
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <HAL_UART_RxCpltCallback+0x68>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	2b0d      	cmp	r3, #13
 800351c:	d00d      	beq.n	800353a <HAL_UART_RxCpltCallback+0x36>
		{
			rx_buf_command[count_chars] = uart_RX_data;
 800351e:	4b14      	ldr	r3, [pc, #80]	; (8003570 <HAL_UART_RxCpltCallback+0x6c>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	461a      	mov	r2, r3
 8003524:	4b11      	ldr	r3, [pc, #68]	; (800356c <HAL_UART_RxCpltCallback+0x68>)
 8003526:	7819      	ldrb	r1, [r3, #0]
 8003528:	4b12      	ldr	r3, [pc, #72]	; (8003574 <HAL_UART_RxCpltCallback+0x70>)
 800352a:	5499      	strb	r1, [r3, r2]
			count_chars++;
 800352c:	4b10      	ldr	r3, [pc, #64]	; (8003570 <HAL_UART_RxCpltCallback+0x6c>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	3301      	adds	r3, #1
 8003532:	b2da      	uxtb	r2, r3
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <HAL_UART_RxCpltCallback+0x6c>)
 8003536:	701a      	strb	r2, [r3, #0]
 8003538:	e005      	b.n	8003546 <HAL_UART_RxCpltCallback+0x42>
		}
		else
		{
			flag_received_command = true;
 800353a:	4b0f      	ldr	r3, [pc, #60]	; (8003578 <HAL_UART_RxCpltCallback+0x74>)
 800353c:	2201      	movs	r2, #1
 800353e:	701a      	strb	r2, [r3, #0]
			count_chars= 0;
 8003540:	4b0b      	ldr	r3, [pc, #44]	; (8003570 <HAL_UART_RxCpltCallback+0x6c>)
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
		}


		if(uart_RX_data == 'z')						// If was sent "STOP animation" command. 'z' key
 8003546:	4b09      	ldr	r3, [pc, #36]	; (800356c <HAL_UART_RxCpltCallback+0x68>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b7a      	cmp	r3, #122	; 0x7a
 800354c:	d102      	bne.n	8003554 <HAL_UART_RxCpltCallback+0x50>
		{
			interrupt_animation_flag = true;
 800354e:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_UART_RxCpltCallback+0x78>)
 8003550:	2201      	movs	r2, #1
 8003552:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &uart_RX_data, 1);
 8003554:	2201      	movs	r2, #1
 8003556:	4905      	ldr	r1, [pc, #20]	; (800356c <HAL_UART_RxCpltCallback+0x68>)
 8003558:	4809      	ldr	r0, [pc, #36]	; (8003580 <HAL_UART_RxCpltCallback+0x7c>)
 800355a:	f005 fd6f 	bl	800903c <HAL_UART_Receive_IT>
		//HAL_UART_Transmit_IT(&huart3, &uart_RX_data, 1);
	}
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40004800 	.word	0x40004800
 800356c:	200015c8 	.word	0x200015c8
 8003570:	200015d6 	.word	0x200015d6
 8003574:	200015cc 	.word	0x200015cc
 8003578:	200015c9 	.word	0x200015c9
 800357c:	200015ca 	.word	0x200015ca
 8003580:	20001c14 	.word	0x20001c14

08003584 <all_leds_animantion_ok_state>:
// ------------------------------------------------------------------------------------
void all_leds_animantion_ok_state(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
	turn_all_leds_from_centr(10, 0, 0, 150);
 8003588:	2396      	movs	r3, #150	; 0x96
 800358a:	2200      	movs	r2, #0
 800358c:	2100      	movs	r1, #0
 800358e:	200a      	movs	r0, #10
 8003590:	f7fe ffca 	bl	8002528 <turn_all_leds_from_centr>
	test_from_midle_to_corner();
 8003594:	f7fd fc14 	bl	8000dc0 <test_from_midle_to_corner>

	HAL_Delay(500);
 8003598:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800359c:	f001 f816 	bl	80045cc <HAL_Delay>

	turn_all_leds_from_centr(20, 0, 0, 0);
 80035a0:	2300      	movs	r3, #0
 80035a2:	2200      	movs	r2, #0
 80035a4:	2100      	movs	r1, #0
 80035a6:	2014      	movs	r0, #20
 80035a8:	f7fe ffbe 	bl	8002528 <turn_all_leds_from_centr>
	stop_light_all_turn_off();
 80035ac:	f7fd fc00 	bl	8000db0 <stop_light_all_turn_off>
}
 80035b0:	bf00      	nop
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <all_leds_animantion_error_state>:
// -----------------------------------------------------------------------------
void all_leds_animantion_error_state(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af02      	add	r7, sp, #8
	turn_all_leds_from_centr(7, 150, 0, 0);
 80035ba:	2300      	movs	r3, #0
 80035bc:	2200      	movs	r2, #0
 80035be:	2196      	movs	r1, #150	; 0x96
 80035c0:	2007      	movs	r0, #7
 80035c2:	f7fe ffb1 	bl	8002528 <turn_all_leds_from_centr>
	test_from_midle_to_corner();
 80035c6:	f7fd fbfb 	bl	8000dc0 <test_from_midle_to_corner>

	for(uint8_t i = 0; i < 85; i ++)
 80035ca:	2300      	movs	r3, #0
 80035cc:	71fb      	strb	r3, [r7, #7]
 80035ce:	e021      	b.n	8003614 <all_leds_animantion_error_state+0x60>
	{
		set_left_one_rgbw_led(i, 0, 0, 0, 0);
 80035d0:	79f8      	ldrb	r0, [r7, #7]
 80035d2:	2300      	movs	r3, #0
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	2300      	movs	r3, #0
 80035d8:	2200      	movs	r2, #0
 80035da:	2100      	movs	r1, #0
 80035dc:	f7fe fff5 	bl	80025ca <set_left_one_rgbw_led>
		set_right_one_rgbw_led(i, 0, 0, 0, 0);
 80035e0:	79f8      	ldrb	r0, [r7, #7]
 80035e2:	2300      	movs	r3, #0
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	2300      	movs	r3, #0
 80035e8:	2200      	movs	r2, #0
 80035ea:	2100      	movs	r1, #0
 80035ec:	f7ff f80e 	bl	800260c <set_right_one_rgbw_led>
		while (!ARGB_Show_left());  			// Update
 80035f0:	bf00      	nop
 80035f2:	f7fd ff23 	bl	800143c <ARGB_Show_left>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d0fa      	beq.n	80035f2 <all_leds_animantion_error_state+0x3e>
		while (!ARGB_Show_right());  			// Update
 80035fc:	bf00      	nop
 80035fe:	f7fe f8e9 	bl	80017d4 <ARGB_Show_right>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0fa      	beq.n	80035fe <all_leds_animantion_error_state+0x4a>
		HAL_Delay(3);
 8003608:	2003      	movs	r0, #3
 800360a:	f000 ffdf 	bl	80045cc <HAL_Delay>
	for(uint8_t i = 0; i < 85; i ++)
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	3301      	adds	r3, #1
 8003612:	71fb      	strb	r3, [r7, #7]
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	2b54      	cmp	r3, #84	; 0x54
 8003618:	d9da      	bls.n	80035d0 <all_leds_animantion_error_state+0x1c>
	}

	stop_light_all_turn_off();
 800361a:	f7fd fbc9 	bl	8000db0 <stop_light_all_turn_off>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003626:	b480      	push	{r7}
 8003628:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800362a:	b672      	cpsid	i
}
 800362c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800362e:	e7fe      	b.n	800362e <Error_Handler+0x8>

08003630 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	607b      	str	r3, [r7, #4]
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <HAL_MspInit+0x4c>)
 800363c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363e:	4a0f      	ldr	r2, [pc, #60]	; (800367c <HAL_MspInit+0x4c>)
 8003640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003644:	6453      	str	r3, [r2, #68]	; 0x44
 8003646:	4b0d      	ldr	r3, [pc, #52]	; (800367c <HAL_MspInit+0x4c>)
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800364e:	607b      	str	r3, [r7, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	603b      	str	r3, [r7, #0]
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <HAL_MspInit+0x4c>)
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	4a08      	ldr	r2, [pc, #32]	; (800367c <HAL_MspInit+0x4c>)
 800365c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003660:	6413      	str	r3, [r2, #64]	; 0x40
 8003662:	4b06      	ldr	r3, [pc, #24]	; (800367c <HAL_MspInit+0x4c>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	603b      	str	r3, [r7, #0]
 800366c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800366e:	2007      	movs	r0, #7
 8003670:	f001 f8a0 	bl	80047b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40023800 	.word	0x40023800

08003680 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08a      	sub	sp, #40	; 0x28
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	609a      	str	r2, [r3, #8]
 8003694:	60da      	str	r2, [r3, #12]
 8003696:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a19      	ldr	r2, [pc, #100]	; (8003704 <HAL_SPI_MspInit+0x84>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d12b      	bne.n	80036fa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036a2:	2300      	movs	r3, #0
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	4b18      	ldr	r3, [pc, #96]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	4a17      	ldr	r2, [pc, #92]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80036b0:	6453      	str	r3, [r2, #68]	; 0x44
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036be:	2300      	movs	r3, #0
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	4b11      	ldr	r3, [pc, #68]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c6:	4a10      	ldr	r2, [pc, #64]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6313      	str	r3, [r2, #48]	; 0x30
 80036ce:	4b0e      	ldr	r3, [pc, #56]	; (8003708 <HAL_SPI_MspInit+0x88>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80036da:	23e0      	movs	r3, #224	; 0xe0
 80036dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e6:	2303      	movs	r3, #3
 80036e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036ea:	2305      	movs	r3, #5
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ee:	f107 0314 	add.w	r3, r7, #20
 80036f2:	4619      	mov	r1, r3
 80036f4:	4805      	ldr	r0, [pc, #20]	; (800370c <HAL_SPI_MspInit+0x8c>)
 80036f6:	f001 fca1 	bl	800503c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80036fa:	bf00      	nop
 80036fc:	3728      	adds	r7, #40	; 0x28
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40013000 	.word	0x40013000
 8003708:	40023800 	.word	0x40023800
 800370c:	40020000 	.word	0x40020000

08003710 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003720:	d116      	bne.n	8003750 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003722:	2300      	movs	r3, #0
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	4b2e      	ldr	r3, [pc, #184]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	4a2d      	ldr	r2, [pc, #180]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	6413      	str	r3, [r2, #64]	; 0x40
 8003732:	4b2b      	ldr	r3, [pc, #172]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800373e:	2200      	movs	r2, #0
 8003740:	2100      	movs	r1, #0
 8003742:	201c      	movs	r0, #28
 8003744:	f001 f841 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003748:	201c      	movs	r0, #28
 800374a:	f001 f85a 	bl	8004802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800374e:	e042      	b.n	80037d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM3)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a23      	ldr	r2, [pc, #140]	; (80037e4 <HAL_TIM_Base_MspInit+0xd4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d10e      	bne.n	8003778 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800375a:	2300      	movs	r3, #0
 800375c:	613b      	str	r3, [r7, #16]
 800375e:	4b20      	ldr	r3, [pc, #128]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	4a1f      	ldr	r2, [pc, #124]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003764:	f043 0302 	orr.w	r3, r3, #2
 8003768:	6413      	str	r3, [r2, #64]	; 0x40
 800376a:	4b1d      	ldr	r3, [pc, #116]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	693b      	ldr	r3, [r7, #16]
}
 8003776:	e02e      	b.n	80037d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a1a      	ldr	r2, [pc, #104]	; (80037e8 <HAL_TIM_Base_MspInit+0xd8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d10e      	bne.n	80037a0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378a:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 800378c:	f043 0304 	orr.w	r3, r3, #4
 8003790:	6413      	str	r3, [r2, #64]	; 0x40
 8003792:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]
}
 800379e:	e01a      	b.n	80037d6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM13)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a11      	ldr	r2, [pc, #68]	; (80037ec <HAL_TIM_Base_MspInit+0xdc>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d115      	bne.n	80037d6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]
 80037ae:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	4a0b      	ldr	r2, [pc, #44]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 80037b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037b8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ba:	4b09      	ldr	r3, [pc, #36]	; (80037e0 <HAL_TIM_Base_MspInit+0xd0>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c2:	60bb      	str	r3, [r7, #8]
 80037c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	202c      	movs	r0, #44	; 0x2c
 80037cc:	f000 fffd 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80037d0:	202c      	movs	r0, #44	; 0x2c
 80037d2:	f001 f816 	bl	8004802 <HAL_NVIC_EnableIRQ>
}
 80037d6:	bf00      	nop
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800
 80037e4:	40000400 	.word	0x40000400
 80037e8:	40000800 	.word	0x40000800
 80037ec:	40001c00 	.word	0x40001c00

080037f0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a4a      	ldr	r2, [pc, #296]	; (8003928 <HAL_TIM_PWM_MspInit+0x138>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	f040 808e 	bne.w	8003920 <HAL_TIM_PWM_MspInit+0x130>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	4b48      	ldr	r3, [pc, #288]	; (800392c <HAL_TIM_PWM_MspInit+0x13c>)
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	4a47      	ldr	r2, [pc, #284]	; (800392c <HAL_TIM_PWM_MspInit+0x13c>)
 800380e:	f043 0302 	orr.w	r3, r3, #2
 8003812:	6453      	str	r3, [r2, #68]	; 0x44
 8003814:	4b45      	ldr	r3, [pc, #276]	; (800392c <HAL_TIM_PWM_MspInit+0x13c>)
 8003816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	60fb      	str	r3, [r7, #12]
 800381e:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* TIM8_CH3 Init */
    hdma_tim8_ch3.Instance = DMA2_Stream4;
 8003820:	4b43      	ldr	r3, [pc, #268]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003822:	4a44      	ldr	r2, [pc, #272]	; (8003934 <HAL_TIM_PWM_MspInit+0x144>)
 8003824:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3.Init.Channel = DMA_CHANNEL_7;
 8003826:	4b42      	ldr	r3, [pc, #264]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003828:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800382c:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800382e:	4b40      	ldr	r3, [pc, #256]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003830:	2240      	movs	r2, #64	; 0x40
 8003832:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003834:	4b3e      	ldr	r3, [pc, #248]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003836:	2200      	movs	r2, #0
 8003838:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800383a:	4b3d      	ldr	r3, [pc, #244]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 800383c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003840:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003842:	4b3b      	ldr	r3, [pc, #236]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003844:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003848:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800384a:	4b39      	ldr	r3, [pc, #228]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 800384c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003850:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3.Init.Mode = DMA_CIRCULAR;
 8003852:	4b37      	ldr	r3, [pc, #220]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003854:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003858:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800385a:	4b35      	ldr	r3, [pc, #212]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 800385c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003860:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003862:	4b33      	ldr	r3, [pc, #204]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003864:	2200      	movs	r2, #0
 8003866:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 8003868:	4831      	ldr	r0, [pc, #196]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 800386a:	f000 ffe5 	bl	8004838 <HAL_DMA_Init>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <HAL_TIM_PWM_MspInit+0x88>
    {
      Error_Handler();
 8003874:	f7ff fed7 	bl	8003626 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a2d      	ldr	r2, [pc, #180]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 800387c:	62da      	str	r2, [r3, #44]	; 0x2c
 800387e:	4a2c      	ldr	r2, [pc, #176]	; (8003930 <HAL_TIM_PWM_MspInit+0x140>)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM8_CH4_TRIG_COM Init */
    hdma_tim8_ch4_trig_com.Instance = DMA2_Stream7;
 8003884:	4b2c      	ldr	r3, [pc, #176]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 8003886:	4a2d      	ldr	r2, [pc, #180]	; (800393c <HAL_TIM_PWM_MspInit+0x14c>)
 8003888:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch4_trig_com.Init.Channel = DMA_CHANNEL_7;
 800388a:	4b2b      	ldr	r3, [pc, #172]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 800388c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003890:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003892:	4b29      	ldr	r3, [pc, #164]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 8003894:	2240      	movs	r2, #64	; 0x40
 8003896:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8003898:	4b27      	ldr	r3, [pc, #156]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 800389a:	2200      	movs	r2, #0
 800389c:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800389e:	4b26      	ldr	r3, [pc, #152]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038a4:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80038a6:	4b24      	ldr	r3, [pc, #144]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80038ac:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038ae:	4b22      	ldr	r3, [pc, #136]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038b4:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 80038b6:	4b20      	ldr	r3, [pc, #128]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038bc:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 80038be:	4b1e      	ldr	r3, [pc, #120]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038c4:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038c6:	4b1c      	ldr	r3, [pc, #112]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch4_trig_com) != HAL_OK)
 80038cc:	481a      	ldr	r0, [pc, #104]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038ce:	f000 ffb3 	bl	8004838 <HAL_DMA_Init>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_TIM_PWM_MspInit+0xec>
    {
      Error_Handler();
 80038d8:	f7ff fea5 	bl	8003626 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim8_ch4_trig_com);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4a16      	ldr	r2, [pc, #88]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038e0:	631a      	str	r2, [r3, #48]	; 0x30
 80038e2:	4a15      	ldr	r2, [pc, #84]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim8_ch4_trig_com);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a13      	ldr	r2, [pc, #76]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038ec:	639a      	str	r2, [r3, #56]	; 0x38
 80038ee:	4a12      	ldr	r2, [pc, #72]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim8_ch4_trig_com);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a10      	ldr	r2, [pc, #64]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038f8:	635a      	str	r2, [r3, #52]	; 0x34
 80038fa:	4a0f      	ldr	r2, [pc, #60]	; (8003938 <HAL_TIM_PWM_MspInit+0x148>)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003900:	2200      	movs	r2, #0
 8003902:	2100      	movs	r1, #0
 8003904:	202c      	movs	r0, #44	; 0x2c
 8003906:	f000 ff60 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800390a:	202c      	movs	r0, #44	; 0x2c
 800390c:	f000 ff79 	bl	8004802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8003910:	2200      	movs	r2, #0
 8003912:	2100      	movs	r1, #0
 8003914:	202d      	movs	r0, #45	; 0x2d
 8003916:	f000 ff58 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800391a:	202d      	movs	r0, #45	; 0x2d
 800391c:	f000 ff71 	bl	8004802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003920:	bf00      	nop
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40010400 	.word	0x40010400
 800392c:	40023800 	.word	0x40023800
 8003930:	20001b54 	.word	0x20001b54
 8003934:	40026470 	.word	0x40026470
 8003938:	20001bb4 	.word	0x20001bb4
 800393c:	400264b8 	.word	0x400264b8

08003940 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08e      	sub	sp, #56	; 0x38
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003948:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	605a      	str	r2, [r3, #4]
 8003952:	609a      	str	r2, [r3, #8]
 8003954:	60da      	str	r2, [r3, #12]
 8003956:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003960:	d13e      	bne.n	80039e0 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
 8003966:	4b66      	ldr	r3, [pc, #408]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	4a65      	ldr	r2, [pc, #404]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 800396c:	f043 0301 	orr.w	r3, r3, #1
 8003970:	6313      	str	r3, [r2, #48]	; 0x30
 8003972:	4b63      	ldr	r3, [pc, #396]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	623b      	str	r3, [r7, #32]
 800397c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
 8003982:	4b5f      	ldr	r3, [pc, #380]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	4a5e      	ldr	r2, [pc, #376]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003988:	f043 0302 	orr.w	r3, r3, #2
 800398c:	6313      	str	r3, [r2, #48]	; 0x30
 800398e:	4b5c      	ldr	r3, [pc, #368]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	69fb      	ldr	r3, [r7, #28]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 800399a:	f248 0306 	movw	r3, #32774	; 0x8006
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039a0:	2302      	movs	r3, #2
 80039a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a8:	2300      	movs	r3, #0
 80039aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80039ac:	2301      	movs	r3, #1
 80039ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039b4:	4619      	mov	r1, r3
 80039b6:	4853      	ldr	r0, [pc, #332]	; (8003b04 <HAL_TIM_MspPostInit+0x1c4>)
 80039b8:	f001 fb40 	bl	800503c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80039bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c2:	2302      	movs	r3, #2
 80039c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ca:	2300      	movs	r3, #0
 80039cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80039ce:	2301      	movs	r3, #1
 80039d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039d6:	4619      	mov	r1, r3
 80039d8:	484b      	ldr	r0, [pc, #300]	; (8003b08 <HAL_TIM_MspPostInit+0x1c8>)
 80039da:	f001 fb2f 	bl	800503c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80039de:	e08a      	b.n	8003af6 <HAL_TIM_MspPostInit+0x1b6>
  else if(htim->Instance==TIM3)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a49      	ldr	r2, [pc, #292]	; (8003b0c <HAL_TIM_MspPostInit+0x1cc>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d13c      	bne.n	8003a64 <HAL_TIM_MspPostInit+0x124>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	61bb      	str	r3, [r7, #24]
 80039ee:	4b44      	ldr	r3, [pc, #272]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	4a43      	ldr	r2, [pc, #268]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 80039f4:	f043 0302 	orr.w	r3, r3, #2
 80039f8:	6313      	str	r3, [r2, #48]	; 0x30
 80039fa:	4b41      	ldr	r3, [pc, #260]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
 8003a04:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
 8003a0a:	4b3d      	ldr	r3, [pc, #244]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0e:	4a3c      	ldr	r2, [pc, #240]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a10:	f043 0304 	orr.w	r3, r3, #4
 8003a14:	6313      	str	r3, [r2, #48]	; 0x30
 8003a16:	4b3a      	ldr	r3, [pc, #232]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	617b      	str	r3, [r7, #20]
 8003a20:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8003a22:	2323      	movs	r3, #35	; 0x23
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a26:	2302      	movs	r3, #2
 8003a28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a32:	2302      	movs	r3, #2
 8003a34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4832      	ldr	r0, [pc, #200]	; (8003b08 <HAL_TIM_MspPostInit+0x1c8>)
 8003a3e:	f001 fafd 	bl	800503c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003a42:	2340      	movs	r3, #64	; 0x40
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a46:	2302      	movs	r3, #2
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a52:	2302      	movs	r3, #2
 8003a54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	482c      	ldr	r0, [pc, #176]	; (8003b10 <HAL_TIM_MspPostInit+0x1d0>)
 8003a5e:	f001 faed 	bl	800503c <HAL_GPIO_Init>
}
 8003a62:	e048      	b.n	8003af6 <HAL_TIM_MspPostInit+0x1b6>
  else if(htim->Instance==TIM4)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a2a      	ldr	r2, [pc, #168]	; (8003b14 <HAL_TIM_MspPostInit+0x1d4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d11f      	bne.n	8003aae <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	4b23      	ldr	r3, [pc, #140]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	4a22      	ldr	r2, [pc, #136]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a78:	f043 0302 	orr.w	r3, r3, #2
 8003a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7e:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003a8a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a90:	2302      	movs	r3, #2
 8003a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4818      	ldr	r0, [pc, #96]	; (8003b08 <HAL_TIM_MspPostInit+0x1c8>)
 8003aa8:	f001 fac8 	bl	800503c <HAL_GPIO_Init>
}
 8003aac:	e023      	b.n	8003af6 <HAL_TIM_MspPostInit+0x1b6>
  else if(htim->Instance==TIM8)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a19      	ldr	r2, [pc, #100]	; (8003b18 <HAL_TIM_MspPostInit+0x1d8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d11e      	bne.n	8003af6 <HAL_TIM_MspPostInit+0x1b6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	4b10      	ldr	r3, [pc, #64]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	4a0f      	ldr	r2, [pc, #60]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003ac2:	f043 0304 	orr.w	r3, r3, #4
 8003ac6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <HAL_TIM_MspPostInit+0x1c0>)
 8003aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	60fb      	str	r3, [r7, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003ad4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ad8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ada:	2302      	movs	r3, #2
 8003adc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aee:	4619      	mov	r1, r3
 8003af0:	4807      	ldr	r0, [pc, #28]	; (8003b10 <HAL_TIM_MspPostInit+0x1d0>)
 8003af2:	f001 faa3 	bl	800503c <HAL_GPIO_Init>
}
 8003af6:	bf00      	nop
 8003af8:	3738      	adds	r7, #56	; 0x38
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800
 8003b04:	40020000 	.word	0x40020000
 8003b08:	40020400 	.word	0x40020400
 8003b0c:	40000400 	.word	0x40000400
 8003b10:	40020800 	.word	0x40020800
 8003b14:	40000800 	.word	0x40000800
 8003b18:	40010400 	.word	0x40010400

08003b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08a      	sub	sp, #40	; 0x28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b24:	f107 0314 	add.w	r3, r7, #20
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	60da      	str	r2, [r3, #12]
 8003b32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a1d      	ldr	r2, [pc, #116]	; (8003bb0 <HAL_UART_MspInit+0x94>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d134      	bne.n	8003ba8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	4b1c      	ldr	r3, [pc, #112]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	4a1b      	ldr	r2, [pc, #108]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b4e:	4b19      	ldr	r3, [pc, #100]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b56:	613b      	str	r3, [r7, #16]
 8003b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	4b15      	ldr	r3, [pc, #84]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b62:	4a14      	ldr	r2, [pc, #80]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b64:	f043 0308 	orr.w	r3, r3, #8
 8003b68:	6313      	str	r3, [r2, #48]	; 0x30
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <HAL_UART_MspInit+0x98>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b76:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b84:	2303      	movs	r3, #3
 8003b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b88:	2307      	movs	r3, #7
 8003b8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b8c:	f107 0314 	add.w	r3, r7, #20
 8003b90:	4619      	mov	r1, r3
 8003b92:	4809      	ldr	r0, [pc, #36]	; (8003bb8 <HAL_UART_MspInit+0x9c>)
 8003b94:	f001 fa52 	bl	800503c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003b98:	2200      	movs	r2, #0
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	2027      	movs	r0, #39	; 0x27
 8003b9e:	f000 fe14 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ba2:	2027      	movs	r0, #39	; 0x27
 8003ba4:	f000 fe2d 	bl	8004802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ba8:	bf00      	nop
 8003baa:	3728      	adds	r7, #40	; 0x28
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40004800 	.word	0x40004800
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	40020c00 	.word	0x40020c00

08003bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bc0:	e7fe      	b.n	8003bc0 <NMI_Handler+0x4>

08003bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bc6:	e7fe      	b.n	8003bc6 <HardFault_Handler+0x4>

08003bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bcc:	e7fe      	b.n	8003bcc <MemManage_Handler+0x4>

08003bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bd2:	e7fe      	b.n	8003bd2 <BusFault_Handler+0x4>

08003bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bd8:	e7fe      	b.n	8003bd8 <UsageFault_Handler+0x4>

08003bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bde:	bf00      	nop
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bec:	bf00      	nop
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bfa:	bf00      	nop
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c08:	f000 fcc0 	bl	800458c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c0c:	bf00      	nop
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	//HAL_GPIO_TogglePin(GPIOD,LD4_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c14:	4802      	ldr	r0, [pc, #8]	; (8003c20 <TIM2_IRQHandler+0x10>)
 8003c16:	f004 f9ef 	bl	8007ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003c1a:	bf00      	nop
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200019ec 	.word	0x200019ec

08003c24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003c28:	4802      	ldr	r0, [pc, #8]	; (8003c34 <USART3_IRQHandler+0x10>)
 8003c2a:	f005 fa37 	bl	800909c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20001c14 	.word	0x20001c14

08003c38 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003c3c:	4803      	ldr	r0, [pc, #12]	; (8003c4c <TIM8_UP_TIM13_IRQHandler+0x14>)
 8003c3e:	f004 f9db 	bl	8007ff8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8003c42:	4803      	ldr	r0, [pc, #12]	; (8003c50 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8003c44:	f004 f9d8 	bl	8007ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20001ac4 	.word	0x20001ac4
 8003c50:	20001b0c 	.word	0x20001b0c

08003c54 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003c58:	4802      	ldr	r0, [pc, #8]	; (8003c64 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003c5a:	f004 f9cd 	bl	8007ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003c5e:	bf00      	nop
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20001ac4 	.word	0x20001ac4

08003c68 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3);
 8003c6c:	4802      	ldr	r0, [pc, #8]	; (8003c78 <DMA2_Stream4_IRQHandler+0x10>)
 8003c6e:	f000 ff7b 	bl	8004b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20001b54 	.word	0x20001b54

08003c7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8003c80:	4802      	ldr	r0, [pc, #8]	; (8003c8c <OTG_FS_IRQHandler+0x10>)
 8003c82:	f001 fe15 	bl	80058b0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003c86:	bf00      	nop
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20003658 	.word	0x20003658

08003c90 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch4_trig_com);
 8003c94:	4802      	ldr	r0, [pc, #8]	; (8003ca0 <DMA2_Stream7_IRQHandler+0x10>)
 8003c96:	f000 ff67 	bl	8004b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003c9a:	bf00      	nop
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	20001bb4 	.word	0x20001bb4

08003ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003cac:	4a14      	ldr	r2, [pc, #80]	; (8003d00 <_sbrk+0x5c>)
 8003cae:	4b15      	ldr	r3, [pc, #84]	; (8003d04 <_sbrk+0x60>)
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cb8:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <_sbrk+0x64>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d102      	bne.n	8003cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cc0:	4b11      	ldr	r3, [pc, #68]	; (8003d08 <_sbrk+0x64>)
 8003cc2:	4a12      	ldr	r2, [pc, #72]	; (8003d0c <_sbrk+0x68>)
 8003cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cc6:	4b10      	ldr	r3, [pc, #64]	; (8003d08 <_sbrk+0x64>)
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4413      	add	r3, r2
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d207      	bcs.n	8003ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003cd4:	f00d fa66 	bl	80111a4 <__errno>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	220c      	movs	r2, #12
 8003cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ce2:	e009      	b.n	8003cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ce4:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <_sbrk+0x64>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cea:	4b07      	ldr	r3, [pc, #28]	; (8003d08 <_sbrk+0x64>)
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	4a05      	ldr	r2, [pc, #20]	; (8003d08 <_sbrk+0x64>)
 8003cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3718      	adds	r7, #24
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20020000 	.word	0x20020000
 8003d04:	00000400 	.word	0x00000400
 8003d08:	20001c70 	.word	0x20001c70
 8003d0c:	20003970 	.word	0x20003970

08003d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d14:	4b06      	ldr	r3, [pc, #24]	; (8003d30 <SystemInit+0x20>)
 8003d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1a:	4a05      	ldr	r2, [pc, #20]	; (8003d30 <SystemInit+0x20>)
 8003d1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d24:	bf00      	nop
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	e000ed00 	.word	0xe000ed00

08003d34 <SD_SPI_Init>:
extern uint8_t frame_buffer[949];

/***	FUNCTIONS	***********************************************************************************************************************************************************************************/
/******************************************************************************************************************************************************************************************************/
uint8_t SD_SPI_Init(void)
{
 8003d34:	b590      	push	{r4, r7, lr}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
	uint8_t vCmd;
	int16_t vCounter;
	//uint32_t vTmpPrc;
	sdinfo.type = 0;
 8003d3a:	4b6b      	ldr	r3, [pc, #428]	; (8003ee8 <SD_SPI_Init+0x1b4>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	701a      	strb	r2, [r3, #0]
	uint8_t aArray[4];

	HAL_Delay(250);														// SD voltage stability delay
 8003d40:	20fa      	movs	r0, #250	; 0xfa
 8003d42:	f000 fc43 	bl	80045cc <HAL_Delay>

	/*vTmpPrc = hspi2.Init.BaudRatePrescaler;
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128; 		//156.25 kbbs*/

	HAL_SPI_Init(&hspi1);
 8003d46:	4869      	ldr	r0, [pc, #420]	; (8003eec <SD_SPI_Init+0x1b8>)
 8003d48:	f003 fbea 	bl	8007520 <HAL_SPI_Init>

	SD_DESELECT;
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	2108      	movs	r1, #8
 8003d50:	4867      	ldr	r0, [pc, #412]	; (8003ef0 <SD_SPI_Init+0x1bc>)
 8003d52:	f001 fb0f 	bl	8005374 <HAL_GPIO_WritePin>
	for(vCounter = 0; vCounter<10; vCounter++) // 80 pulse bit. Set SPI as SD card interface
 8003d56:	2300      	movs	r3, #0
 8003d58:	80bb      	strh	r3, [r7, #4]
 8003d5a:	e007      	b.n	8003d6c <SD_SPI_Init+0x38>
		SPI_Release();
 8003d5c:	f000 f902 	bl	8003f64 <SPI_Release>
	for(vCounter = 0; vCounter<10; vCounter++) // 80 pulse bit. Set SPI as SD card interface
 8003d60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	3301      	adds	r3, #1
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	80bb      	strh	r3, [r7, #4]
 8003d6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d70:	2b09      	cmp	r3, #9
 8003d72:	ddf3      	ble.n	8003d5c <SD_SPI_Init+0x28>

	/*hspi2.Init.BaudRatePrescaler = vTmpPrc;
	HAL_SPI_Init(&hspi2);*/

	SD_SELECT;
 8003d74:	2200      	movs	r2, #0
 8003d76:	2108      	movs	r1, #8
 8003d78:	485d      	ldr	r0, [pc, #372]	; (8003ef0 <SD_SPI_Init+0x1bc>)
 8003d7a:	f001 fafb 	bl	8005374 <HAL_GPIO_WritePin>
	if (SD_SPI_Cmd(CMD0, 0) == 1) // Enter Idle state
 8003d7e:	2100      	movs	r1, #0
 8003d80:	2040      	movs	r0, #64	; 0x40
 8003d82:	f000 f91b 	bl	8003fbc <SD_SPI_Cmd>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	f040 80a5 	bne.w	8003ed8 <SD_SPI_Init+0x1a4>
		{
			SPI_Release();
 8003d8e:	f000 f8e9 	bl	8003f64 <SPI_Release>
			if (SD_SPI_Cmd(CMD8, 0x1AA) == 1) // SDv2
 8003d92:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003d96:	2048      	movs	r0, #72	; 0x48
 8003d98:	f000 f910 	bl	8003fbc <SD_SPI_Cmd>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d162      	bne.n	8003e68 <SD_SPI_Init+0x134>
				{
					for (vCounter = 0; vCounter < 4; vCounter++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	80bb      	strh	r3, [r7, #4]
 8003da6:	e010      	b.n	8003dca <SD_SPI_Init+0x96>
						aArray[vCounter] = SPI_ReceiveByte();
 8003da8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003dac:	f000 f8cd 	bl	8003f4a <SPI_ReceiveByte>
 8003db0:	4603      	mov	r3, r0
 8003db2:	461a      	mov	r2, r3
 8003db4:	f104 0308 	add.w	r3, r4, #8
 8003db8:	443b      	add	r3, r7
 8003dba:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (vCounter = 0; vCounter < 4; vCounter++)
 8003dbe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	80bb      	strh	r3, [r7, #4]
 8003dca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003dce:	2b03      	cmp	r3, #3
 8003dd0:	ddea      	ble.n	8003da8 <SD_SPI_Init+0x74>
					if (aArray[2] == 0x01 && aArray[3] == 0xAA) // The card can work at vdd range of 2.7-3.6V
 8003dd2:	78bb      	ldrb	r3, [r7, #2]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	f040 8081 	bne.w	8003edc <SD_SPI_Init+0x1a8>
 8003dda:	78fb      	ldrb	r3, [r7, #3]
 8003ddc:	2baa      	cmp	r3, #170	; 0xaa
 8003dde:	d17d      	bne.n	8003edc <SD_SPI_Init+0x1a8>
						{
							for (vCounter = 12000; (vCounter && SD_SPI_Cmd(ACMD41, 1UL << 30)); vCounter--)	{;}	 // Wait for leaving idle state (ACMD41 with HCS bit)
 8003de0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8003de4:	80bb      	strh	r3, [r7, #4]
 8003de6:	e005      	b.n	8003df4 <SD_SPI_Init+0xc0>
 8003de8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	80bb      	strh	r3, [r7, #4]
 8003df4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d007      	beq.n	8003e0c <SD_SPI_Init+0xd8>
 8003dfc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003e00:	20e9      	movs	r0, #233	; 0xe9
 8003e02:	f000 f8db 	bl	8003fbc <SD_SPI_Cmd>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1ed      	bne.n	8003de8 <SD_SPI_Init+0xb4>
							if (vCounter && SD_SPI_Cmd(CMD58, 0) == 0)
 8003e0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d063      	beq.n	8003edc <SD_SPI_Init+0x1a8>
 8003e14:	2100      	movs	r1, #0
 8003e16:	207a      	movs	r0, #122	; 0x7a
 8003e18:	f000 f8d0 	bl	8003fbc <SD_SPI_Cmd>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d15c      	bne.n	8003edc <SD_SPI_Init+0x1a8>
								{ // Check CCS bit in the OCR
									for (vCounter = 0; vCounter < 4; vCounter++) 	aArray[vCounter] = SPI_ReceiveByte();
 8003e22:	2300      	movs	r3, #0
 8003e24:	80bb      	strh	r3, [r7, #4]
 8003e26:	e010      	b.n	8003e4a <SD_SPI_Init+0x116>
 8003e28:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003e2c:	f000 f88d 	bl	8003f4a <SPI_ReceiveByte>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461a      	mov	r2, r3
 8003e34:	f104 0308 	add.w	r3, r4, #8
 8003e38:	443b      	add	r3, r7
 8003e3a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003e3e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3301      	adds	r3, #1
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	80bb      	strh	r3, [r7, #4]
 8003e4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	ddea      	ble.n	8003e28 <SD_SPI_Init+0xf4>
									sdinfo.type = (aArray[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // SDv2 (HC or SC)
 8003e52:	783b      	ldrb	r3, [r7, #0]
 8003e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <SD_SPI_Init+0x12c>
 8003e5c:	220c      	movs	r2, #12
 8003e5e:	e000      	b.n	8003e62 <SD_SPI_Init+0x12e>
 8003e60:	2204      	movs	r2, #4
 8003e62:	4b21      	ldr	r3, [pc, #132]	; (8003ee8 <SD_SPI_Init+0x1b4>)
 8003e64:	701a      	strb	r2, [r3, #0]
 8003e66:	e039      	b.n	8003edc <SD_SPI_Init+0x1a8>
								}
						}
				}
			else		//SDv1 or MMCv3
				{
					if (SD_SPI_Cmd(ACMD41, 0) <= 1)
 8003e68:	2100      	movs	r1, #0
 8003e6a:	20e9      	movs	r0, #233	; 0xe9
 8003e6c:	f000 f8a6 	bl	8003fbc <SD_SPI_Cmd>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d805      	bhi.n	8003e82 <SD_SPI_Init+0x14e>
						{
							sdinfo.type = CT_SD1; vCmd = ACMD41; // SDv1
 8003e76:	4b1c      	ldr	r3, [pc, #112]	; (8003ee8 <SD_SPI_Init+0x1b4>)
 8003e78:	2202      	movs	r2, #2
 8003e7a:	701a      	strb	r2, [r3, #0]
 8003e7c:	23e9      	movs	r3, #233	; 0xe9
 8003e7e:	71fb      	strb	r3, [r7, #7]
 8003e80:	e004      	b.n	8003e8c <SD_SPI_Init+0x158>
						}
						else
						{
							sdinfo.type = CT_MMC; vCmd = CMD1; // MMCv3
 8003e82:	4b19      	ldr	r3, [pc, #100]	; (8003ee8 <SD_SPI_Init+0x1b4>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	701a      	strb	r2, [r3, #0]
 8003e88:	2341      	movs	r3, #65	; 0x41
 8003e8a:	71fb      	strb	r3, [r7, #7]
						}
					for (vCounter = 25000; vCounter && SD_SPI_Cmd(vCmd, 0); vCounter--) ; // Wait for leaving idle state
 8003e8c:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8003e90:	80bb      	strh	r3, [r7, #4]
 8003e92:	e005      	b.n	8003ea0 <SD_SPI_Init+0x16c>
 8003e94:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	80bb      	strh	r3, [r7, #4]
 8003ea0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d007      	beq.n	8003eb8 <SD_SPI_Init+0x184>
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	2100      	movs	r1, #0
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 f885 	bl	8003fbc <SD_SPI_Cmd>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1ed      	bne.n	8003e94 <SD_SPI_Init+0x160>
					if ( ! vCounter || SD_SPI_Cmd(CMD16, 512) != 0) // Set R/W block length to 512
 8003eb8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <SD_SPI_Init+0x19c>
 8003ec0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ec4:	2050      	movs	r0, #80	; 0x50
 8003ec6:	f000 f879 	bl	8003fbc <SD_SPI_Cmd>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <SD_SPI_Init+0x1a8>
					sdinfo.type = 0;
 8003ed0:	4b05      	ldr	r3, [pc, #20]	; (8003ee8 <SD_SPI_Init+0x1b4>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
 8003ed6:	e001      	b.n	8003edc <SD_SPI_Init+0x1a8>
				}
		}
	else
		{
			return 1;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e000      	b.n	8003ede <SD_SPI_Init+0x1aa>
		}

	return 0;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd90      	pop	{r4, r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20002cac 	.word	0x20002cac
 8003eec:	20001994 	.word	0x20001994
 8003ef0:	40020000 	.word	0x40020000

08003ef4 <SPIx_WriteRead>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SPIx_WriteRead(uint8_t byte)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af02      	add	r7, sp, #8
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
  uint8_t vReceivedByte = 0;
 8003efe:	2300      	movs	r3, #0
 8003f00:	73fb      	strb	r3, [r7, #15]
  if(HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &byte, (uint8_t*) &vReceivedByte, 1, 0x1000) != HAL_OK)
 8003f02:	f107 020f 	add.w	r2, r7, #15
 8003f06:	1df9      	adds	r1, r7, #7
 8003f08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2301      	movs	r3, #1
 8003f10:	4806      	ldr	r0, [pc, #24]	; (8003f2c <SPIx_WriteRead+0x38>)
 8003f12:	f003 fb8e 	bl	8007632 <HAL_SPI_TransmitReceive>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <SPIx_WriteRead+0x2c>
  {
  	SD_Error_Handler();
 8003f1c:	f000 fa40 	bl	80043a0 <SD_Error_Handler>
  }
  return vReceivedByte;
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	20001994 	.word	0x20001994

08003f30 <SPI_SendByte>:

/****************************************************************************************************************/
/****************************************************************************************************************/
void SPI_SendByte(uint8_t byte)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	4603      	mov	r3, r0
 8003f38:	71fb      	strb	r3, [r7, #7]
  SPIx_WriteRead(byte);
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff ffd9 	bl	8003ef4 <SPIx_WriteRead>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <SPI_ReceiveByte>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SPI_ReceiveByte(void)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b082      	sub	sp, #8
 8003f4e:	af00      	add	r7, sp, #0
  uint8_t byte = SPIx_WriteRead(0xFF);
 8003f50:	20ff      	movs	r0, #255	; 0xff
 8003f52:	f7ff ffcf 	bl	8003ef4 <SPIx_WriteRead>
 8003f56:	4603      	mov	r3, r0
 8003f58:	71fb      	strb	r3, [r7, #7]
  return byte;
 8003f5a:	79fb      	ldrb	r3, [r7, #7]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3708      	adds	r7, #8
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <SPI_Release>:

/****************************************************************************************************************/
/****************************************************************************************************************/
void SPI_Release(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  SPIx_WriteRead(0xFF);
 8003f68:	20ff      	movs	r0, #255	; 0xff
 8003f6a:	f7ff ffc3 	bl	8003ef4 <SPIx_WriteRead>
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <SD_SPI_WaitingForReadiness>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SD_SPI_WaitingForReadiness(void)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
	uint8_t vResult;
	uint16_t vCount = 0;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	80fb      	strh	r3, [r7, #6]

	do {
		vResult = SPI_ReceiveByte();
 8003f7c:	f7ff ffe5 	bl	8003f4a <SPI_ReceiveByte>
 8003f80:	4603      	mov	r3, r0
 8003f82:	717b      	strb	r3, [r7, #5]
		vCount++;
 8003f84:	88fb      	ldrh	r3, [r7, #6]
 8003f86:	3301      	adds	r3, #1
 8003f88:	80fb      	strh	r3, [r7, #6]
	} while ( (vResult != 0xFF) && (vCount < 0xFFFF) );
 8003f8a:	797b      	ldrb	r3, [r7, #5]
 8003f8c:	2bff      	cmp	r3, #255	; 0xff
 8003f8e:	d004      	beq.n	8003f9a <SD_SPI_WaitingForReadiness+0x28>
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d1f0      	bne.n	8003f7c <SD_SPI_WaitingForReadiness+0xa>

	if (vCount >= 0xFFFF) return ERROR;
 8003f9a:	88fb      	ldrh	r3, [r7, #6]
 8003f9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d101      	bne.n	8003fa8 <SD_SPI_WaitingForReadiness+0x36>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e005      	b.n	8003fb4 <SD_SPI_WaitingForReadiness+0x42>

	  return (vResult == 0xFF) ? OK: ERROR;
 8003fa8:	797b      	ldrb	r3, [r7, #5]
 8003faa:	2bff      	cmp	r3, #255	; 0xff
 8003fac:	bf14      	ite	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	2300      	moveq	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <SD_SPI_Cmd>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SD_SPI_Cmd(uint8_t cmd, uint32_t argument)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	6039      	str	r1, [r7, #0]
 8003fc6:	71fb      	strb	r3, [r7, #7]
  uint8_t vByte, vResult;

	// ACMD is the command sequence of CMD55-CMD?
	if (cmd & 0x80)
 8003fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	da0e      	bge.n	8003fee <SD_SPI_Cmd+0x32>
	{
		cmd &= 0x7F;
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fd6:	71fb      	strb	r3, [r7, #7]
		vResult = SD_SPI_Cmd(CMD55, 0);
 8003fd8:	2100      	movs	r1, #0
 8003fda:	2077      	movs	r0, #119	; 0x77
 8003fdc:	f7ff ffee 	bl	8003fbc <SD_SPI_Cmd>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	73bb      	strb	r3, [r7, #14]
		if (vResult > 1) return vResult;
 8003fe4:	7bbb      	ldrb	r3, [r7, #14]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d901      	bls.n	8003fee <SD_SPI_Cmd+0x32>
 8003fea:	7bbb      	ldrb	r3, [r7, #14]
 8003fec:	e049      	b.n	8004082 <SD_SPI_Cmd+0xc6>
	}

	// Select the card
	SD_DESELECT;
 8003fee:	2201      	movs	r2, #1
 8003ff0:	2108      	movs	r1, #8
 8003ff2:	4826      	ldr	r0, [pc, #152]	; (800408c <SD_SPI_Cmd+0xd0>)
 8003ff4:	f001 f9be 	bl	8005374 <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8003ff8:	f7ff ffa7 	bl	8003f4a <SPI_ReceiveByte>
	SD_SELECT;
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2108      	movs	r1, #8
 8004000:	4822      	ldr	r0, [pc, #136]	; (800408c <SD_SPI_Cmd+0xd0>)
 8004002:	f001 f9b7 	bl	8005374 <HAL_GPIO_WritePin>
	SPI_ReceiveByte();
 8004006:	f7ff ffa0 	bl	8003f4a <SPI_ReceiveByte>

	// Send a command packet
	SPI_SendByte(cmd); // Start + Command index
 800400a:	79fb      	ldrb	r3, [r7, #7]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff ff8f 	bl	8003f30 <SPI_SendByte>
	SPI_SendByte((uint8_t)(argument >> 24)); // Argument[31..24]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	0e1b      	lsrs	r3, r3, #24
 8004016:	b2db      	uxtb	r3, r3
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff ff89 	bl	8003f30 <SPI_SendByte>
	SPI_SendByte((uint8_t)(argument >> 16)); // Argument[23..16]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	0c1b      	lsrs	r3, r3, #16
 8004022:	b2db      	uxtb	r3, r3
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff ff83 	bl	8003f30 <SPI_SendByte>
	SPI_SendByte((uint8_t)(argument >> 8)); // Argument[15..8]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	0a1b      	lsrs	r3, r3, #8
 800402e:	b2db      	uxtb	r3, r3
 8004030:	4618      	mov	r0, r3
 8004032:	f7ff ff7d 	bl	8003f30 <SPI_SendByte>
	SPI_SendByte((uint8_t)argument); // Argument[7..0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff ff78 	bl	8003f30 <SPI_SendByte>
	vByte = 0x01; // Dummy CRC + Stop
 8004040:	2301      	movs	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]

	if (cmd == CMD0) {vByte = 0x95;} // Valid CRC for CMD0(0)
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	2b40      	cmp	r3, #64	; 0x40
 8004048:	d101      	bne.n	800404e <SD_SPI_Cmd+0x92>
 800404a:	2395      	movs	r3, #149	; 0x95
 800404c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) {vByte = 0x87;} // Valid CRC for CMD8(0x1AA)
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	2b48      	cmp	r3, #72	; 0x48
 8004052:	d101      	bne.n	8004058 <SD_SPI_Cmd+0x9c>
 8004054:	2387      	movs	r3, #135	; 0x87
 8004056:	73fb      	strb	r3, [r7, #15]
	SPI_SendByte(vByte);
 8004058:	7bfb      	ldrb	r3, [r7, #15]
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff ff68 	bl	8003f30 <SPI_SendByte>

  // Receive a command response
  vByte = 10; // Wait for a valid response in timeout of 10 attempts
 8004060:	230a      	movs	r3, #10
 8004062:	73fb      	strb	r3, [r7, #15]
  do {
    		vResult = SPI_ReceiveByte();
 8004064:	f7ff ff71 	bl	8003f4a <SPI_ReceiveByte>
 8004068:	4603      	mov	r3, r0
 800406a:	73bb      	strb	r3, [r7, #14]
  } while ((vResult & 0x80) && --vByte);
 800406c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004070:	2b00      	cmp	r3, #0
 8004072:	da05      	bge.n	8004080 <SD_SPI_Cmd+0xc4>
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	3b01      	subs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1f1      	bne.n	8004064 <SD_SPI_Cmd+0xa8>

  return vResult;
 8004080:	7bbb      	ldrb	r3, [r7, #14]

}
 8004082:	4618      	mov	r0, r3
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40020000 	.word	0x40020000

08004090 <SD_SPI_Read_Block>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SD_SPI_Read_Block(uint8_t *buff, uint32_t lba)
{
 8004090:	b590      	push	{r4, r7, lr}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  uint8_t vResult = 0;
 800409a:	2300      	movs	r3, #0
 800409c:	737b      	strb	r3, [r7, #13]
  uint16_t vCounter = 0;
 800409e:	2300      	movs	r3, #0
 80040a0:	81fb      	strh	r3, [r7, #14]

	vResult = SD_SPI_Cmd (CMD17, lba);
 80040a2:	6839      	ldr	r1, [r7, #0]
 80040a4:	2051      	movs	r0, #81	; 0x51
 80040a6:	f7ff ff89 	bl	8003fbc <SD_SPI_Cmd>
 80040aa:	4603      	mov	r3, r0
 80040ac:	737b      	strb	r3, [r7, #13]
	if (vResult) return 5; //	Error
 80040ae:	7b7b      	ldrb	r3, [r7, #13]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <SD_SPI_Read_Block+0x28>
 80040b4:	2305      	movs	r3, #5
 80040b6:	e02d      	b.n	8004114 <SD_SPI_Read_Block+0x84>

	SPI_Release();
 80040b8:	f7ff ff54 	bl	8003f64 <SPI_Release>

  do{
				vResult=SPI_ReceiveByte();
 80040bc:	f7ff ff45 	bl	8003f4a <SPI_ReceiveByte>
 80040c0:	4603      	mov	r3, r0
 80040c2:	737b      	strb	r3, [r7, #13]
				vCounter++;
 80040c4:	89fb      	ldrh	r3, [r7, #14]
 80040c6:	3301      	adds	r3, #1
 80040c8:	81fb      	strh	r3, [r7, #14]
  } while ((vResult != 0xFE) && (vCounter < 0xFFFF)); // Wait till mark(0xFE) is received
 80040ca:	7b7b      	ldrb	r3, [r7, #13]
 80040cc:	2bfe      	cmp	r3, #254	; 0xfe
 80040ce:	d004      	beq.n	80040da <SD_SPI_Read_Block+0x4a>
 80040d0:	89fb      	ldrh	r3, [r7, #14]
 80040d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d1f0      	bne.n	80040bc <SD_SPI_Read_Block+0x2c>
  if (vCounter >= 0xFFFF) return 5;	 //	 Error
 80040da:	89fb      	ldrh	r3, [r7, #14]
 80040dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d101      	bne.n	80040e8 <SD_SPI_Read_Block+0x58>
 80040e4:	2305      	movs	r3, #5
 80040e6:	e015      	b.n	8004114 <SD_SPI_Read_Block+0x84>

  for (vCounter = 0; vCounter<512; vCounter++) buff[vCounter]=SPI_ReceiveByte(); // Write data to the buffer
 80040e8:	2300      	movs	r3, #0
 80040ea:	81fb      	strh	r3, [r7, #14]
 80040ec:	e009      	b.n	8004102 <SD_SPI_Read_Block+0x72>
 80040ee:	89fb      	ldrh	r3, [r7, #14]
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	18d4      	adds	r4, r2, r3
 80040f4:	f7ff ff29 	bl	8003f4a <SPI_ReceiveByte>
 80040f8:	4603      	mov	r3, r0
 80040fa:	7023      	strb	r3, [r4, #0]
 80040fc:	89fb      	ldrh	r3, [r7, #14]
 80040fe:	3301      	adds	r3, #1
 8004100:	81fb      	strh	r3, [r7, #14]
 8004102:	89fb      	ldrh	r3, [r7, #14]
 8004104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004108:	d3f1      	bcc.n	80040ee <SD_SPI_Read_Block+0x5e>
  SPI_Release(); // Skip CRC
 800410a:	f7ff ff2b 	bl	8003f64 <SPI_Release>
  SPI_Release();
 800410e:	f7ff ff29 	bl	8003f64 <SPI_Release>

  return 0;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	bd90      	pop	{r4, r7, pc}

0800411c <SD_SPI_Write_Block>:

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SD_SPI_Write_Block (uint8_t *buff, uint32_t lba)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  uint8_t vResult;
  uint16_t vCounter;

  vResult = SD_SPI_Cmd(CMD24, lba);
 8004126:	6839      	ldr	r1, [r7, #0]
 8004128:	2058      	movs	r0, #88	; 0x58
 800412a:	f7ff ff47 	bl	8003fbc <SD_SPI_Cmd>
 800412e:	4603      	mov	r3, r0
 8004130:	737b      	strb	r3, [r7, #13]

  if(vResult != 0x00) return 6; // Error
 8004132:	7b7b      	ldrb	r3, [r7, #13]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <SD_SPI_Write_Block+0x20>
 8004138:	2306      	movs	r3, #6
 800413a:	e03d      	b.n	80041b8 <SD_SPI_Write_Block+0x9c>

  SPI_Release();
 800413c:	f7ff ff12 	bl	8003f64 <SPI_Release>
  SPI_SendByte (0xFE); // Send transmission start mark
 8004140:	20fe      	movs	r0, #254	; 0xfe
 8004142:	f7ff fef5 	bl	8003f30 <SPI_SendByte>
  for (vCounter = 0; vCounter<512; vCounter++) SPI_SendByte(buff[vCounter]); // Write data to the SD
 8004146:	2300      	movs	r3, #0
 8004148:	81fb      	strh	r3, [r7, #14]
 800414a:	e009      	b.n	8004160 <SD_SPI_Write_Block+0x44>
 800414c:	89fb      	ldrh	r3, [r7, #14]
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4413      	add	r3, r2
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff feeb 	bl	8003f30 <SPI_SendByte>
 800415a:	89fb      	ldrh	r3, [r7, #14]
 800415c:	3301      	adds	r3, #1
 800415e:	81fb      	strh	r3, [r7, #14]
 8004160:	89fb      	ldrh	r3, [r7, #14]
 8004162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004166:	d3f1      	bcc.n	800414c <SD_SPI_Write_Block+0x30>
  SPI_Release();  // Skip CRC
 8004168:	f7ff fefc 	bl	8003f64 <SPI_Release>
  SPI_Release();
 800416c:	f7ff fefa 	bl	8003f64 <SPI_Release>
  vResult = SPI_ReceiveByte();
 8004170:	f7ff feeb 	bl	8003f4a <SPI_ReceiveByte>
 8004174:	4603      	mov	r3, r0
 8004176:	737b      	strb	r3, [r7, #13]
  if((vResult & 0x05) != 0x05) return 6; // Error  (datasheet p. 111)
 8004178:	7b7b      	ldrb	r3, [r7, #13]
 800417a:	f003 0305 	and.w	r3, r3, #5
 800417e:	2b05      	cmp	r3, #5
 8004180:	d001      	beq.n	8004186 <SD_SPI_Write_Block+0x6a>
 8004182:	2306      	movs	r3, #6
 8004184:	e018      	b.n	80041b8 <SD_SPI_Write_Block+0x9c>

  vCounter = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	81fb      	strh	r3, [r7, #14]
  do {
	  vResult=SPI_ReceiveByte();
 800418a:	f7ff fede 	bl	8003f4a <SPI_ReceiveByte>
 800418e:	4603      	mov	r3, r0
 8004190:	737b      	strb	r3, [r7, #13]
	  vCounter++;
 8004192:	89fb      	ldrh	r3, [r7, #14]
 8004194:	3301      	adds	r3, #1
 8004196:	81fb      	strh	r3, [r7, #14]
  } while ( (vResult != 0xFF)&&(vCounter<0xFFFF) );		//Wait till BUSY mode is finished
 8004198:	7b7b      	ldrb	r3, [r7, #13]
 800419a:	2bff      	cmp	r3, #255	; 0xff
 800419c:	d004      	beq.n	80041a8 <SD_SPI_Write_Block+0x8c>
 800419e:	89fb      	ldrh	r3, [r7, #14]
 80041a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d1f0      	bne.n	800418a <SD_SPI_Write_Block+0x6e>
  if (vCounter>=0xFFFF) return 6;		// Error
 80041a8:	89fb      	ldrh	r3, [r7, #14]
 80041aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d101      	bne.n	80041b6 <SD_SPI_Write_Block+0x9a>
 80041b2:	2306      	movs	r3, #6
 80041b4:	e000      	b.n	80041b8 <SD_SPI_Write_Block+0x9c>

  return 0;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <SD_SPI_GetFileInfo>:
}

/****************************************************************************************************************/
/****************************************************************************************************************/
uint8_t SD_SPI_GetFileInfo(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
	uint8_t vResult;
	DWORD free_clusters, free_sectors, total_sectors;

	if(f_mount(&SDFatFs, (TCHAR const*)USER_Path, 0))
 80041c6:	2200      	movs	r2, #0
 80041c8:	4964      	ldr	r1, [pc, #400]	; (800435c <SD_SPI_GetFileInfo+0x19c>)
 80041ca:	4865      	ldr	r0, [pc, #404]	; (8004360 <SD_SPI_GetFileInfo+0x1a0>)
 80041cc:	f00b fb74 	bl	800f8b8 <f_mount>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <SD_SPI_GetFileInfo+0x1c>
	{
		SD_Error_Handler();
 80041d6:	f000 f8e3 	bl	80043a0 <SD_Error_Handler>
 80041da:	e038      	b.n	800424e <SD_SPI_GetFileInfo+0x8e>
	}
	else
	{
		vResult = f_opendir(&sDirectory, "/");		// "/" - directory name to open
 80041dc:	4961      	ldr	r1, [pc, #388]	; (8004364 <SD_SPI_GetFileInfo+0x1a4>)
 80041de:	4862      	ldr	r0, [pc, #392]	; (8004368 <SD_SPI_GetFileInfo+0x1a8>)
 80041e0:	f00c f9a7 	bl	8010532 <f_opendir>
 80041e4:	4603      	mov	r3, r0
 80041e6:	73fb      	strb	r3, [r7, #15]

		if (vResult == FR_OK)
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d12c      	bne.n	8004248 <SD_SPI_GetFileInfo+0x88>
		{
			while(1)
			{
				vResult = f_readdir(&sDirectory, &sFileInfo);
 80041ee:	495f      	ldr	r1, [pc, #380]	; (800436c <SD_SPI_GetFileInfo+0x1ac>)
 80041f0:	485d      	ldr	r0, [pc, #372]	; (8004368 <SD_SPI_GetFileInfo+0x1a8>)
 80041f2:	f00c fa37 	bl	8010664 <f_readdir>
 80041f6:	4603      	mov	r3, r0
 80041f8:	73fb      	strb	r3, [r7, #15]

				if ((vResult == FR_OK) && (sFileInfo.fname[0]))
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d123      	bne.n	8004248 <SD_SPI_GetFileInfo+0x88>
 8004200:	4b5a      	ldr	r3, [pc, #360]	; (800436c <SD_SPI_GetFileInfo+0x1ac>)
 8004202:	7d9b      	ldrb	r3, [r3, #22]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01f      	beq.n	8004248 <SD_SPI_GetFileInfo+0x88>
				{
					HAL_UART_Transmit(&huart3, (uint8_t*)sFileInfo.fname, strlen((char*)sFileInfo.fname), 0x1000);
 8004208:	4859      	ldr	r0, [pc, #356]	; (8004370 <SD_SPI_GetFileInfo+0x1b0>)
 800420a:	f7fb ffe1 	bl	80001d0 <strlen>
 800420e:	4603      	mov	r3, r0
 8004210:	b29a      	uxth	r2, r3
 8004212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004216:	4956      	ldr	r1, [pc, #344]	; (8004370 <SD_SPI_GetFileInfo+0x1b0>)
 8004218:	4856      	ldr	r0, [pc, #344]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 800421a:	f004 fe38 	bl	8008e8e <HAL_UART_Transmit>

					if(sFileInfo.fattrib & AM_DIR)
 800421e:	4b53      	ldr	r3, [pc, #332]	; (800436c <SD_SPI_GetFileInfo+0x1ac>)
 8004220:	7a1b      	ldrb	r3, [r3, #8]
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	2b00      	cmp	r3, #0
 8004228:	d006      	beq.n	8004238 <SD_SPI_GetFileInfo+0x78>
					{
						HAL_UART_Transmit(&huart3, (uint8_t*)"  [DIR]", 7, 0x1000);
 800422a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800422e:	2207      	movs	r2, #7
 8004230:	4951      	ldr	r1, [pc, #324]	; (8004378 <SD_SPI_GetFileInfo+0x1b8>)
 8004232:	4850      	ldr	r0, [pc, #320]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 8004234:	f004 fe2b 	bl	8008e8e <HAL_UART_Transmit>
					}
				}
				else break;

				HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, 0x1000);
 8004238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800423c:	2202      	movs	r2, #2
 800423e:	494f      	ldr	r1, [pc, #316]	; (800437c <SD_SPI_GetFileInfo+0x1bc>)
 8004240:	484c      	ldr	r0, [pc, #304]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 8004242:	f004 fe24 	bl	8008e8e <HAL_UART_Transmit>
				vResult = f_readdir(&sDirectory, &sFileInfo);
 8004246:	e7d2      	b.n	80041ee <SD_SPI_GetFileInfo+0x2e>
			}
		}
		f_closedir(&sDirectory);
 8004248:	4847      	ldr	r0, [pc, #284]	; (8004368 <SD_SPI_GetFileInfo+0x1a8>)
 800424a:	f00c f9e5 	bl	8010618 <f_closedir>
	}

	f_getfree("/", &free_clusters, &fs);
 800424e:	463b      	mov	r3, r7
 8004250:	4a4b      	ldr	r2, [pc, #300]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 8004252:	4619      	mov	r1, r3
 8004254:	4843      	ldr	r0, [pc, #268]	; (8004364 <SD_SPI_GetFileInfo+0x1a4>)
 8004256:	f00c fa42 	bl	80106de <f_getfree>

	sprintf(aStringBuffer, "free_clusters: %lu\r\n", free_clusters);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	461a      	mov	r2, r3
 800425e:	4949      	ldr	r1, [pc, #292]	; (8004384 <SD_SPI_GetFileInfo+0x1c4>)
 8004260:	4849      	ldr	r0, [pc, #292]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004262:	f00d f8d1 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 8004266:	4848      	ldr	r0, [pc, #288]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004268:	f7fb ffb2 	bl	80001d0 <strlen>
 800426c:	4603      	mov	r3, r0
 800426e:	b29a      	uxth	r2, r3
 8004270:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004274:	4944      	ldr	r1, [pc, #272]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004276:	483f      	ldr	r0, [pc, #252]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 8004278:	f004 fe09 	bl	8008e8e <HAL_UART_Transmit>

	sprintf(aStringBuffer,"n_fatent: %lu\r\n",fs->n_fatent);
 800427c:	4b40      	ldr	r3, [pc, #256]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	461a      	mov	r2, r3
 8004284:	4941      	ldr	r1, [pc, #260]	; (800438c <SD_SPI_GetFileInfo+0x1cc>)
 8004286:	4840      	ldr	r0, [pc, #256]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004288:	f00d f8be 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 800428c:	483e      	ldr	r0, [pc, #248]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 800428e:	f7fb ff9f 	bl	80001d0 <strlen>
 8004292:	4603      	mov	r3, r0
 8004294:	b29a      	uxth	r2, r3
 8004296:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800429a:	493b      	ldr	r1, [pc, #236]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 800429c:	4835      	ldr	r0, [pc, #212]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 800429e:	f004 fdf6 	bl	8008e8e <HAL_UART_Transmit>

	sprintf(aStringBuffer,"fs_csize: %d\r\n",fs->csize);
 80042a2:	4b37      	ldr	r3, [pc, #220]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	895b      	ldrh	r3, [r3, #10]
 80042a8:	461a      	mov	r2, r3
 80042aa:	4939      	ldr	r1, [pc, #228]	; (8004390 <SD_SPI_GetFileInfo+0x1d0>)
 80042ac:	4836      	ldr	r0, [pc, #216]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042ae:	f00d f8ab 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 80042b2:	4835      	ldr	r0, [pc, #212]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042b4:	f7fb ff8c 	bl	80001d0 <strlen>
 80042b8:	4603      	mov	r3, r0
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042c0:	4931      	ldr	r1, [pc, #196]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042c2:	482c      	ldr	r0, [pc, #176]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 80042c4:	f004 fde3 	bl	8008e8e <HAL_UART_Transmit>

	total_sectors = (fs->n_fatent - 2) * fs->csize;
 80042c8:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	3b02      	subs	r3, #2
 80042d0:	4a2b      	ldr	r2, [pc, #172]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	8952      	ldrh	r2, [r2, #10]
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	60bb      	str	r3, [r7, #8]
	sprintf(aStringBuffer, "total_sectors: %lu\r\n", total_sectors);
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	492d      	ldr	r1, [pc, #180]	; (8004394 <SD_SPI_GetFileInfo+0x1d4>)
 80042e0:	4829      	ldr	r0, [pc, #164]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042e2:	f00d f891 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 80042e6:	4828      	ldr	r0, [pc, #160]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042e8:	f7fb ff72 	bl	80001d0 <strlen>
 80042ec:	4603      	mov	r3, r0
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042f4:	4924      	ldr	r1, [pc, #144]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 80042f6:	481f      	ldr	r0, [pc, #124]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 80042f8:	f004 fdc9 	bl	8008e8e <HAL_UART_Transmit>

	free_sectors = free_clusters * fs->csize;
 80042fc:	4b20      	ldr	r3, [pc, #128]	; (8004380 <SD_SPI_GetFileInfo+0x1c0>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	895b      	ldrh	r3, [r3, #10]
 8004302:	461a      	mov	r2, r3
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	fb02 f303 	mul.w	r3, r2, r3
 800430a:	607b      	str	r3, [r7, #4]
	sprintf(aStringBuffer, "free_sectors: %lu\r\n", free_sectors);
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	4922      	ldr	r1, [pc, #136]	; (8004398 <SD_SPI_GetFileInfo+0x1d8>)
 8004310:	481d      	ldr	r0, [pc, #116]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004312:	f00d f879 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 8004316:	481c      	ldr	r0, [pc, #112]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004318:	f7fb ff5a 	bl	80001d0 <strlen>
 800431c:	4603      	mov	r3, r0
 800431e:	b29a      	uxth	r2, r3
 8004320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004324:	4918      	ldr	r1, [pc, #96]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004326:	4813      	ldr	r0, [pc, #76]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 8004328:	f004 fdb1 	bl	8008e8e <HAL_UART_Transmit>

	sprintf(aStringBuffer, "%lu KB total drive space.\r\n%lu KB available.\r\n", (free_sectors / 2), (total_sectors / 2));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	085a      	lsrs	r2, r3, #1
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	085b      	lsrs	r3, r3, #1
 8004334:	4919      	ldr	r1, [pc, #100]	; (800439c <SD_SPI_GetFileInfo+0x1dc>)
 8004336:	4814      	ldr	r0, [pc, #80]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 8004338:	f00d f866 	bl	8011408 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)aStringBuffer, strlen(aStringBuffer), 0x1000);
 800433c:	4812      	ldr	r0, [pc, #72]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 800433e:	f7fb ff47 	bl	80001d0 <strlen>
 8004342:	4603      	mov	r3, r0
 8004344:	b29a      	uxth	r2, r3
 8004346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800434a:	490f      	ldr	r1, [pc, #60]	; (8004388 <SD_SPI_GetFileInfo+0x1c8>)
 800434c:	4809      	ldr	r0, [pc, #36]	; (8004374 <SD_SPI_GetFileInfo+0x1b4>)
 800434e:	f004 fd9e 	bl	8008e8e <HAL_UART_Transmit>

	return 0;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	20001c74 	.word	0x20001c74
 8004360:	20000590 	.word	0x20000590
 8004364:	08011b90 	.word	0x08011b90
 8004368:	20002dc8 	.word	0x20002dc8
 800436c:	20002cb0 	.word	0x20002cb0
 8004370:	20002cc6 	.word	0x20002cc6
 8004374:	20001c14 	.word	0x20001c14
 8004378:	08011b94 	.word	0x08011b94
 800437c:	08011b9c 	.word	0x08011b9c
 8004380:	20001c78 	.word	0x20001c78
 8004384:	08011ba0 	.word	0x08011ba0
 8004388:	20002dfc 	.word	0x20002dfc
 800438c:	08011bb8 	.word	0x08011bb8
 8004390:	08011bc8 	.word	0x08011bc8
 8004394:	08011bd8 	.word	0x08011bd8
 8004398:	08011bf0 	.word	0x08011bf0
 800439c:	08011c04 	.word	0x08011c04

080043a0 <SD_Error_Handler>:

/****************************************************************************************************************/
/****************************************************************************************************************/
void SD_Error_Handler(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
	LED_Red_ON;
 80043a4:	2201      	movs	r2, #1
 80043a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043aa:	4802      	ldr	r0, [pc, #8]	; (80043b4 <SD_Error_Handler+0x14>)
 80043ac:	f000 ffe2 	bl	8005374 <HAL_GPIO_WritePin>
	//while(1);
}
 80043b0:	bf00      	nop
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40020c00 	.word	0x40020c00

080043b8 <update_all_leds>:
	}
}
// -----------------------------------------------------------------------------------------------------------
//
void update_all_leds(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
	// SET RED LEDs (PWM)
	set_duty_cycle_stop_left_5(frame_buffer[start_evenled + 16 ]);
 80043bc:	4b31      	ldr	r3, [pc, #196]	; (8004484 <update_all_leds+0xcc>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3310      	adds	r3, #16
 80043c2:	4a31      	ldr	r2, [pc, #196]	; (8004488 <update_all_leds+0xd0>)
 80043c4:	5cd3      	ldrb	r3, [r2, r3]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7fc fc92 	bl	8000cf0 <set_duty_cycle_stop_left_5>
	set_duty_cycle_stop_left_4(frame_buffer[start_evenled + 12 ]);
 80043cc:	4b2d      	ldr	r3, [pc, #180]	; (8004484 <update_all_leds+0xcc>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	330c      	adds	r3, #12
 80043d2:	4a2d      	ldr	r2, [pc, #180]	; (8004488 <update_all_leds+0xd0>)
 80043d4:	5cd3      	ldrb	r3, [r2, r3]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fc fc7a 	bl	8000cd0 <set_duty_cycle_stop_left_4>
	set_duty_cycle_stop_left_3(frame_buffer[start_evenled + 8 ]);
 80043dc:	4b29      	ldr	r3, [pc, #164]	; (8004484 <update_all_leds+0xcc>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3308      	adds	r3, #8
 80043e2:	4a29      	ldr	r2, [pc, #164]	; (8004488 <update_all_leds+0xd0>)
 80043e4:	5cd3      	ldrb	r3, [r2, r3]
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fc fc62 	bl	8000cb0 <set_duty_cycle_stop_left_3>
	set_duty_cycle_stop_left_2(frame_buffer[start_evenled + 4 ]);
 80043ec:	4b25      	ldr	r3, [pc, #148]	; (8004484 <update_all_leds+0xcc>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3304      	adds	r3, #4
 80043f2:	4a25      	ldr	r2, [pc, #148]	; (8004488 <update_all_leds+0xd0>)
 80043f4:	5cd3      	ldrb	r3, [r2, r3]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc fc4a 	bl	8000c90 <set_duty_cycle_stop_left_2>
	set_duty_cycle_stop_left_1(frame_buffer[start_evenled]);
 80043fc:	4b21      	ldr	r3, [pc, #132]	; (8004484 <update_all_leds+0xcc>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a21      	ldr	r2, [pc, #132]	; (8004488 <update_all_leds+0xd0>)
 8004402:	5cd3      	ldrb	r3, [r2, r3]
 8004404:	4618      	mov	r0, r3
 8004406:	f7fc fc33 	bl	8000c70 <set_duty_cycle_stop_left_1>

	set_duty_cycle_stop_ritht_1(frame_buffer[start_evenled + 20 ]);
 800440a:	4b1e      	ldr	r3, [pc, #120]	; (8004484 <update_all_leds+0xcc>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3314      	adds	r3, #20
 8004410:	4a1d      	ldr	r2, [pc, #116]	; (8004488 <update_all_leds+0xd0>)
 8004412:	5cd3      	ldrb	r3, [r2, r3]
 8004414:	4618      	mov	r0, r3
 8004416:	f7fc fc7b 	bl	8000d10 <set_duty_cycle_stop_ritht_1>
	set_duty_cycle_stop_ritht_2(frame_buffer[start_evenled + 24 ]);
 800441a:	4b1a      	ldr	r3, [pc, #104]	; (8004484 <update_all_leds+0xcc>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	3318      	adds	r3, #24
 8004420:	4a19      	ldr	r2, [pc, #100]	; (8004488 <update_all_leds+0xd0>)
 8004422:	5cd3      	ldrb	r3, [r2, r3]
 8004424:	4618      	mov	r0, r3
 8004426:	f7fc fc83 	bl	8000d30 <set_duty_cycle_stop_ritht_2>
	set_duty_cycle_stop_ritht_3(frame_buffer[start_evenled + 28 ]);
 800442a:	4b16      	ldr	r3, [pc, #88]	; (8004484 <update_all_leds+0xcc>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	331c      	adds	r3, #28
 8004430:	4a15      	ldr	r2, [pc, #84]	; (8004488 <update_all_leds+0xd0>)
 8004432:	5cd3      	ldrb	r3, [r2, r3]
 8004434:	4618      	mov	r0, r3
 8004436:	f7fc fc8b 	bl	8000d50 <set_duty_cycle_stop_ritht_3>
	set_duty_cycle_stop_ritht_4(frame_buffer[start_evenled + 32 ]);
 800443a:	4b12      	ldr	r3, [pc, #72]	; (8004484 <update_all_leds+0xcc>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	3320      	adds	r3, #32
 8004440:	4a11      	ldr	r2, [pc, #68]	; (8004488 <update_all_leds+0xd0>)
 8004442:	5cd3      	ldrb	r3, [r2, r3]
 8004444:	4618      	mov	r0, r3
 8004446:	f7fc fc93 	bl	8000d70 <set_duty_cycle_stop_ritht_4>
	set_duty_cycle_stop_ritht_5(frame_buffer[start_evenled + 36 ]);
 800444a:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <update_all_leds+0xcc>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	3324      	adds	r3, #36	; 0x24
 8004450:	4a0d      	ldr	r2, [pc, #52]	; (8004488 <update_all_leds+0xd0>)
 8004452:	5cd3      	ldrb	r3, [r2, r3]
 8004454:	4618      	mov	r0, r3
 8004456:	f7fc fc9b 	bl	8000d90 <set_duty_cycle_stop_ritht_5>

	while (!ARGB_Show_left());  		// Update RGBW LEDs    	(Takes time around 17 us)
 800445a:	bf00      	nop
 800445c:	f7fc ffee 	bl	800143c <ARGB_Show_left>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0fa      	beq.n	800445c <update_all_leds+0xa4>
	while (!ARGB_Show_right());  		// Update RGBW LEDs		(Takes time around 17 us)
 8004466:	bf00      	nop
 8004468:	f7fd f9b4 	bl	80017d4 <ARGB_Show_right>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d0fa      	beq.n	8004468 <update_all_leds+0xb0>

	interrupt_flag = 0;					// Tim 13
 8004472:	4b06      	ldr	r3, [pc, #24]	; (800448c <update_all_leds+0xd4>)
 8004474:	2200      	movs	r2, #0
 8004476:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOE, TEST_OUTPUT_1_Pin);		// For debug (for measure frequency updates of frames)
 8004478:	2104      	movs	r1, #4
 800447a:	4805      	ldr	r0, [pc, #20]	; (8004490 <update_all_leds+0xd8>)
 800447c:	f000 ff93 	bl	80053a6 <HAL_GPIO_TogglePin>
}
 8004480:	bf00      	nop
 8004482:	bd80      	pop	{r7, pc}
 8004484:	2000000c 	.word	0x2000000c
 8004488:	200015dc 	.word	0x200015dc
 800448c:	200015d7 	.word	0x200015d7
 8004490:	40021000 	.word	0x40021000

08004494 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004494:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004498:	480d      	ldr	r0, [pc, #52]	; (80044d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800449a:	490e      	ldr	r1, [pc, #56]	; (80044d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800449c:	4a0e      	ldr	r2, [pc, #56]	; (80044d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800449e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044a0:	e002      	b.n	80044a8 <LoopCopyDataInit>

080044a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044a6:	3304      	adds	r3, #4

080044a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044ac:	d3f9      	bcc.n	80044a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044ae:	4a0b      	ldr	r2, [pc, #44]	; (80044dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80044b0:	4c0b      	ldr	r4, [pc, #44]	; (80044e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80044b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044b4:	e001      	b.n	80044ba <LoopFillZerobss>

080044b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044b8:	3204      	adds	r2, #4

080044ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044bc:	d3fb      	bcc.n	80044b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044be:	f7ff fc27 	bl	8003d10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044c2:	f00c fe75 	bl	80111b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044c6:	f7fe fa2d 	bl	8002924 <main>
  bx  lr    
 80044ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80044cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044d4:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 80044d8:	08012130 	.word	0x08012130
  ldr r2, =_sbss
 80044dc:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80044e0:	2000396c 	.word	0x2000396c

080044e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044e4:	e7fe      	b.n	80044e4 <ADC_IRQHandler>
	...

080044e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044ec:	4b0e      	ldr	r3, [pc, #56]	; (8004528 <HAL_Init+0x40>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a0d      	ldr	r2, [pc, #52]	; (8004528 <HAL_Init+0x40>)
 80044f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044f8:	4b0b      	ldr	r3, [pc, #44]	; (8004528 <HAL_Init+0x40>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a0a      	ldr	r2, [pc, #40]	; (8004528 <HAL_Init+0x40>)
 80044fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004504:	4b08      	ldr	r3, [pc, #32]	; (8004528 <HAL_Init+0x40>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a07      	ldr	r2, [pc, #28]	; (8004528 <HAL_Init+0x40>)
 800450a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800450e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004510:	2003      	movs	r0, #3
 8004512:	f000 f94f 	bl	80047b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004516:	2000      	movs	r0, #0
 8004518:	f000 f808 	bl	800452c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800451c:	f7ff f888 	bl	8003630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	40023c00 	.word	0x40023c00

0800452c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004534:	4b12      	ldr	r3, [pc, #72]	; (8004580 <HAL_InitTick+0x54>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b12      	ldr	r3, [pc, #72]	; (8004584 <HAL_InitTick+0x58>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	4619      	mov	r1, r3
 800453e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004542:	fbb3 f3f1 	udiv	r3, r3, r1
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f967 	bl	800481e <HAL_SYSTICK_Config>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e00e      	b.n	8004578 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b0f      	cmp	r3, #15
 800455e:	d80a      	bhi.n	8004576 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004560:	2200      	movs	r2, #0
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004568:	f000 f92f 	bl	80047ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800456c:	4a06      	ldr	r2, [pc, #24]	; (8004588 <HAL_InitTick+0x5c>)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	e000      	b.n	8004578 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
}
 8004578:	4618      	mov	r0, r3
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	20000004 	.word	0x20000004
 8004584:	20000024 	.word	0x20000024
 8004588:	20000020 	.word	0x20000020

0800458c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004590:	4b06      	ldr	r3, [pc, #24]	; (80045ac <HAL_IncTick+0x20>)
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	461a      	mov	r2, r3
 8004596:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <HAL_IncTick+0x24>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4413      	add	r3, r2
 800459c:	4a04      	ldr	r2, [pc, #16]	; (80045b0 <HAL_IncTick+0x24>)
 800459e:	6013      	str	r3, [r2, #0]
}
 80045a0:	bf00      	nop
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	20000024 	.word	0x20000024
 80045b0:	2000303c 	.word	0x2000303c

080045b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return uwTick;
 80045b8:	4b03      	ldr	r3, [pc, #12]	; (80045c8 <HAL_GetTick+0x14>)
 80045ba:	681b      	ldr	r3, [r3, #0]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	2000303c 	.word	0x2000303c

080045cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045d4:	f7ff ffee 	bl	80045b4 <HAL_GetTick>
 80045d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045e4:	d005      	beq.n	80045f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045e6:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <HAL_Delay+0x44>)
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4413      	add	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045f2:	bf00      	nop
 80045f4:	f7ff ffde 	bl	80045b4 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	429a      	cmp	r2, r3
 8004602:	d8f7      	bhi.n	80045f4 <HAL_Delay+0x28>
  {
  }
}
 8004604:	bf00      	nop
 8004606:	bf00      	nop
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	20000024 	.word	0x20000024

08004614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004624:	4b0c      	ldr	r3, [pc, #48]	; (8004658 <__NVIC_SetPriorityGrouping+0x44>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004630:	4013      	ands	r3, r2
 8004632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800463c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004646:	4a04      	ldr	r2, [pc, #16]	; (8004658 <__NVIC_SetPriorityGrouping+0x44>)
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	60d3      	str	r3, [r2, #12]
}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	e000ed00 	.word	0xe000ed00

0800465c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004660:	4b04      	ldr	r3, [pc, #16]	; (8004674 <__NVIC_GetPriorityGrouping+0x18>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	0a1b      	lsrs	r3, r3, #8
 8004666:	f003 0307 	and.w	r3, r3, #7
}
 800466a:	4618      	mov	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	e000ed00 	.word	0xe000ed00

08004678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	2b00      	cmp	r3, #0
 8004688:	db0b      	blt.n	80046a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800468a:	79fb      	ldrb	r3, [r7, #7]
 800468c:	f003 021f 	and.w	r2, r3, #31
 8004690:	4907      	ldr	r1, [pc, #28]	; (80046b0 <__NVIC_EnableIRQ+0x38>)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	2001      	movs	r0, #1
 800469a:	fa00 f202 	lsl.w	r2, r0, r2
 800469e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046a2:	bf00      	nop
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	e000e100 	.word	0xe000e100

080046b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	4603      	mov	r3, r0
 80046bc:	6039      	str	r1, [r7, #0]
 80046be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	db0a      	blt.n	80046de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	490c      	ldr	r1, [pc, #48]	; (8004700 <__NVIC_SetPriority+0x4c>)
 80046ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d2:	0112      	lsls	r2, r2, #4
 80046d4:	b2d2      	uxtb	r2, r2
 80046d6:	440b      	add	r3, r1
 80046d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046dc:	e00a      	b.n	80046f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	b2da      	uxtb	r2, r3
 80046e2:	4908      	ldr	r1, [pc, #32]	; (8004704 <__NVIC_SetPriority+0x50>)
 80046e4:	79fb      	ldrb	r3, [r7, #7]
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	3b04      	subs	r3, #4
 80046ec:	0112      	lsls	r2, r2, #4
 80046ee:	b2d2      	uxtb	r2, r2
 80046f0:	440b      	add	r3, r1
 80046f2:	761a      	strb	r2, [r3, #24]
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	e000e100 	.word	0xe000e100
 8004704:	e000ed00 	.word	0xe000ed00

08004708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004708:	b480      	push	{r7}
 800470a:	b089      	sub	sp, #36	; 0x24
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f1c3 0307 	rsb	r3, r3, #7
 8004722:	2b04      	cmp	r3, #4
 8004724:	bf28      	it	cs
 8004726:	2304      	movcs	r3, #4
 8004728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	3304      	adds	r3, #4
 800472e:	2b06      	cmp	r3, #6
 8004730:	d902      	bls.n	8004738 <NVIC_EncodePriority+0x30>
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	3b03      	subs	r3, #3
 8004736:	e000      	b.n	800473a <NVIC_EncodePriority+0x32>
 8004738:	2300      	movs	r3, #0
 800473a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800473c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	43da      	mvns	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	401a      	ands	r2, r3
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004750:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	fa01 f303 	lsl.w	r3, r1, r3
 800475a:	43d9      	mvns	r1, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004760:	4313      	orrs	r3, r2
         );
}
 8004762:	4618      	mov	r0, r3
 8004764:	3724      	adds	r7, #36	; 0x24
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3b01      	subs	r3, #1
 800477c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004780:	d301      	bcc.n	8004786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004782:	2301      	movs	r3, #1
 8004784:	e00f      	b.n	80047a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004786:	4a0a      	ldr	r2, [pc, #40]	; (80047b0 <SysTick_Config+0x40>)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3b01      	subs	r3, #1
 800478c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800478e:	210f      	movs	r1, #15
 8004790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004794:	f7ff ff8e 	bl	80046b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004798:	4b05      	ldr	r3, [pc, #20]	; (80047b0 <SysTick_Config+0x40>)
 800479a:	2200      	movs	r2, #0
 800479c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800479e:	4b04      	ldr	r3, [pc, #16]	; (80047b0 <SysTick_Config+0x40>)
 80047a0:	2207      	movs	r2, #7
 80047a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	e000e010 	.word	0xe000e010

080047b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff ff29 	bl	8004614 <__NVIC_SetPriorityGrouping>
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b086      	sub	sp, #24
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	4603      	mov	r3, r0
 80047d2:	60b9      	str	r1, [r7, #8]
 80047d4:	607a      	str	r2, [r7, #4]
 80047d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047d8:	2300      	movs	r3, #0
 80047da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047dc:	f7ff ff3e 	bl	800465c <__NVIC_GetPriorityGrouping>
 80047e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	68b9      	ldr	r1, [r7, #8]
 80047e6:	6978      	ldr	r0, [r7, #20]
 80047e8:	f7ff ff8e 	bl	8004708 <NVIC_EncodePriority>
 80047ec:	4602      	mov	r2, r0
 80047ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047f2:	4611      	mov	r1, r2
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff ff5d 	bl	80046b4 <__NVIC_SetPriority>
}
 80047fa:	bf00      	nop
 80047fc:	3718      	adds	r7, #24
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b082      	sub	sp, #8
 8004806:	af00      	add	r7, sp, #0
 8004808:	4603      	mov	r3, r0
 800480a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800480c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004810:	4618      	mov	r0, r3
 8004812:	f7ff ff31 	bl	8004678 <__NVIC_EnableIRQ>
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff ffa2 	bl	8004770 <SysTick_Config>
 800482c:	4603      	mov	r3, r0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3708      	adds	r7, #8
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004844:	f7ff feb6 	bl	80045b4 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e099      	b.n	8004988 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0201 	bic.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004874:	e00f      	b.n	8004896 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004876:	f7ff fe9d 	bl	80045b4 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	2b05      	cmp	r3, #5
 8004882:	d908      	bls.n	8004896 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2203      	movs	r2, #3
 800488e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e078      	b.n	8004988 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1e8      	bne.n	8004876 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	4b38      	ldr	r3, [pc, #224]	; (8004990 <HAL_DMA_Init+0x158>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d107      	bne.n	8004900 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f8:	4313      	orrs	r3, r2
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f023 0307 	bic.w	r3, r3, #7
 8004916:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	4313      	orrs	r3, r2
 8004920:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	2b04      	cmp	r3, #4
 8004928:	d117      	bne.n	800495a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00e      	beq.n	800495a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 fb01 	bl	8004f44 <DMA_CheckFifoParam>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2240      	movs	r2, #64	; 0x40
 800494c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004956:	2301      	movs	r3, #1
 8004958:	e016      	b.n	8004988 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fab8 	bl	8004ed8 <DMA_CalcBaseAndBitshift>
 8004968:	4603      	mov	r3, r0
 800496a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004970:	223f      	movs	r2, #63	; 0x3f
 8004972:	409a      	lsls	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3718      	adds	r7, #24
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	f010803f 	.word	0xf010803f

08004994 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_DMA_Start_IT+0x26>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e040      	b.n	8004a3c <HAL_DMA_Start_IT+0xa8>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d12f      	bne.n	8004a2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2202      	movs	r2, #2
 80049d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	68b9      	ldr	r1, [r7, #8]
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fa4a 	bl	8004e7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ec:	223f      	movs	r2, #63	; 0x3f
 80049ee:	409a      	lsls	r2, r3
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0216 	orr.w	r2, r2, #22
 8004a02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d007      	beq.n	8004a1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0208 	orr.w	r2, r2, #8
 8004a1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	e005      	b.n	8004a3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a36:	2302      	movs	r3, #2
 8004a38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a52:	f7ff fdaf 	bl	80045b4 <HAL_GetTick>
 8004a56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d008      	beq.n	8004a76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2280      	movs	r2, #128	; 0x80
 8004a68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e052      	b.n	8004b1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0216 	bic.w	r2, r2, #22
 8004a84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695a      	ldr	r2, [r3, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d103      	bne.n	8004aa6 <HAL_DMA_Abort+0x62>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d007      	beq.n	8004ab6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0208 	bic.w	r2, r2, #8
 8004ab4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0201 	bic.w	r2, r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ac6:	e013      	b.n	8004af0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ac8:	f7ff fd74 	bl	80045b4 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b05      	cmp	r3, #5
 8004ad4:	d90c      	bls.n	8004af0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2220      	movs	r2, #32
 8004ada:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2203      	movs	r2, #3
 8004ae0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e015      	b.n	8004b1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e4      	bne.n	8004ac8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b02:	223f      	movs	r2, #63	; 0x3f
 8004b04:	409a      	lsls	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d004      	beq.n	8004b42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2280      	movs	r2, #128	; 0x80
 8004b3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e00c      	b.n	8004b5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2205      	movs	r2, #5
 8004b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0201 	bic.w	r2, r2, #1
 8004b58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b74:	4b8e      	ldr	r3, [pc, #568]	; (8004db0 <HAL_DMA_IRQHandler+0x248>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a8e      	ldr	r2, [pc, #568]	; (8004db4 <HAL_DMA_IRQHandler+0x24c>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	0a9b      	lsrs	r3, r3, #10
 8004b80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2208      	movs	r2, #8
 8004b94:	409a      	lsls	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d01a      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d013      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0204 	bic.w	r2, r2, #4
 8004bba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	409a      	lsls	r2, r3
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bcc:	f043 0201 	orr.w	r2, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd8:	2201      	movs	r2, #1
 8004bda:	409a      	lsls	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4013      	ands	r3, r2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d012      	beq.n	8004c0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00b      	beq.n	8004c0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	409a      	lsls	r2, r3
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c02:	f043 0202 	orr.w	r2, r3, #2
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0e:	2204      	movs	r2, #4
 8004c10:	409a      	lsls	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	4013      	ands	r3, r2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d012      	beq.n	8004c40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00b      	beq.n	8004c40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2c:	2204      	movs	r2, #4
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c38:	f043 0204 	orr.w	r2, r3, #4
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c44:	2210      	movs	r2, #16
 8004c46:	409a      	lsls	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d043      	beq.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d03c      	beq.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c62:	2210      	movs	r2, #16
 8004c64:	409a      	lsls	r2, r3
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d018      	beq.n	8004caa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d108      	bne.n	8004c98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d024      	beq.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	4798      	blx	r3
 8004c96:	e01f      	b.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	4798      	blx	r3
 8004ca8:	e016      	b.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d107      	bne.n	8004cc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f022 0208 	bic.w	r2, r2, #8
 8004cc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cdc:	2220      	movs	r2, #32
 8004cde:	409a      	lsls	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 808f 	beq.w	8004e08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 8087 	beq.w	8004e08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cfe:	2220      	movs	r2, #32
 8004d00:	409a      	lsls	r2, r3
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b05      	cmp	r3, #5
 8004d10:	d136      	bne.n	8004d80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0216 	bic.w	r2, r2, #22
 8004d20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d103      	bne.n	8004d42 <HAL_DMA_IRQHandler+0x1da>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d007      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0208 	bic.w	r2, r2, #8
 8004d50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d56:	223f      	movs	r2, #63	; 0x3f
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d07e      	beq.n	8004e74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	4798      	blx	r3
        }
        return;
 8004d7e:	e079      	b.n	8004e74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d01d      	beq.n	8004dca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10d      	bne.n	8004db8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d031      	beq.n	8004e08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	4798      	blx	r3
 8004dac:	e02c      	b.n	8004e08 <HAL_DMA_IRQHandler+0x2a0>
 8004dae:	bf00      	nop
 8004db0:	20000004 	.word	0x20000004
 8004db4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d023      	beq.n	8004e08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	4798      	blx	r3
 8004dc8:	e01e      	b.n	8004e08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10f      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0210 	bic.w	r2, r2, #16
 8004de6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d032      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d022      	beq.n	8004e62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2205      	movs	r2, #5
 8004e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f022 0201 	bic.w	r2, r2, #1
 8004e32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	3301      	adds	r3, #1
 8004e38:	60bb      	str	r3, [r7, #8]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d307      	bcc.n	8004e50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1f2      	bne.n	8004e34 <HAL_DMA_IRQHandler+0x2cc>
 8004e4e:	e000      	b.n	8004e52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004e50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	4798      	blx	r3
 8004e72:	e000      	b.n	8004e76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e74:	bf00      	nop
    }
  }
}
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
 8004e88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	2b40      	cmp	r3, #64	; 0x40
 8004ea8:	d108      	bne.n	8004ebc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004eba:	e007      	b.n	8004ecc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	60da      	str	r2, [r3, #12]
}
 8004ecc:	bf00      	nop
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	3b10      	subs	r3, #16
 8004ee8:	4a14      	ldr	r2, [pc, #80]	; (8004f3c <DMA_CalcBaseAndBitshift+0x64>)
 8004eea:	fba2 2303 	umull	r2, r3, r2, r3
 8004eee:	091b      	lsrs	r3, r3, #4
 8004ef0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ef2:	4a13      	ldr	r2, [pc, #76]	; (8004f40 <DMA_CalcBaseAndBitshift+0x68>)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	d909      	bls.n	8004f1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f0e:	f023 0303 	bic.w	r3, r3, #3
 8004f12:	1d1a      	adds	r2, r3, #4
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	659a      	str	r2, [r3, #88]	; 0x58
 8004f18:	e007      	b.n	8004f2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f22:	f023 0303 	bic.w	r3, r3, #3
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	aaaaaaab 	.word	0xaaaaaaab
 8004f40:	08011ca4 	.word	0x08011ca4

08004f44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d11f      	bne.n	8004f9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b03      	cmp	r3, #3
 8004f62:	d856      	bhi.n	8005012 <DMA_CheckFifoParam+0xce>
 8004f64:	a201      	add	r2, pc, #4	; (adr r2, 8004f6c <DMA_CheckFifoParam+0x28>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004f7d 	.word	0x08004f7d
 8004f70:	08004f8f 	.word	0x08004f8f
 8004f74:	08004f7d 	.word	0x08004f7d
 8004f78:	08005013 	.word	0x08005013
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d046      	beq.n	8005016 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f8c:	e043      	b.n	8005016 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f96:	d140      	bne.n	800501a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f9c:	e03d      	b.n	800501a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fa6:	d121      	bne.n	8004fec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b03      	cmp	r3, #3
 8004fac:	d837      	bhi.n	800501e <DMA_CheckFifoParam+0xda>
 8004fae:	a201      	add	r2, pc, #4	; (adr r2, 8004fb4 <DMA_CheckFifoParam+0x70>)
 8004fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb4:	08004fc5 	.word	0x08004fc5
 8004fb8:	08004fcb 	.word	0x08004fcb
 8004fbc:	08004fc5 	.word	0x08004fc5
 8004fc0:	08004fdd 	.word	0x08004fdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc8:	e030      	b.n	800502c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d025      	beq.n	8005022 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fda:	e022      	b.n	8005022 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fe4:	d11f      	bne.n	8005026 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fea:	e01c      	b.n	8005026 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d903      	bls.n	8004ffa <DMA_CheckFifoParam+0xb6>
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d003      	beq.n	8005000 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ff8:	e018      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	73fb      	strb	r3, [r7, #15]
      break;
 8004ffe:	e015      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00e      	beq.n	800502a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	73fb      	strb	r3, [r7, #15]
      break;
 8005010:	e00b      	b.n	800502a <DMA_CheckFifoParam+0xe6>
      break;
 8005012:	bf00      	nop
 8005014:	e00a      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;
 8005016:	bf00      	nop
 8005018:	e008      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;
 800501a:	bf00      	nop
 800501c:	e006      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;
 800501e:	bf00      	nop
 8005020:	e004      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;
 8005022:	bf00      	nop
 8005024:	e002      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;   
 8005026:	bf00      	nop
 8005028:	e000      	b.n	800502c <DMA_CheckFifoParam+0xe8>
      break;
 800502a:	bf00      	nop
    }
  } 
  
  return status; 
 800502c:	7bfb      	ldrb	r3, [r7, #15]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop

0800503c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800503c:	b480      	push	{r7}
 800503e:	b089      	sub	sp, #36	; 0x24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800504a:	2300      	movs	r3, #0
 800504c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800504e:	2300      	movs	r3, #0
 8005050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005052:	2300      	movs	r3, #0
 8005054:	61fb      	str	r3, [r7, #28]
 8005056:	e16b      	b.n	8005330 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005058:	2201      	movs	r2, #1
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4013      	ands	r3, r2
 800506a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	429a      	cmp	r2, r3
 8005072:	f040 815a 	bne.w	800532a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	2b01      	cmp	r3, #1
 8005080:	d005      	beq.n	800508e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800508a:	2b02      	cmp	r3, #2
 800508c:	d130      	bne.n	80050f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	2203      	movs	r2, #3
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	43db      	mvns	r3, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4013      	ands	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050c4:	2201      	movs	r2, #1
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	fa02 f303 	lsl.w	r3, r2, r3
 80050cc:	43db      	mvns	r3, r3
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	4013      	ands	r3, r2
 80050d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 0201 	and.w	r2, r3, #1
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f003 0303 	and.w	r3, r3, #3
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d017      	beq.n	800512c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	2203      	movs	r2, #3
 8005108:	fa02 f303 	lsl.w	r3, r2, r3
 800510c:	43db      	mvns	r3, r3
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4013      	ands	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	005b      	lsls	r3, r3, #1
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4313      	orrs	r3, r2
 8005124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f003 0303 	and.w	r3, r3, #3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d123      	bne.n	8005180 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	08da      	lsrs	r2, r3, #3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3208      	adds	r2, #8
 8005140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005144:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f003 0307 	and.w	r3, r3, #7
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	220f      	movs	r2, #15
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	43db      	mvns	r3, r3
 8005156:	69ba      	ldr	r2, [r7, #24]
 8005158:	4013      	ands	r3, r2
 800515a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	fa02 f303 	lsl.w	r3, r2, r3
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	4313      	orrs	r3, r2
 8005170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	08da      	lsrs	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	3208      	adds	r2, #8
 800517a:	69b9      	ldr	r1, [r7, #24]
 800517c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	005b      	lsls	r3, r3, #1
 800518a:	2203      	movs	r2, #3
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	43db      	mvns	r3, r3
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	4013      	ands	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f003 0203 	and.w	r2, r3, #3
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 80b4 	beq.w	800532a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051c2:	2300      	movs	r3, #0
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	4b60      	ldr	r3, [pc, #384]	; (8005348 <HAL_GPIO_Init+0x30c>)
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	4a5f      	ldr	r2, [pc, #380]	; (8005348 <HAL_GPIO_Init+0x30c>)
 80051cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051d0:	6453      	str	r3, [r2, #68]	; 0x44
 80051d2:	4b5d      	ldr	r3, [pc, #372]	; (8005348 <HAL_GPIO_Init+0x30c>)
 80051d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051de:	4a5b      	ldr	r2, [pc, #364]	; (800534c <HAL_GPIO_Init+0x310>)
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	089b      	lsrs	r3, r3, #2
 80051e4:	3302      	adds	r3, #2
 80051e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	220f      	movs	r2, #15
 80051f6:	fa02 f303 	lsl.w	r3, r2, r3
 80051fa:	43db      	mvns	r3, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4013      	ands	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a52      	ldr	r2, [pc, #328]	; (8005350 <HAL_GPIO_Init+0x314>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d02b      	beq.n	8005262 <HAL_GPIO_Init+0x226>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a51      	ldr	r2, [pc, #324]	; (8005354 <HAL_GPIO_Init+0x318>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d025      	beq.n	800525e <HAL_GPIO_Init+0x222>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a50      	ldr	r2, [pc, #320]	; (8005358 <HAL_GPIO_Init+0x31c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d01f      	beq.n	800525a <HAL_GPIO_Init+0x21e>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a4f      	ldr	r2, [pc, #316]	; (800535c <HAL_GPIO_Init+0x320>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d019      	beq.n	8005256 <HAL_GPIO_Init+0x21a>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a4e      	ldr	r2, [pc, #312]	; (8005360 <HAL_GPIO_Init+0x324>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d013      	beq.n	8005252 <HAL_GPIO_Init+0x216>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a4d      	ldr	r2, [pc, #308]	; (8005364 <HAL_GPIO_Init+0x328>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00d      	beq.n	800524e <HAL_GPIO_Init+0x212>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a4c      	ldr	r2, [pc, #304]	; (8005368 <HAL_GPIO_Init+0x32c>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d007      	beq.n	800524a <HAL_GPIO_Init+0x20e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a4b      	ldr	r2, [pc, #300]	; (800536c <HAL_GPIO_Init+0x330>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d101      	bne.n	8005246 <HAL_GPIO_Init+0x20a>
 8005242:	2307      	movs	r3, #7
 8005244:	e00e      	b.n	8005264 <HAL_GPIO_Init+0x228>
 8005246:	2308      	movs	r3, #8
 8005248:	e00c      	b.n	8005264 <HAL_GPIO_Init+0x228>
 800524a:	2306      	movs	r3, #6
 800524c:	e00a      	b.n	8005264 <HAL_GPIO_Init+0x228>
 800524e:	2305      	movs	r3, #5
 8005250:	e008      	b.n	8005264 <HAL_GPIO_Init+0x228>
 8005252:	2304      	movs	r3, #4
 8005254:	e006      	b.n	8005264 <HAL_GPIO_Init+0x228>
 8005256:	2303      	movs	r3, #3
 8005258:	e004      	b.n	8005264 <HAL_GPIO_Init+0x228>
 800525a:	2302      	movs	r3, #2
 800525c:	e002      	b.n	8005264 <HAL_GPIO_Init+0x228>
 800525e:	2301      	movs	r3, #1
 8005260:	e000      	b.n	8005264 <HAL_GPIO_Init+0x228>
 8005262:	2300      	movs	r3, #0
 8005264:	69fa      	ldr	r2, [r7, #28]
 8005266:	f002 0203 	and.w	r2, r2, #3
 800526a:	0092      	lsls	r2, r2, #2
 800526c:	4093      	lsls	r3, r2
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	4313      	orrs	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005274:	4935      	ldr	r1, [pc, #212]	; (800534c <HAL_GPIO_Init+0x310>)
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	089b      	lsrs	r3, r3, #2
 800527a:	3302      	adds	r3, #2
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005282:	4b3b      	ldr	r3, [pc, #236]	; (8005370 <HAL_GPIO_Init+0x334>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	43db      	mvns	r3, r3
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	4013      	ands	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052a6:	4a32      	ldr	r2, [pc, #200]	; (8005370 <HAL_GPIO_Init+0x334>)
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052ac:	4b30      	ldr	r3, [pc, #192]	; (8005370 <HAL_GPIO_Init+0x334>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	43db      	mvns	r3, r3
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	4013      	ands	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052d0:	4a27      	ldr	r2, [pc, #156]	; (8005370 <HAL_GPIO_Init+0x334>)
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80052d6:	4b26      	ldr	r3, [pc, #152]	; (8005370 <HAL_GPIO_Init+0x334>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	43db      	mvns	r3, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4013      	ands	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052fa:	4a1d      	ldr	r2, [pc, #116]	; (8005370 <HAL_GPIO_Init+0x334>)
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005300:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_GPIO_Init+0x334>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	43db      	mvns	r3, r3
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	4013      	ands	r3, r2
 800530e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005324:	4a12      	ldr	r2, [pc, #72]	; (8005370 <HAL_GPIO_Init+0x334>)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	3301      	adds	r3, #1
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	2b0f      	cmp	r3, #15
 8005334:	f67f ae90 	bls.w	8005058 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	3724      	adds	r7, #36	; 0x24
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40023800 	.word	0x40023800
 800534c:	40013800 	.word	0x40013800
 8005350:	40020000 	.word	0x40020000
 8005354:	40020400 	.word	0x40020400
 8005358:	40020800 	.word	0x40020800
 800535c:	40020c00 	.word	0x40020c00
 8005360:	40021000 	.word	0x40021000
 8005364:	40021400 	.word	0x40021400
 8005368:	40021800 	.word	0x40021800
 800536c:	40021c00 	.word	0x40021c00
 8005370:	40013c00 	.word	0x40013c00

08005374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	807b      	strh	r3, [r7, #2]
 8005380:	4613      	mov	r3, r2
 8005382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005384:	787b      	ldrb	r3, [r7, #1]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800538a:	887a      	ldrh	r2, [r7, #2]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005390:	e003      	b.n	800539a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005392:	887b      	ldrh	r3, [r7, #2]
 8005394:	041a      	lsls	r2, r3, #16
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	619a      	str	r2, [r3, #24]
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b085      	sub	sp, #20
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
 80053ae:	460b      	mov	r3, r1
 80053b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80053b8:	887a      	ldrh	r2, [r7, #2]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4013      	ands	r3, r2
 80053be:	041a      	lsls	r2, r3, #16
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	43d9      	mvns	r1, r3
 80053c4:	887b      	ldrh	r3, [r7, #2]
 80053c6:	400b      	ands	r3, r1
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	619a      	str	r2, [r3, #24]
}
 80053ce:	bf00      	nop
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80053da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053dc:	b08f      	sub	sp, #60	; 0x3c
 80053de:	af0a      	add	r7, sp, #40	; 0x28
 80053e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e054      	b.n	8005496 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d106      	bne.n	800540c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f00b fc22 	bl	8010c50 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2203      	movs	r2, #3
 8005410:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541c:	2b00      	cmp	r3, #0
 800541e:	d102      	bne.n	8005426 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f004 fe10 	bl	800a050 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	603b      	str	r3, [r7, #0]
 8005436:	687e      	ldr	r6, [r7, #4]
 8005438:	466d      	mov	r5, sp
 800543a:	f106 0410 	add.w	r4, r6, #16
 800543e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005440:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005444:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005446:	e894 0003 	ldmia.w	r4, {r0, r1}
 800544a:	e885 0003 	stmia.w	r5, {r0, r1}
 800544e:	1d33      	adds	r3, r6, #4
 8005450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005452:	6838      	ldr	r0, [r7, #0]
 8005454:	f004 fd8a 	bl	8009f6c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f004 fe07 	bl	800a072 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	603b      	str	r3, [r7, #0]
 800546a:	687e      	ldr	r6, [r7, #4]
 800546c:	466d      	mov	r5, sp
 800546e:	f106 0410 	add.w	r4, r6, #16
 8005472:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005474:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005476:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005478:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800547a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800547e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005482:	1d33      	adds	r3, r6, #4
 8005484:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005486:	6838      	ldr	r0, [r7, #0]
 8005488:	f004 ff90 	bl	800a3ac <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800549e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800549e:	b590      	push	{r4, r7, lr}
 80054a0:	b089      	sub	sp, #36	; 0x24
 80054a2:	af04      	add	r7, sp, #16
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	461a      	mov	r2, r3
 80054ac:	4603      	mov	r3, r0
 80054ae:	70fb      	strb	r3, [r7, #3]
 80054b0:	460b      	mov	r3, r1
 80054b2:	70bb      	strb	r3, [r7, #2]
 80054b4:	4613      	mov	r3, r2
 80054b6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <HAL_HCD_HC_Init+0x28>
 80054c2:	2302      	movs	r3, #2
 80054c4:	e076      	b.n	80055b4 <HAL_HCD_HC_Init+0x116>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80054ce:	78fb      	ldrb	r3, [r7, #3]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	212c      	movs	r1, #44	; 0x2c
 80054d4:	fb01 f303 	mul.w	r3, r1, r3
 80054d8:	4413      	add	r3, r2
 80054da:	333d      	adds	r3, #61	; 0x3d
 80054dc:	2200      	movs	r2, #0
 80054de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	212c      	movs	r1, #44	; 0x2c
 80054e6:	fb01 f303 	mul.w	r3, r1, r3
 80054ea:	4413      	add	r3, r2
 80054ec:	3338      	adds	r3, #56	; 0x38
 80054ee:	787a      	ldrb	r2, [r7, #1]
 80054f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80054f2:	78fb      	ldrb	r3, [r7, #3]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	212c      	movs	r1, #44	; 0x2c
 80054f8:	fb01 f303 	mul.w	r3, r1, r3
 80054fc:	4413      	add	r3, r2
 80054fe:	3340      	adds	r3, #64	; 0x40
 8005500:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005502:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005504:	78fb      	ldrb	r3, [r7, #3]
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	212c      	movs	r1, #44	; 0x2c
 800550a:	fb01 f303 	mul.w	r3, r1, r3
 800550e:	4413      	add	r3, r2
 8005510:	3339      	adds	r3, #57	; 0x39
 8005512:	78fa      	ldrb	r2, [r7, #3]
 8005514:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005516:	78fb      	ldrb	r3, [r7, #3]
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	212c      	movs	r1, #44	; 0x2c
 800551c:	fb01 f303 	mul.w	r3, r1, r3
 8005520:	4413      	add	r3, r2
 8005522:	333f      	adds	r3, #63	; 0x3f
 8005524:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005528:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800552a:	78fb      	ldrb	r3, [r7, #3]
 800552c:	78ba      	ldrb	r2, [r7, #2]
 800552e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005532:	b2d0      	uxtb	r0, r2
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	212c      	movs	r1, #44	; 0x2c
 8005538:	fb01 f303 	mul.w	r3, r1, r3
 800553c:	4413      	add	r3, r2
 800553e:	333a      	adds	r3, #58	; 0x3a
 8005540:	4602      	mov	r2, r0
 8005542:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005544:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005548:	2b00      	cmp	r3, #0
 800554a:	da09      	bge.n	8005560 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	212c      	movs	r1, #44	; 0x2c
 8005552:	fb01 f303 	mul.w	r3, r1, r3
 8005556:	4413      	add	r3, r2
 8005558:	333b      	adds	r3, #59	; 0x3b
 800555a:	2201      	movs	r2, #1
 800555c:	701a      	strb	r2, [r3, #0]
 800555e:	e008      	b.n	8005572 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	212c      	movs	r1, #44	; 0x2c
 8005566:	fb01 f303 	mul.w	r3, r1, r3
 800556a:	4413      	add	r3, r2
 800556c:	333b      	adds	r3, #59	; 0x3b
 800556e:	2200      	movs	r2, #0
 8005570:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005572:	78fb      	ldrb	r3, [r7, #3]
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	212c      	movs	r1, #44	; 0x2c
 8005578:	fb01 f303 	mul.w	r3, r1, r3
 800557c:	4413      	add	r3, r2
 800557e:	333c      	adds	r3, #60	; 0x3c
 8005580:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005584:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6818      	ldr	r0, [r3, #0]
 800558a:	787c      	ldrb	r4, [r7, #1]
 800558c:	78ba      	ldrb	r2, [r7, #2]
 800558e:	78f9      	ldrb	r1, [r7, #3]
 8005590:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005592:	9302      	str	r3, [sp, #8]
 8005594:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	4623      	mov	r3, r4
 80055a2:	f005 f889 	bl	800a6b8 <USB_HC_Init>
 80055a6:	4603      	mov	r3, r0
 80055a8:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3714      	adds	r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd90      	pop	{r4, r7, pc}

080055bc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_HCD_HC_Halt+0x1e>
 80055d6:	2302      	movs	r3, #2
 80055d8:	e00f      	b.n	80055fa <HAL_HCD_HC_Halt+0x3e>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	78fa      	ldrb	r2, [r7, #3]
 80055e8:	4611      	mov	r1, r2
 80055ea:	4618      	mov	r0, r3
 80055ec:	f005 fad9 	bl	800aba2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
	...

08005604 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	4608      	mov	r0, r1
 800560e:	4611      	mov	r1, r2
 8005610:	461a      	mov	r2, r3
 8005612:	4603      	mov	r3, r0
 8005614:	70fb      	strb	r3, [r7, #3]
 8005616:	460b      	mov	r3, r1
 8005618:	70bb      	strb	r3, [r7, #2]
 800561a:	4613      	mov	r3, r2
 800561c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800561e:	78fb      	ldrb	r3, [r7, #3]
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	212c      	movs	r1, #44	; 0x2c
 8005624:	fb01 f303 	mul.w	r3, r1, r3
 8005628:	4413      	add	r3, r2
 800562a:	333b      	adds	r3, #59	; 0x3b
 800562c:	78ba      	ldrb	r2, [r7, #2]
 800562e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	212c      	movs	r1, #44	; 0x2c
 8005636:	fb01 f303 	mul.w	r3, r1, r3
 800563a:	4413      	add	r3, r2
 800563c:	333f      	adds	r3, #63	; 0x3f
 800563e:	787a      	ldrb	r2, [r7, #1]
 8005640:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005642:	7c3b      	ldrb	r3, [r7, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d112      	bne.n	800566e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005648:	78fb      	ldrb	r3, [r7, #3]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	212c      	movs	r1, #44	; 0x2c
 800564e:	fb01 f303 	mul.w	r3, r1, r3
 8005652:	4413      	add	r3, r2
 8005654:	3342      	adds	r3, #66	; 0x42
 8005656:	2203      	movs	r2, #3
 8005658:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800565a:	78fb      	ldrb	r3, [r7, #3]
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	212c      	movs	r1, #44	; 0x2c
 8005660:	fb01 f303 	mul.w	r3, r1, r3
 8005664:	4413      	add	r3, r2
 8005666:	333d      	adds	r3, #61	; 0x3d
 8005668:	7f3a      	ldrb	r2, [r7, #28]
 800566a:	701a      	strb	r2, [r3, #0]
 800566c:	e008      	b.n	8005680 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800566e:	78fb      	ldrb	r3, [r7, #3]
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	212c      	movs	r1, #44	; 0x2c
 8005674:	fb01 f303 	mul.w	r3, r1, r3
 8005678:	4413      	add	r3, r2
 800567a:	3342      	adds	r3, #66	; 0x42
 800567c:	2202      	movs	r2, #2
 800567e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005680:	787b      	ldrb	r3, [r7, #1]
 8005682:	2b03      	cmp	r3, #3
 8005684:	f200 80c6 	bhi.w	8005814 <HAL_HCD_HC_SubmitRequest+0x210>
 8005688:	a201      	add	r2, pc, #4	; (adr r2, 8005690 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800568a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568e:	bf00      	nop
 8005690:	080056a1 	.word	0x080056a1
 8005694:	08005801 	.word	0x08005801
 8005698:	08005705 	.word	0x08005705
 800569c:	08005783 	.word	0x08005783
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80056a0:	7c3b      	ldrb	r3, [r7, #16]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	f040 80b8 	bne.w	8005818 <HAL_HCD_HC_SubmitRequest+0x214>
 80056a8:	78bb      	ldrb	r3, [r7, #2]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 80b4 	bne.w	8005818 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80056b0:	8b3b      	ldrh	r3, [r7, #24]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d108      	bne.n	80056c8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80056b6:	78fb      	ldrb	r3, [r7, #3]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	212c      	movs	r1, #44	; 0x2c
 80056bc:	fb01 f303 	mul.w	r3, r1, r3
 80056c0:	4413      	add	r3, r2
 80056c2:	3355      	adds	r3, #85	; 0x55
 80056c4:	2201      	movs	r2, #1
 80056c6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80056c8:	78fb      	ldrb	r3, [r7, #3]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	212c      	movs	r1, #44	; 0x2c
 80056ce:	fb01 f303 	mul.w	r3, r1, r3
 80056d2:	4413      	add	r3, r2
 80056d4:	3355      	adds	r3, #85	; 0x55
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d109      	bne.n	80056f0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056dc:	78fb      	ldrb	r3, [r7, #3]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	212c      	movs	r1, #44	; 0x2c
 80056e2:	fb01 f303 	mul.w	r3, r1, r3
 80056e6:	4413      	add	r3, r2
 80056e8:	3342      	adds	r3, #66	; 0x42
 80056ea:	2200      	movs	r2, #0
 80056ec:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80056ee:	e093      	b.n	8005818 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	212c      	movs	r1, #44	; 0x2c
 80056f6:	fb01 f303 	mul.w	r3, r1, r3
 80056fa:	4413      	add	r3, r2
 80056fc:	3342      	adds	r3, #66	; 0x42
 80056fe:	2202      	movs	r2, #2
 8005700:	701a      	strb	r2, [r3, #0]
      break;
 8005702:	e089      	b.n	8005818 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005704:	78bb      	ldrb	r3, [r7, #2]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d11d      	bne.n	8005746 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800570a:	78fb      	ldrb	r3, [r7, #3]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	212c      	movs	r1, #44	; 0x2c
 8005710:	fb01 f303 	mul.w	r3, r1, r3
 8005714:	4413      	add	r3, r2
 8005716:	3355      	adds	r3, #85	; 0x55
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d109      	bne.n	8005732 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800571e:	78fb      	ldrb	r3, [r7, #3]
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	212c      	movs	r1, #44	; 0x2c
 8005724:	fb01 f303 	mul.w	r3, r1, r3
 8005728:	4413      	add	r3, r2
 800572a:	3342      	adds	r3, #66	; 0x42
 800572c:	2200      	movs	r2, #0
 800572e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005730:	e073      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	212c      	movs	r1, #44	; 0x2c
 8005738:	fb01 f303 	mul.w	r3, r1, r3
 800573c:	4413      	add	r3, r2
 800573e:	3342      	adds	r3, #66	; 0x42
 8005740:	2202      	movs	r2, #2
 8005742:	701a      	strb	r2, [r3, #0]
      break;
 8005744:	e069      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005746:	78fb      	ldrb	r3, [r7, #3]
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	212c      	movs	r1, #44	; 0x2c
 800574c:	fb01 f303 	mul.w	r3, r1, r3
 8005750:	4413      	add	r3, r2
 8005752:	3354      	adds	r3, #84	; 0x54
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d109      	bne.n	800576e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800575a:	78fb      	ldrb	r3, [r7, #3]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	212c      	movs	r1, #44	; 0x2c
 8005760:	fb01 f303 	mul.w	r3, r1, r3
 8005764:	4413      	add	r3, r2
 8005766:	3342      	adds	r3, #66	; 0x42
 8005768:	2200      	movs	r2, #0
 800576a:	701a      	strb	r2, [r3, #0]
      break;
 800576c:	e055      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800576e:	78fb      	ldrb	r3, [r7, #3]
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	212c      	movs	r1, #44	; 0x2c
 8005774:	fb01 f303 	mul.w	r3, r1, r3
 8005778:	4413      	add	r3, r2
 800577a:	3342      	adds	r3, #66	; 0x42
 800577c:	2202      	movs	r2, #2
 800577e:	701a      	strb	r2, [r3, #0]
      break;
 8005780:	e04b      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005782:	78bb      	ldrb	r3, [r7, #2]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d11d      	bne.n	80057c4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005788:	78fb      	ldrb	r3, [r7, #3]
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	212c      	movs	r1, #44	; 0x2c
 800578e:	fb01 f303 	mul.w	r3, r1, r3
 8005792:	4413      	add	r3, r2
 8005794:	3355      	adds	r3, #85	; 0x55
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d109      	bne.n	80057b0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800579c:	78fb      	ldrb	r3, [r7, #3]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	212c      	movs	r1, #44	; 0x2c
 80057a2:	fb01 f303 	mul.w	r3, r1, r3
 80057a6:	4413      	add	r3, r2
 80057a8:	3342      	adds	r3, #66	; 0x42
 80057aa:	2200      	movs	r2, #0
 80057ac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80057ae:	e034      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057b0:	78fb      	ldrb	r3, [r7, #3]
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	212c      	movs	r1, #44	; 0x2c
 80057b6:	fb01 f303 	mul.w	r3, r1, r3
 80057ba:	4413      	add	r3, r2
 80057bc:	3342      	adds	r3, #66	; 0x42
 80057be:	2202      	movs	r2, #2
 80057c0:	701a      	strb	r2, [r3, #0]
      break;
 80057c2:	e02a      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80057c4:	78fb      	ldrb	r3, [r7, #3]
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	212c      	movs	r1, #44	; 0x2c
 80057ca:	fb01 f303 	mul.w	r3, r1, r3
 80057ce:	4413      	add	r3, r2
 80057d0:	3354      	adds	r3, #84	; 0x54
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d109      	bne.n	80057ec <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80057d8:	78fb      	ldrb	r3, [r7, #3]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	212c      	movs	r1, #44	; 0x2c
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	4413      	add	r3, r2
 80057e4:	3342      	adds	r3, #66	; 0x42
 80057e6:	2200      	movs	r2, #0
 80057e8:	701a      	strb	r2, [r3, #0]
      break;
 80057ea:	e016      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057ec:	78fb      	ldrb	r3, [r7, #3]
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	212c      	movs	r1, #44	; 0x2c
 80057f2:	fb01 f303 	mul.w	r3, r1, r3
 80057f6:	4413      	add	r3, r2
 80057f8:	3342      	adds	r3, #66	; 0x42
 80057fa:	2202      	movs	r2, #2
 80057fc:	701a      	strb	r2, [r3, #0]
      break;
 80057fe:	e00c      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005800:	78fb      	ldrb	r3, [r7, #3]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	212c      	movs	r1, #44	; 0x2c
 8005806:	fb01 f303 	mul.w	r3, r1, r3
 800580a:	4413      	add	r3, r2
 800580c:	3342      	adds	r3, #66	; 0x42
 800580e:	2200      	movs	r2, #0
 8005810:	701a      	strb	r2, [r3, #0]
      break;
 8005812:	e002      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8005814:	bf00      	nop
 8005816:	e000      	b.n	800581a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8005818:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800581a:	78fb      	ldrb	r3, [r7, #3]
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	212c      	movs	r1, #44	; 0x2c
 8005820:	fb01 f303 	mul.w	r3, r1, r3
 8005824:	4413      	add	r3, r2
 8005826:	3344      	adds	r3, #68	; 0x44
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800582c:	78fb      	ldrb	r3, [r7, #3]
 800582e:	8b3a      	ldrh	r2, [r7, #24]
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	202c      	movs	r0, #44	; 0x2c
 8005834:	fb00 f303 	mul.w	r3, r0, r3
 8005838:	440b      	add	r3, r1
 800583a:	334c      	adds	r3, #76	; 0x4c
 800583c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800583e:	78fb      	ldrb	r3, [r7, #3]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	212c      	movs	r1, #44	; 0x2c
 8005844:	fb01 f303 	mul.w	r3, r1, r3
 8005848:	4413      	add	r3, r2
 800584a:	3360      	adds	r3, #96	; 0x60
 800584c:	2200      	movs	r2, #0
 800584e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005850:	78fb      	ldrb	r3, [r7, #3]
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	212c      	movs	r1, #44	; 0x2c
 8005856:	fb01 f303 	mul.w	r3, r1, r3
 800585a:	4413      	add	r3, r2
 800585c:	3350      	adds	r3, #80	; 0x50
 800585e:	2200      	movs	r2, #0
 8005860:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005862:	78fb      	ldrb	r3, [r7, #3]
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	212c      	movs	r1, #44	; 0x2c
 8005868:	fb01 f303 	mul.w	r3, r1, r3
 800586c:	4413      	add	r3, r2
 800586e:	3339      	adds	r3, #57	; 0x39
 8005870:	78fa      	ldrb	r2, [r7, #3]
 8005872:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005874:	78fb      	ldrb	r3, [r7, #3]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	212c      	movs	r1, #44	; 0x2c
 800587a:	fb01 f303 	mul.w	r3, r1, r3
 800587e:	4413      	add	r3, r2
 8005880:	3361      	adds	r3, #97	; 0x61
 8005882:	2200      	movs	r2, #0
 8005884:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	78fb      	ldrb	r3, [r7, #3]
 800588c:	222c      	movs	r2, #44	; 0x2c
 800588e:	fb02 f303 	mul.w	r3, r2, r3
 8005892:	3338      	adds	r3, #56	; 0x38
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	18d1      	adds	r1, r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	461a      	mov	r2, r3
 80058a0:	f005 f82c 	bl	800a8fc <USB_HC_StartXfer>
 80058a4:	4603      	mov	r3, r0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop

080058b0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f004 fd2d 	bl	800a326 <USB_GetMode>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	f040 80f6 	bne.w	8005ac0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4618      	mov	r0, r3
 80058da:	f004 fd11 	bl	800a300 <USB_ReadInterrupts>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80ec 	beq.w	8005abe <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f004 fd08 	bl	800a300 <USB_ReadInterrupts>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058fa:	d104      	bne.n	8005906 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005904:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4618      	mov	r0, r3
 800590c:	f004 fcf8 	bl	800a300 <USB_ReadInterrupts>
 8005910:	4603      	mov	r3, r0
 8005912:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800591a:	d104      	bne.n	8005926 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005924:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f004 fce8 	bl	800a300 <USB_ReadInterrupts>
 8005930:	4603      	mov	r3, r0
 8005932:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005936:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800593a:	d104      	bne.n	8005946 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005944:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f004 fcd8 	bl	800a300 <USB_ReadInterrupts>
 8005950:	4603      	mov	r3, r0
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b02      	cmp	r3, #2
 8005958:	d103      	bne.n	8005962 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2202      	movs	r2, #2
 8005960:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4618      	mov	r0, r3
 8005968:	f004 fcca 	bl	800a300 <USB_ReadInterrupts>
 800596c:	4603      	mov	r3, r0
 800596e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005972:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005976:	d11c      	bne.n	80059b2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005980:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10f      	bne.n	80059b2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005992:	2110      	movs	r1, #16
 8005994:	6938      	ldr	r0, [r7, #16]
 8005996:	f004 fbb9 	bl	800a10c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800599a:	6938      	ldr	r0, [r7, #16]
 800599c:	f004 fbea 	bl	800a174 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2101      	movs	r1, #1
 80059a6:	4618      	mov	r0, r3
 80059a8:	f004 fdc0 	bl	800a52c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f00b f9cd 	bl	8010d4c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f004 fca2 	bl	800a300 <USB_ReadInterrupts>
 80059bc:	4603      	mov	r3, r0
 80059be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059c6:	d102      	bne.n	80059ce <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f001 f89e 	bl	8006b0a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f004 fc94 	bl	800a300 <USB_ReadInterrupts>
 80059d8:	4603      	mov	r3, r0
 80059da:	f003 0308 	and.w	r3, r3, #8
 80059de:	2b08      	cmp	r3, #8
 80059e0:	d106      	bne.n	80059f0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f00b f996 	bl	8010d14 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2208      	movs	r2, #8
 80059ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f004 fc83 	bl	800a300 <USB_ReadInterrupts>
 80059fa:	4603      	mov	r3, r0
 80059fc:	f003 0310 	and.w	r3, r3, #16
 8005a00:	2b10      	cmp	r3, #16
 8005a02:	d101      	bne.n	8005a08 <HAL_HCD_IRQHandler+0x158>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e000      	b.n	8005a0a <HAL_HCD_IRQHandler+0x15a>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d012      	beq.n	8005a34 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699a      	ldr	r2, [r3, #24]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 0210 	bic.w	r2, r2, #16
 8005a1c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 ffa1 	bl	8006966 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699a      	ldr	r2, [r3, #24]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0210 	orr.w	r2, r2, #16
 8005a32:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f004 fc61 	bl	800a300 <USB_ReadInterrupts>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a48:	d13a      	bne.n	8005ac0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f005 f896 	bl	800ab80 <USB_HC_ReadInterrupt>
 8005a54:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a56:	2300      	movs	r3, #0
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	e025      	b.n	8005aa8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	f003 030f 	and.w	r3, r3, #15
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	fa22 f303 	lsr.w	r3, r2, r3
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d018      	beq.n	8005aa2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	015a      	lsls	r2, r3, #5
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	4413      	add	r3, r2
 8005a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a86:	d106      	bne.n	8005a96 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f8ab 	bl	8005bea <HCD_HC_IN_IRQHandler>
 8005a94:	e005      	b.n	8005aa2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fbf9 	bl	8006294 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d3d4      	bcc.n	8005a5c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aba:	615a      	str	r2, [r3, #20]
 8005abc:	e000      	b.n	8005ac0 <HAL_HCD_IRQHandler+0x210>
      return;
 8005abe:	bf00      	nop
    }
  }
}
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b082      	sub	sp, #8
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_HCD_Start+0x16>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e013      	b.n	8005b04 <HAL_HCD_Start+0x3e>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2101      	movs	r1, #1
 8005aea:	4618      	mov	r0, r3
 8005aec:	f004 fd82 	bl	800a5f4 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f004 fa9a 	bl	800a02e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_HCD_Stop+0x16>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e00d      	b.n	8005b3e <HAL_HCD_Stop+0x32>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f005 f970 	bl	800ae14 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4618      	mov	r0, r3
 8005b54:	f004 fd24 	bl	800a5a0 <USB_ResetPort>
 8005b58:	4603      	mov	r3, r0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b083      	sub	sp, #12
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005b6e:	78fb      	ldrb	r3, [r7, #3]
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	212c      	movs	r1, #44	; 0x2c
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
 8005b78:	4413      	add	r3, r2
 8005b7a:	3360      	adds	r3, #96	; 0x60
 8005b7c:	781b      	ldrb	r3, [r3, #0]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	370c      	adds	r7, #12
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr

08005b8a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b083      	sub	sp, #12
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]
 8005b92:	460b      	mov	r3, r1
 8005b94:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005b96:	78fb      	ldrb	r3, [r7, #3]
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	212c      	movs	r1, #44	; 0x2c
 8005b9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ba0:	4413      	add	r3, r2
 8005ba2:	3350      	adds	r3, #80	; 0x50
 8005ba4:	681b      	ldr	r3, [r3, #0]
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b082      	sub	sp, #8
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f004 fd68 	bl	800a694 <USB_GetCurrentFrame>
 8005bc4:	4603      	mov	r3, r0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3708      	adds	r7, #8
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f004 fd43 	bl	800a666 <USB_GetHostSpeed>
 8005be0:	4603      	mov	r3, r0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b086      	sub	sp, #24
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005c00:	78fb      	ldrb	r3, [r7, #3]
 8005c02:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b04      	cmp	r3, #4
 8005c18:	d11a      	bne.n	8005c50 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c26:	461a      	mov	r2, r3
 8005c28:	2304      	movs	r3, #4
 8005c2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	212c      	movs	r1, #44	; 0x2c
 8005c32:	fb01 f303 	mul.w	r3, r1, r3
 8005c36:	4413      	add	r3, r2
 8005c38:	3361      	adds	r3, #97	; 0x61
 8005c3a:	2206      	movs	r2, #6
 8005c3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	b2d2      	uxtb	r2, r2
 8005c46:	4611      	mov	r1, r2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f004 ffaa 	bl	800aba2 <USB_HC_Halt>
 8005c4e:	e0af      	b.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	015a      	lsls	r2, r3, #5
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c66:	d11b      	bne.n	8005ca0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c74:	461a      	mov	r2, r3
 8005c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	212c      	movs	r1, #44	; 0x2c
 8005c82:	fb01 f303 	mul.w	r3, r1, r3
 8005c86:	4413      	add	r3, r2
 8005c88:	3361      	adds	r3, #97	; 0x61
 8005c8a:	2207      	movs	r2, #7
 8005c8c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	4611      	mov	r1, r2
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f004 ff82 	bl	800aba2 <USB_HC_Halt>
 8005c9e:	e087      	b.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 0320 	and.w	r3, r3, #32
 8005cb2:	2b20      	cmp	r3, #32
 8005cb4:	d109      	bne.n	8005cca <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	2320      	movs	r3, #32
 8005cc6:	6093      	str	r3, [r2, #8]
 8005cc8:	e072      	b.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f003 0308 	and.w	r3, r3, #8
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	d11a      	bne.n	8005d16 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cec:	461a      	mov	r2, r3
 8005cee:	2308      	movs	r3, #8
 8005cf0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	212c      	movs	r1, #44	; 0x2c
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	3361      	adds	r3, #97	; 0x61
 8005d00:	2205      	movs	r2, #5
 8005d02:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f004 ff47 	bl	800aba2 <USB_HC_Halt>
 8005d14:	e04c      	b.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d2c:	d11b      	bne.n	8005d66 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	015a      	lsls	r2, r3, #5
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	4413      	add	r3, r2
 8005d36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d40:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	212c      	movs	r1, #44	; 0x2c
 8005d48:	fb01 f303 	mul.w	r3, r1, r3
 8005d4c:	4413      	add	r3, r2
 8005d4e:	3361      	adds	r3, #97	; 0x61
 8005d50:	2208      	movs	r2, #8
 8005d52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	b2d2      	uxtb	r2, r2
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f004 ff1f 	bl	800aba2 <USB_HC_Halt>
 8005d64:	e024      	b.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	015a      	lsls	r2, r3, #5
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d78:	2b80      	cmp	r3, #128	; 0x80
 8005d7a:	d119      	bne.n	8005db0 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	015a      	lsls	r2, r3, #5
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	4413      	add	r3, r2
 8005d84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d88:	461a      	mov	r2, r3
 8005d8a:	2380      	movs	r3, #128	; 0x80
 8005d8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	212c      	movs	r1, #44	; 0x2c
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	4413      	add	r3, r2
 8005d9a:	3361      	adds	r3, #97	; 0x61
 8005d9c:	2206      	movs	r2, #6
 8005d9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	4611      	mov	r1, r2
 8005daa:	4618      	mov	r0, r3
 8005dac:	f004 fef9 	bl	800aba2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dc6:	d112      	bne.n	8005dee <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f004 fee5 	bl	800aba2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de4:	461a      	mov	r2, r3
 8005de6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dea:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005dec:	e24e      	b.n	800628c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	015a      	lsls	r2, r3, #5
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	4413      	add	r3, r2
 8005df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	f040 80df 	bne.w	8005fc4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d019      	beq.n	8005e42 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	212c      	movs	r1, #44	; 0x2c
 8005e14:	fb01 f303 	mul.w	r3, r1, r3
 8005e18:	4413      	add	r3, r2
 8005e1a:	3348      	adds	r3, #72	; 0x48
 8005e1c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	0159      	lsls	r1, r3, #5
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	440b      	add	r3, r1
 8005e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005e30:	1ad2      	subs	r2, r2, r3
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	202c      	movs	r0, #44	; 0x2c
 8005e38:	fb00 f303 	mul.w	r3, r0, r3
 8005e3c:	440b      	add	r3, r1
 8005e3e:	3350      	adds	r3, #80	; 0x50
 8005e40:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	212c      	movs	r1, #44	; 0x2c
 8005e48:	fb01 f303 	mul.w	r3, r1, r3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	3361      	adds	r3, #97	; 0x61
 8005e50:	2201      	movs	r2, #1
 8005e52:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	212c      	movs	r1, #44	; 0x2c
 8005e5a:	fb01 f303 	mul.w	r3, r1, r3
 8005e5e:	4413      	add	r3, r2
 8005e60:	335c      	adds	r3, #92	; 0x5c
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	015a      	lsls	r2, r3, #5
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	4413      	add	r3, r2
 8005e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e72:	461a      	mov	r2, r3
 8005e74:	2301      	movs	r3, #1
 8005e76:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	212c      	movs	r1, #44	; 0x2c
 8005e7e:	fb01 f303 	mul.w	r3, r1, r3
 8005e82:	4413      	add	r3, r2
 8005e84:	333f      	adds	r3, #63	; 0x3f
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d009      	beq.n	8005ea0 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	212c      	movs	r1, #44	; 0x2c
 8005e92:	fb01 f303 	mul.w	r3, r1, r3
 8005e96:	4413      	add	r3, r2
 8005e98:	333f      	adds	r3, #63	; 0x3f
 8005e9a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	d111      	bne.n	8005ec4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	b2d2      	uxtb	r2, r2
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f004 fe79 	bl	800aba2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	015a      	lsls	r2, r3, #5
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	4413      	add	r3, r2
 8005eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	2310      	movs	r3, #16
 8005ec0:	6093      	str	r3, [r2, #8]
 8005ec2:	e03a      	b.n	8005f3a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	212c      	movs	r1, #44	; 0x2c
 8005eca:	fb01 f303 	mul.w	r3, r1, r3
 8005ece:	4413      	add	r3, r2
 8005ed0:	333f      	adds	r3, #63	; 0x3f
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	2b03      	cmp	r3, #3
 8005ed6:	d009      	beq.n	8005eec <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	212c      	movs	r1, #44	; 0x2c
 8005ede:	fb01 f303 	mul.w	r3, r1, r3
 8005ee2:	4413      	add	r3, r2
 8005ee4:	333f      	adds	r3, #63	; 0x3f
 8005ee6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d126      	bne.n	8005f3a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f06:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f0a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	212c      	movs	r1, #44	; 0x2c
 8005f12:	fb01 f303 	mul.w	r3, r1, r3
 8005f16:	4413      	add	r3, r2
 8005f18:	3360      	adds	r3, #96	; 0x60
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	b2d9      	uxtb	r1, r3
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	202c      	movs	r0, #44	; 0x2c
 8005f28:	fb00 f303 	mul.w	r3, r0, r3
 8005f2c:	4413      	add	r3, r2
 8005f2e:	3360      	adds	r3, #96	; 0x60
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	461a      	mov	r2, r3
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f00a ff17 	bl	8010d68 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d12b      	bne.n	8005f9a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	212c      	movs	r1, #44	; 0x2c
 8005f48:	fb01 f303 	mul.w	r3, r1, r3
 8005f4c:	4413      	add	r3, r2
 8005f4e:	3348      	adds	r3, #72	; 0x48
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6879      	ldr	r1, [r7, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	202c      	movs	r0, #44	; 0x2c
 8005f58:	fb00 f202 	mul.w	r2, r0, r2
 8005f5c:	440a      	add	r2, r1
 8005f5e:	3240      	adds	r2, #64	; 0x40
 8005f60:	8812      	ldrh	r2, [r2, #0]
 8005f62:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 818e 	beq.w	800628c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	212c      	movs	r1, #44	; 0x2c
 8005f76:	fb01 f303 	mul.w	r3, r1, r3
 8005f7a:	4413      	add	r3, r2
 8005f7c:	3354      	adds	r3, #84	; 0x54
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	f083 0301 	eor.w	r3, r3, #1
 8005f84:	b2d8      	uxtb	r0, r3
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	212c      	movs	r1, #44	; 0x2c
 8005f8c:	fb01 f303 	mul.w	r3, r1, r3
 8005f90:	4413      	add	r3, r2
 8005f92:	3354      	adds	r3, #84	; 0x54
 8005f94:	4602      	mov	r2, r0
 8005f96:	701a      	strb	r2, [r3, #0]
}
 8005f98:	e178      	b.n	800628c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	212c      	movs	r1, #44	; 0x2c
 8005fa0:	fb01 f303 	mul.w	r3, r1, r3
 8005fa4:	4413      	add	r3, r2
 8005fa6:	3354      	adds	r3, #84	; 0x54
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	f083 0301 	eor.w	r3, r3, #1
 8005fae:	b2d8      	uxtb	r0, r3
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	212c      	movs	r1, #44	; 0x2c
 8005fb6:	fb01 f303 	mul.w	r3, r1, r3
 8005fba:	4413      	add	r3, r2
 8005fbc:	3354      	adds	r3, #84	; 0x54
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	701a      	strb	r2, [r3, #0]
}
 8005fc2:	e163      	b.n	800628c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	015a      	lsls	r2, r3, #5
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	4413      	add	r3, r2
 8005fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	f040 80f6 	bne.w	80061c8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	212c      	movs	r1, #44	; 0x2c
 8005fe2:	fb01 f303 	mul.w	r3, r1, r3
 8005fe6:	4413      	add	r3, r2
 8005fe8:	3361      	adds	r3, #97	; 0x61
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d109      	bne.n	8006004 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	212c      	movs	r1, #44	; 0x2c
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	3360      	adds	r3, #96	; 0x60
 8005ffe:	2201      	movs	r2, #1
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	e0c9      	b.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	212c      	movs	r1, #44	; 0x2c
 800600a:	fb01 f303 	mul.w	r3, r1, r3
 800600e:	4413      	add	r3, r2
 8006010:	3361      	adds	r3, #97	; 0x61
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b05      	cmp	r3, #5
 8006016:	d109      	bne.n	800602c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	212c      	movs	r1, #44	; 0x2c
 800601e:	fb01 f303 	mul.w	r3, r1, r3
 8006022:	4413      	add	r3, r2
 8006024:	3360      	adds	r3, #96	; 0x60
 8006026:	2205      	movs	r2, #5
 8006028:	701a      	strb	r2, [r3, #0]
 800602a:	e0b5      	b.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	212c      	movs	r1, #44	; 0x2c
 8006032:	fb01 f303 	mul.w	r3, r1, r3
 8006036:	4413      	add	r3, r2
 8006038:	3361      	adds	r3, #97	; 0x61
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	2b06      	cmp	r3, #6
 800603e:	d009      	beq.n	8006054 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	212c      	movs	r1, #44	; 0x2c
 8006046:	fb01 f303 	mul.w	r3, r1, r3
 800604a:	4413      	add	r3, r2
 800604c:	3361      	adds	r3, #97	; 0x61
 800604e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006050:	2b08      	cmp	r3, #8
 8006052:	d150      	bne.n	80060f6 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	212c      	movs	r1, #44	; 0x2c
 800605a:	fb01 f303 	mul.w	r3, r1, r3
 800605e:	4413      	add	r3, r2
 8006060:	335c      	adds	r3, #92	; 0x5c
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	202c      	movs	r0, #44	; 0x2c
 800606c:	fb00 f303 	mul.w	r3, r0, r3
 8006070:	440b      	add	r3, r1
 8006072:	335c      	adds	r3, #92	; 0x5c
 8006074:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	212c      	movs	r1, #44	; 0x2c
 800607c:	fb01 f303 	mul.w	r3, r1, r3
 8006080:	4413      	add	r3, r2
 8006082:	335c      	adds	r3, #92	; 0x5c
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b02      	cmp	r3, #2
 8006088:	d912      	bls.n	80060b0 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	212c      	movs	r1, #44	; 0x2c
 8006090:	fb01 f303 	mul.w	r3, r1, r3
 8006094:	4413      	add	r3, r2
 8006096:	335c      	adds	r3, #92	; 0x5c
 8006098:	2200      	movs	r2, #0
 800609a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	212c      	movs	r1, #44	; 0x2c
 80060a2:	fb01 f303 	mul.w	r3, r1, r3
 80060a6:	4413      	add	r3, r2
 80060a8:	3360      	adds	r3, #96	; 0x60
 80060aa:	2204      	movs	r2, #4
 80060ac:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80060ae:	e073      	b.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	212c      	movs	r1, #44	; 0x2c
 80060b6:	fb01 f303 	mul.w	r3, r1, r3
 80060ba:	4413      	add	r3, r2
 80060bc:	3360      	adds	r3, #96	; 0x60
 80060be:	2202      	movs	r2, #2
 80060c0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80060d8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060e0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ee:	461a      	mov	r2, r3
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80060f4:	e050      	b.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	212c      	movs	r1, #44	; 0x2c
 80060fc:	fb01 f303 	mul.w	r3, r1, r3
 8006100:	4413      	add	r3, r2
 8006102:	3361      	adds	r3, #97	; 0x61
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	2b03      	cmp	r3, #3
 8006108:	d122      	bne.n	8006150 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	212c      	movs	r1, #44	; 0x2c
 8006110:	fb01 f303 	mul.w	r3, r1, r3
 8006114:	4413      	add	r3, r2
 8006116:	3360      	adds	r3, #96	; 0x60
 8006118:	2202      	movs	r2, #2
 800611a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	4413      	add	r3, r2
 8006124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006132:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800613a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	4413      	add	r3, r2
 8006144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006148:	461a      	mov	r2, r3
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	e023      	b.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	212c      	movs	r1, #44	; 0x2c
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	4413      	add	r3, r2
 800615c:	3361      	adds	r3, #97	; 0x61
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	2b07      	cmp	r3, #7
 8006162:	d119      	bne.n	8006198 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	212c      	movs	r1, #44	; 0x2c
 800616a:	fb01 f303 	mul.w	r3, r1, r3
 800616e:	4413      	add	r3, r2
 8006170:	335c      	adds	r3, #92	; 0x5c
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	6879      	ldr	r1, [r7, #4]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	202c      	movs	r0, #44	; 0x2c
 800617c:	fb00 f303 	mul.w	r3, r0, r3
 8006180:	440b      	add	r3, r1
 8006182:	335c      	adds	r3, #92	; 0x5c
 8006184:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	212c      	movs	r1, #44	; 0x2c
 800618c:	fb01 f303 	mul.w	r3, r1, r3
 8006190:	4413      	add	r3, r2
 8006192:	3360      	adds	r3, #96	; 0x60
 8006194:	2204      	movs	r2, #4
 8006196:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a4:	461a      	mov	r2, r3
 80061a6:	2302      	movs	r3, #2
 80061a8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	b2d9      	uxtb	r1, r3
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	202c      	movs	r0, #44	; 0x2c
 80061b4:	fb00 f303 	mul.w	r3, r0, r3
 80061b8:	4413      	add	r3, r2
 80061ba:	3360      	adds	r3, #96	; 0x60
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	461a      	mov	r2, r3
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f00a fdd1 	bl	8010d68 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80061c6:	e061      	b.n	800628c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0310 	and.w	r3, r3, #16
 80061da:	2b10      	cmp	r3, #16
 80061dc:	d156      	bne.n	800628c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	212c      	movs	r1, #44	; 0x2c
 80061e4:	fb01 f303 	mul.w	r3, r1, r3
 80061e8:	4413      	add	r3, r2
 80061ea:	333f      	adds	r3, #63	; 0x3f
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	d111      	bne.n	8006216 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	212c      	movs	r1, #44	; 0x2c
 80061f8:	fb01 f303 	mul.w	r3, r1, r3
 80061fc:	4413      	add	r3, r2
 80061fe:	335c      	adds	r3, #92	; 0x5c
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	b2d2      	uxtb	r2, r2
 800620c:	4611      	mov	r1, r2
 800620e:	4618      	mov	r0, r3
 8006210:	f004 fcc7 	bl	800aba2 <USB_HC_Halt>
 8006214:	e031      	b.n	800627a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	212c      	movs	r1, #44	; 0x2c
 800621c:	fb01 f303 	mul.w	r3, r1, r3
 8006220:	4413      	add	r3, r2
 8006222:	333f      	adds	r3, #63	; 0x3f
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d009      	beq.n	800623e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	212c      	movs	r1, #44	; 0x2c
 8006230:	fb01 f303 	mul.w	r3, r1, r3
 8006234:	4413      	add	r3, r2
 8006236:	333f      	adds	r3, #63	; 0x3f
 8006238:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800623a:	2b02      	cmp	r3, #2
 800623c:	d11d      	bne.n	800627a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	212c      	movs	r1, #44	; 0x2c
 8006244:	fb01 f303 	mul.w	r3, r1, r3
 8006248:	4413      	add	r3, r2
 800624a:	335c      	adds	r3, #92	; 0x5c
 800624c:	2200      	movs	r2, #0
 800624e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d110      	bne.n	800627a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	212c      	movs	r1, #44	; 0x2c
 800625e:	fb01 f303 	mul.w	r3, r1, r3
 8006262:	4413      	add	r3, r2
 8006264:	3361      	adds	r3, #97	; 0x61
 8006266:	2203      	movs	r2, #3
 8006268:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	b2d2      	uxtb	r2, r2
 8006272:	4611      	mov	r1, r2
 8006274:	4618      	mov	r0, r3
 8006276:	f004 fc94 	bl	800aba2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4413      	add	r3, r2
 8006282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006286:	461a      	mov	r2, r3
 8006288:	2310      	movs	r3, #16
 800628a:	6093      	str	r3, [r2, #8]
}
 800628c:	bf00      	nop
 800628e:	3718      	adds	r7, #24
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b088      	sub	sp, #32
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	460b      	mov	r3, r1
 800629e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	015a      	lsls	r2, r3, #5
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f003 0304 	and.w	r3, r3, #4
 80062c0:	2b04      	cmp	r3, #4
 80062c2:	d11a      	bne.n	80062fa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d0:	461a      	mov	r2, r3
 80062d2:	2304      	movs	r3, #4
 80062d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	212c      	movs	r1, #44	; 0x2c
 80062dc:	fb01 f303 	mul.w	r3, r1, r3
 80062e0:	4413      	add	r3, r2
 80062e2:	3361      	adds	r3, #97	; 0x61
 80062e4:	2206      	movs	r2, #6
 80062e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	b2d2      	uxtb	r2, r2
 80062f0:	4611      	mov	r1, r2
 80062f2:	4618      	mov	r0, r3
 80062f4:	f004 fc55 	bl	800aba2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80062f8:	e331      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	4413      	add	r3, r2
 8006302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b20      	cmp	r3, #32
 800630e:	d12e      	bne.n	800636e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	015a      	lsls	r2, r3, #5
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	4413      	add	r3, r2
 8006318:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800631c:	461a      	mov	r2, r3
 800631e:	2320      	movs	r3, #32
 8006320:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	212c      	movs	r1, #44	; 0x2c
 8006328:	fb01 f303 	mul.w	r3, r1, r3
 800632c:	4413      	add	r3, r2
 800632e:	333d      	adds	r3, #61	; 0x3d
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b01      	cmp	r3, #1
 8006334:	f040 8313 	bne.w	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	212c      	movs	r1, #44	; 0x2c
 800633e:	fb01 f303 	mul.w	r3, r1, r3
 8006342:	4413      	add	r3, r2
 8006344:	333d      	adds	r3, #61	; 0x3d
 8006346:	2200      	movs	r2, #0
 8006348:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	212c      	movs	r1, #44	; 0x2c
 8006350:	fb01 f303 	mul.w	r3, r1, r3
 8006354:	4413      	add	r3, r2
 8006356:	3360      	adds	r3, #96	; 0x60
 8006358:	2202      	movs	r2, #2
 800635a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	b2d2      	uxtb	r2, r2
 8006364:	4611      	mov	r1, r2
 8006366:	4618      	mov	r0, r3
 8006368:	f004 fc1b 	bl	800aba2 <USB_HC_Halt>
}
 800636c:	e2f7      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	4413      	add	r3, r2
 8006376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006384:	d112      	bne.n	80063ac <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	015a      	lsls	r2, r3, #5
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	4413      	add	r3, r2
 800638e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006392:	461a      	mov	r2, r3
 8006394:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006398:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	b2d2      	uxtb	r2, r2
 80063a2:	4611      	mov	r1, r2
 80063a4:	4618      	mov	r0, r3
 80063a6:	f004 fbfc 	bl	800aba2 <USB_HC_Halt>
}
 80063aa:	e2d8      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d140      	bne.n	8006444 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	212c      	movs	r1, #44	; 0x2c
 80063c8:	fb01 f303 	mul.w	r3, r1, r3
 80063cc:	4413      	add	r3, r2
 80063ce:	335c      	adds	r3, #92	; 0x5c
 80063d0:	2200      	movs	r2, #0
 80063d2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	015a      	lsls	r2, r3, #5
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	4413      	add	r3, r2
 80063dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e6:	2b40      	cmp	r3, #64	; 0x40
 80063e8:	d111      	bne.n	800640e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	212c      	movs	r1, #44	; 0x2c
 80063f0:	fb01 f303 	mul.w	r3, r1, r3
 80063f4:	4413      	add	r3, r2
 80063f6:	333d      	adds	r3, #61	; 0x3d
 80063f8:	2201      	movs	r2, #1
 80063fa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	015a      	lsls	r2, r3, #5
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	4413      	add	r3, r2
 8006404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006408:	461a      	mov	r2, r3
 800640a:	2340      	movs	r3, #64	; 0x40
 800640c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	015a      	lsls	r2, r3, #5
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	4413      	add	r3, r2
 8006416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800641a:	461a      	mov	r2, r3
 800641c:	2301      	movs	r3, #1
 800641e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	212c      	movs	r1, #44	; 0x2c
 8006426:	fb01 f303 	mul.w	r3, r1, r3
 800642a:	4413      	add	r3, r2
 800642c:	3361      	adds	r3, #97	; 0x61
 800642e:	2201      	movs	r2, #1
 8006430:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	b2d2      	uxtb	r2, r2
 800643a:	4611      	mov	r1, r2
 800643c:	4618      	mov	r0, r3
 800643e:	f004 fbb0 	bl	800aba2 <USB_HC_Halt>
}
 8006442:	e28c      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	4413      	add	r3, r2
 800644c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006456:	2b40      	cmp	r3, #64	; 0x40
 8006458:	d12c      	bne.n	80064b4 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	212c      	movs	r1, #44	; 0x2c
 8006460:	fb01 f303 	mul.w	r3, r1, r3
 8006464:	4413      	add	r3, r2
 8006466:	3361      	adds	r3, #97	; 0x61
 8006468:	2204      	movs	r2, #4
 800646a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	212c      	movs	r1, #44	; 0x2c
 8006472:	fb01 f303 	mul.w	r3, r1, r3
 8006476:	4413      	add	r3, r2
 8006478:	333d      	adds	r3, #61	; 0x3d
 800647a:	2201      	movs	r2, #1
 800647c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	212c      	movs	r1, #44	; 0x2c
 8006484:	fb01 f303 	mul.w	r3, r1, r3
 8006488:	4413      	add	r3, r2
 800648a:	335c      	adds	r3, #92	; 0x5c
 800648c:	2200      	movs	r2, #0
 800648e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	b2d2      	uxtb	r2, r2
 8006498:	4611      	mov	r1, r2
 800649a:	4618      	mov	r0, r3
 800649c:	f004 fb81 	bl	800aba2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	015a      	lsls	r2, r3, #5
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	4413      	add	r3, r2
 80064a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ac:	461a      	mov	r2, r3
 80064ae:	2340      	movs	r3, #64	; 0x40
 80064b0:	6093      	str	r3, [r2, #8]
}
 80064b2:	e254      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	015a      	lsls	r2, r3, #5
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	4413      	add	r3, r2
 80064bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f003 0308 	and.w	r3, r3, #8
 80064c6:	2b08      	cmp	r3, #8
 80064c8:	d11a      	bne.n	8006500 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d6:	461a      	mov	r2, r3
 80064d8:	2308      	movs	r3, #8
 80064da:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	212c      	movs	r1, #44	; 0x2c
 80064e2:	fb01 f303 	mul.w	r3, r1, r3
 80064e6:	4413      	add	r3, r2
 80064e8:	3361      	adds	r3, #97	; 0x61
 80064ea:	2205      	movs	r2, #5
 80064ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	b2d2      	uxtb	r2, r2
 80064f6:	4611      	mov	r1, r2
 80064f8:	4618      	mov	r0, r3
 80064fa:	f004 fb52 	bl	800aba2 <USB_HC_Halt>
}
 80064fe:	e22e      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	4413      	add	r3, r2
 8006508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f003 0310 	and.w	r3, r3, #16
 8006512:	2b10      	cmp	r3, #16
 8006514:	d140      	bne.n	8006598 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	212c      	movs	r1, #44	; 0x2c
 800651c:	fb01 f303 	mul.w	r3, r1, r3
 8006520:	4413      	add	r3, r2
 8006522:	335c      	adds	r3, #92	; 0x5c
 8006524:	2200      	movs	r2, #0
 8006526:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	212c      	movs	r1, #44	; 0x2c
 800652e:	fb01 f303 	mul.w	r3, r1, r3
 8006532:	4413      	add	r3, r2
 8006534:	3361      	adds	r3, #97	; 0x61
 8006536:	2203      	movs	r2, #3
 8006538:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	212c      	movs	r1, #44	; 0x2c
 8006540:	fb01 f303 	mul.w	r3, r1, r3
 8006544:	4413      	add	r3, r2
 8006546:	333d      	adds	r3, #61	; 0x3d
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d112      	bne.n	8006574 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	212c      	movs	r1, #44	; 0x2c
 8006554:	fb01 f303 	mul.w	r3, r1, r3
 8006558:	4413      	add	r3, r2
 800655a:	333c      	adds	r3, #60	; 0x3c
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d108      	bne.n	8006574 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	212c      	movs	r1, #44	; 0x2c
 8006568:	fb01 f303 	mul.w	r3, r1, r3
 800656c:	4413      	add	r3, r2
 800656e:	333d      	adds	r3, #61	; 0x3d
 8006570:	2201      	movs	r2, #1
 8006572:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	b2d2      	uxtb	r2, r2
 800657c:	4611      	mov	r1, r2
 800657e:	4618      	mov	r0, r3
 8006580:	f004 fb0f 	bl	800aba2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	4413      	add	r3, r2
 800658c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006590:	461a      	mov	r2, r3
 8006592:	2310      	movs	r3, #16
 8006594:	6093      	str	r3, [r2, #8]
}
 8006596:	e1e2      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065aa:	2b80      	cmp	r3, #128	; 0x80
 80065ac:	d164      	bne.n	8006678 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d111      	bne.n	80065da <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	212c      	movs	r1, #44	; 0x2c
 80065bc:	fb01 f303 	mul.w	r3, r1, r3
 80065c0:	4413      	add	r3, r2
 80065c2:	3361      	adds	r3, #97	; 0x61
 80065c4:	2206      	movs	r2, #6
 80065c6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	b2d2      	uxtb	r2, r2
 80065d0:	4611      	mov	r1, r2
 80065d2:	4618      	mov	r0, r3
 80065d4:	f004 fae5 	bl	800aba2 <USB_HC_Halt>
 80065d8:	e044      	b.n	8006664 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	212c      	movs	r1, #44	; 0x2c
 80065e0:	fb01 f303 	mul.w	r3, r1, r3
 80065e4:	4413      	add	r3, r2
 80065e6:	335c      	adds	r3, #92	; 0x5c
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	1c5a      	adds	r2, r3, #1
 80065ec:	6879      	ldr	r1, [r7, #4]
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	202c      	movs	r0, #44	; 0x2c
 80065f2:	fb00 f303 	mul.w	r3, r0, r3
 80065f6:	440b      	add	r3, r1
 80065f8:	335c      	adds	r3, #92	; 0x5c
 80065fa:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	212c      	movs	r1, #44	; 0x2c
 8006602:	fb01 f303 	mul.w	r3, r1, r3
 8006606:	4413      	add	r3, r2
 8006608:	335c      	adds	r3, #92	; 0x5c
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2b02      	cmp	r3, #2
 800660e:	d920      	bls.n	8006652 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	212c      	movs	r1, #44	; 0x2c
 8006616:	fb01 f303 	mul.w	r3, r1, r3
 800661a:	4413      	add	r3, r2
 800661c:	335c      	adds	r3, #92	; 0x5c
 800661e:	2200      	movs	r2, #0
 8006620:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	212c      	movs	r1, #44	; 0x2c
 8006628:	fb01 f303 	mul.w	r3, r1, r3
 800662c:	4413      	add	r3, r2
 800662e:	3360      	adds	r3, #96	; 0x60
 8006630:	2204      	movs	r2, #4
 8006632:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	b2d9      	uxtb	r1, r3
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	202c      	movs	r0, #44	; 0x2c
 800663e:	fb00 f303 	mul.w	r3, r0, r3
 8006642:	4413      	add	r3, r2
 8006644:	3360      	adds	r3, #96	; 0x60
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f00a fb8c 	bl	8010d68 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006650:	e008      	b.n	8006664 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	212c      	movs	r1, #44	; 0x2c
 8006658:	fb01 f303 	mul.w	r3, r1, r3
 800665c:	4413      	add	r3, r2
 800665e:	3360      	adds	r3, #96	; 0x60
 8006660:	2202      	movs	r2, #2
 8006662:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	4413      	add	r3, r2
 800666c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006670:	461a      	mov	r2, r3
 8006672:	2380      	movs	r3, #128	; 0x80
 8006674:	6093      	str	r3, [r2, #8]
}
 8006676:	e172      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	015a      	lsls	r2, r3, #5
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	4413      	add	r3, r2
 8006680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800668a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800668e:	d11b      	bne.n	80066c8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	212c      	movs	r1, #44	; 0x2c
 8006696:	fb01 f303 	mul.w	r3, r1, r3
 800669a:	4413      	add	r3, r2
 800669c:	3361      	adds	r3, #97	; 0x61
 800669e:	2208      	movs	r2, #8
 80066a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	b2d2      	uxtb	r2, r2
 80066aa:	4611      	mov	r1, r2
 80066ac:	4618      	mov	r0, r3
 80066ae:	f004 fa78 	bl	800aba2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	015a      	lsls	r2, r3, #5
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	4413      	add	r3, r2
 80066ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066be:	461a      	mov	r2, r3
 80066c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066c4:	6093      	str	r3, [r2, #8]
}
 80066c6:	e14a      	b.n	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	2b02      	cmp	r3, #2
 80066dc:	f040 813f 	bne.w	800695e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	212c      	movs	r1, #44	; 0x2c
 80066e6:	fb01 f303 	mul.w	r3, r1, r3
 80066ea:	4413      	add	r3, r2
 80066ec:	3361      	adds	r3, #97	; 0x61
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d17d      	bne.n	80067f0 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	212c      	movs	r1, #44	; 0x2c
 80066fa:	fb01 f303 	mul.w	r3, r1, r3
 80066fe:	4413      	add	r3, r2
 8006700:	3360      	adds	r3, #96	; 0x60
 8006702:	2201      	movs	r2, #1
 8006704:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	212c      	movs	r1, #44	; 0x2c
 800670c:	fb01 f303 	mul.w	r3, r1, r3
 8006710:	4413      	add	r3, r2
 8006712:	333f      	adds	r3, #63	; 0x3f
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b02      	cmp	r3, #2
 8006718:	d00a      	beq.n	8006730 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	212c      	movs	r1, #44	; 0x2c
 8006720:	fb01 f303 	mul.w	r3, r1, r3
 8006724:	4413      	add	r3, r2
 8006726:	333f      	adds	r3, #63	; 0x3f
 8006728:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800672a:	2b03      	cmp	r3, #3
 800672c:	f040 8100 	bne.w	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d113      	bne.n	8006760 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	212c      	movs	r1, #44	; 0x2c
 800673e:	fb01 f303 	mul.w	r3, r1, r3
 8006742:	4413      	add	r3, r2
 8006744:	3355      	adds	r3, #85	; 0x55
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	f083 0301 	eor.w	r3, r3, #1
 800674c:	b2d8      	uxtb	r0, r3
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	212c      	movs	r1, #44	; 0x2c
 8006754:	fb01 f303 	mul.w	r3, r1, r3
 8006758:	4413      	add	r3, r2
 800675a:	3355      	adds	r3, #85	; 0x55
 800675c:	4602      	mov	r2, r0
 800675e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	2b01      	cmp	r3, #1
 8006766:	f040 80e3 	bne.w	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	212c      	movs	r1, #44	; 0x2c
 8006770:	fb01 f303 	mul.w	r3, r1, r3
 8006774:	4413      	add	r3, r2
 8006776:	334c      	adds	r3, #76	; 0x4c
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 80d8 	beq.w	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	212c      	movs	r1, #44	; 0x2c
 8006786:	fb01 f303 	mul.w	r3, r1, r3
 800678a:	4413      	add	r3, r2
 800678c:	334c      	adds	r3, #76	; 0x4c
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6879      	ldr	r1, [r7, #4]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	202c      	movs	r0, #44	; 0x2c
 8006796:	fb00 f202 	mul.w	r2, r0, r2
 800679a:	440a      	add	r2, r1
 800679c:	3240      	adds	r2, #64	; 0x40
 800679e:	8812      	ldrh	r2, [r2, #0]
 80067a0:	4413      	add	r3, r2
 80067a2:	3b01      	subs	r3, #1
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	202c      	movs	r0, #44	; 0x2c
 80067aa:	fb00 f202 	mul.w	r2, r0, r2
 80067ae:	440a      	add	r2, r1
 80067b0:	3240      	adds	r2, #64	; 0x40
 80067b2:	8812      	ldrh	r2, [r2, #0]
 80067b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 80b5 	beq.w	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	212c      	movs	r1, #44	; 0x2c
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	4413      	add	r3, r2
 80067d2:	3355      	adds	r3, #85	; 0x55
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f083 0301 	eor.w	r3, r3, #1
 80067da:	b2d8      	uxtb	r0, r3
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	212c      	movs	r1, #44	; 0x2c
 80067e2:	fb01 f303 	mul.w	r3, r1, r3
 80067e6:	4413      	add	r3, r2
 80067e8:	3355      	adds	r3, #85	; 0x55
 80067ea:	4602      	mov	r2, r0
 80067ec:	701a      	strb	r2, [r3, #0]
 80067ee:	e09f      	b.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	212c      	movs	r1, #44	; 0x2c
 80067f6:	fb01 f303 	mul.w	r3, r1, r3
 80067fa:	4413      	add	r3, r2
 80067fc:	3361      	adds	r3, #97	; 0x61
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	2b03      	cmp	r3, #3
 8006802:	d109      	bne.n	8006818 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	212c      	movs	r1, #44	; 0x2c
 800680a:	fb01 f303 	mul.w	r3, r1, r3
 800680e:	4413      	add	r3, r2
 8006810:	3360      	adds	r3, #96	; 0x60
 8006812:	2202      	movs	r2, #2
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	e08b      	b.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	212c      	movs	r1, #44	; 0x2c
 800681e:	fb01 f303 	mul.w	r3, r1, r3
 8006822:	4413      	add	r3, r2
 8006824:	3361      	adds	r3, #97	; 0x61
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	2b04      	cmp	r3, #4
 800682a:	d109      	bne.n	8006840 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	212c      	movs	r1, #44	; 0x2c
 8006832:	fb01 f303 	mul.w	r3, r1, r3
 8006836:	4413      	add	r3, r2
 8006838:	3360      	adds	r3, #96	; 0x60
 800683a:	2202      	movs	r2, #2
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	e077      	b.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	212c      	movs	r1, #44	; 0x2c
 8006846:	fb01 f303 	mul.w	r3, r1, r3
 800684a:	4413      	add	r3, r2
 800684c:	3361      	adds	r3, #97	; 0x61
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	2b05      	cmp	r3, #5
 8006852:	d109      	bne.n	8006868 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	212c      	movs	r1, #44	; 0x2c
 800685a:	fb01 f303 	mul.w	r3, r1, r3
 800685e:	4413      	add	r3, r2
 8006860:	3360      	adds	r3, #96	; 0x60
 8006862:	2205      	movs	r2, #5
 8006864:	701a      	strb	r2, [r3, #0]
 8006866:	e063      	b.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	212c      	movs	r1, #44	; 0x2c
 800686e:	fb01 f303 	mul.w	r3, r1, r3
 8006872:	4413      	add	r3, r2
 8006874:	3361      	adds	r3, #97	; 0x61
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b06      	cmp	r3, #6
 800687a:	d009      	beq.n	8006890 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	212c      	movs	r1, #44	; 0x2c
 8006882:	fb01 f303 	mul.w	r3, r1, r3
 8006886:	4413      	add	r3, r2
 8006888:	3361      	adds	r3, #97	; 0x61
 800688a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800688c:	2b08      	cmp	r3, #8
 800688e:	d14f      	bne.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	212c      	movs	r1, #44	; 0x2c
 8006896:	fb01 f303 	mul.w	r3, r1, r3
 800689a:	4413      	add	r3, r2
 800689c:	335c      	adds	r3, #92	; 0x5c
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	6879      	ldr	r1, [r7, #4]
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	202c      	movs	r0, #44	; 0x2c
 80068a8:	fb00 f303 	mul.w	r3, r0, r3
 80068ac:	440b      	add	r3, r1
 80068ae:	335c      	adds	r3, #92	; 0x5c
 80068b0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	212c      	movs	r1, #44	; 0x2c
 80068b8:	fb01 f303 	mul.w	r3, r1, r3
 80068bc:	4413      	add	r3, r2
 80068be:	335c      	adds	r3, #92	; 0x5c
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d912      	bls.n	80068ec <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	212c      	movs	r1, #44	; 0x2c
 80068cc:	fb01 f303 	mul.w	r3, r1, r3
 80068d0:	4413      	add	r3, r2
 80068d2:	335c      	adds	r3, #92	; 0x5c
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	212c      	movs	r1, #44	; 0x2c
 80068de:	fb01 f303 	mul.w	r3, r1, r3
 80068e2:	4413      	add	r3, r2
 80068e4:	3360      	adds	r3, #96	; 0x60
 80068e6:	2204      	movs	r2, #4
 80068e8:	701a      	strb	r2, [r3, #0]
 80068ea:	e021      	b.n	8006930 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	212c      	movs	r1, #44	; 0x2c
 80068f2:	fb01 f303 	mul.w	r3, r1, r3
 80068f6:	4413      	add	r3, r2
 80068f8:	3360      	adds	r3, #96	; 0x60
 80068fa:	2202      	movs	r2, #2
 80068fc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	015a      	lsls	r2, r3, #5
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	4413      	add	r3, r2
 8006906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006914:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800691c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	4413      	add	r3, r2
 8006926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800692a:	461a      	mov	r2, r3
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	015a      	lsls	r2, r3, #5
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	4413      	add	r3, r2
 8006938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800693c:	461a      	mov	r2, r3
 800693e:	2302      	movs	r3, #2
 8006940:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	b2d9      	uxtb	r1, r3
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	202c      	movs	r0, #44	; 0x2c
 800694c:	fb00 f303 	mul.w	r3, r0, r3
 8006950:	4413      	add	r3, r2
 8006952:	3360      	adds	r3, #96	; 0x60
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f00a fa05 	bl	8010d68 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800695e:	bf00      	nop
 8006960:	3720      	adds	r7, #32
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b08a      	sub	sp, #40	; 0x28
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	0c5b      	lsrs	r3, r3, #17
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	091b      	lsrs	r3, r3, #4
 8006996:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800699a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d004      	beq.n	80069ac <HCD_RXQLVL_IRQHandler+0x46>
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	2b05      	cmp	r3, #5
 80069a6:	f000 80a9 	beq.w	8006afc <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80069aa:	e0aa      	b.n	8006b02 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 80a6 	beq.w	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	212c      	movs	r1, #44	; 0x2c
 80069ba:	fb01 f303 	mul.w	r3, r1, r3
 80069be:	4413      	add	r3, r2
 80069c0:	3344      	adds	r3, #68	; 0x44
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 809b 	beq.w	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	212c      	movs	r1, #44	; 0x2c
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	4413      	add	r3, r2
 80069d6:	3350      	adds	r3, #80	; 0x50
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	441a      	add	r2, r3
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	202c      	movs	r0, #44	; 0x2c
 80069e4:	fb00 f303 	mul.w	r3, r0, r3
 80069e8:	440b      	add	r3, r1
 80069ea:	334c      	adds	r3, #76	; 0x4c
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d87a      	bhi.n	8006ae8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6818      	ldr	r0, [r3, #0]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	212c      	movs	r1, #44	; 0x2c
 80069fc:	fb01 f303 	mul.w	r3, r1, r3
 8006a00:	4413      	add	r3, r2
 8006a02:	3344      	adds	r3, #68	; 0x44
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	b292      	uxth	r2, r2
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	f003 fc20 	bl	800a250 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	212c      	movs	r1, #44	; 0x2c
 8006a16:	fb01 f303 	mul.w	r3, r1, r3
 8006a1a:	4413      	add	r3, r2
 8006a1c:	3344      	adds	r3, #68	; 0x44
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	441a      	add	r2, r3
 8006a24:	6879      	ldr	r1, [r7, #4]
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	202c      	movs	r0, #44	; 0x2c
 8006a2a:	fb00 f303 	mul.w	r3, r0, r3
 8006a2e:	440b      	add	r3, r1
 8006a30:	3344      	adds	r3, #68	; 0x44
 8006a32:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	212c      	movs	r1, #44	; 0x2c
 8006a3a:	fb01 f303 	mul.w	r3, r1, r3
 8006a3e:	4413      	add	r3, r2
 8006a40:	3350      	adds	r3, #80	; 0x50
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	441a      	add	r2, r3
 8006a48:	6879      	ldr	r1, [r7, #4]
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	202c      	movs	r0, #44	; 0x2c
 8006a4e:	fb00 f303 	mul.w	r3, r0, r3
 8006a52:	440b      	add	r3, r1
 8006a54:	3350      	adds	r3, #80	; 0x50
 8006a56:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	0cdb      	lsrs	r3, r3, #19
 8006a68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a6c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	212c      	movs	r1, #44	; 0x2c
 8006a74:	fb01 f303 	mul.w	r3, r1, r3
 8006a78:	4413      	add	r3, r2
 8006a7a:	3340      	adds	r3, #64	; 0x40
 8006a7c:	881b      	ldrh	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d13c      	bne.n	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d039      	beq.n	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	015a      	lsls	r2, r3, #5
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	4413      	add	r3, r2
 8006a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006aa2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006aaa:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	015a      	lsls	r2, r3, #5
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ab8:	461a      	mov	r2, r3
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	69bb      	ldr	r3, [r7, #24]
 8006ac2:	212c      	movs	r1, #44	; 0x2c
 8006ac4:	fb01 f303 	mul.w	r3, r1, r3
 8006ac8:	4413      	add	r3, r2
 8006aca:	3354      	adds	r3, #84	; 0x54
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	f083 0301 	eor.w	r3, r3, #1
 8006ad2:	b2d8      	uxtb	r0, r3
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	212c      	movs	r1, #44	; 0x2c
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	3354      	adds	r3, #84	; 0x54
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	701a      	strb	r2, [r3, #0]
      break;
 8006ae6:	e00b      	b.n	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	212c      	movs	r1, #44	; 0x2c
 8006aee:	fb01 f303 	mul.w	r3, r1, r3
 8006af2:	4413      	add	r3, r2
 8006af4:	3360      	adds	r3, #96	; 0x60
 8006af6:	2204      	movs	r2, #4
 8006af8:	701a      	strb	r2, [r3, #0]
      break;
 8006afa:	e001      	b.n	8006b00 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8006afc:	bf00      	nop
 8006afe:	e000      	b.n	8006b02 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8006b00:	bf00      	nop
  }
}
 8006b02:	bf00      	nop
 8006b04:	3728      	adds	r7, #40	; 0x28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b086      	sub	sp, #24
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006b36:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d10b      	bne.n	8006b5a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d102      	bne.n	8006b52 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f00a f8ef 	bl	8010d30 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f043 0302 	orr.w	r3, r3, #2
 8006b58:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b08      	cmp	r3, #8
 8006b62:	d132      	bne.n	8006bca <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f043 0308 	orr.w	r3, r3, #8
 8006b6a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f003 0304 	and.w	r3, r3, #4
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d126      	bne.n	8006bc4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d113      	bne.n	8006ba6 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006b84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b88:	d106      	bne.n	8006b98 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2102      	movs	r1, #2
 8006b90:	4618      	mov	r0, r3
 8006b92:	f003 fccb 	bl	800a52c <USB_InitFSLSPClkSel>
 8006b96:	e011      	b.n	8006bbc <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f003 fcc4 	bl	800a52c <USB_InitFSLSPClkSel>
 8006ba4:	e00a      	b.n	8006bbc <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d106      	bne.n	8006bbc <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006bba:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f00a f8e1 	bl	8010d84 <HAL_HCD_PortEnabled_Callback>
 8006bc2:	e002      	b.n	8006bca <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f00a f8eb 	bl	8010da0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f003 0320 	and.w	r3, r3, #32
 8006bd0:	2b20      	cmp	r3, #32
 8006bd2:	d103      	bne.n	8006bdc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f043 0320 	orr.w	r3, r3, #32
 8006bda:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006be2:	461a      	mov	r2, r3
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	6013      	str	r3, [r2, #0]
}
 8006be8:	bf00      	nop
 8006bea:	3718      	adds	r7, #24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e267      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d075      	beq.n	8006cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c0e:	4b88      	ldr	r3, [pc, #544]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f003 030c 	and.w	r3, r3, #12
 8006c16:	2b04      	cmp	r3, #4
 8006c18:	d00c      	beq.n	8006c34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c1a:	4b85      	ldr	r3, [pc, #532]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c22:	2b08      	cmp	r3, #8
 8006c24:	d112      	bne.n	8006c4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c26:	4b82      	ldr	r3, [pc, #520]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c32:	d10b      	bne.n	8006c4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c34:	4b7e      	ldr	r3, [pc, #504]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d05b      	beq.n	8006cf8 <HAL_RCC_OscConfig+0x108>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d157      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e242      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c54:	d106      	bne.n	8006c64 <HAL_RCC_OscConfig+0x74>
 8006c56:	4b76      	ldr	r3, [pc, #472]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a75      	ldr	r2, [pc, #468]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	e01d      	b.n	8006ca0 <HAL_RCC_OscConfig+0xb0>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c6c:	d10c      	bne.n	8006c88 <HAL_RCC_OscConfig+0x98>
 8006c6e:	4b70      	ldr	r3, [pc, #448]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a6f      	ldr	r2, [pc, #444]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	4b6d      	ldr	r3, [pc, #436]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a6c      	ldr	r2, [pc, #432]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c84:	6013      	str	r3, [r2, #0]
 8006c86:	e00b      	b.n	8006ca0 <HAL_RCC_OscConfig+0xb0>
 8006c88:	4b69      	ldr	r3, [pc, #420]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a68      	ldr	r2, [pc, #416]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c92:	6013      	str	r3, [r2, #0]
 8006c94:	4b66      	ldr	r3, [pc, #408]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a65      	ldr	r2, [pc, #404]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d013      	beq.n	8006cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ca8:	f7fd fc84 	bl	80045b4 <HAL_GetTick>
 8006cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cae:	e008      	b.n	8006cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006cb0:	f7fd fc80 	bl	80045b4 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	2b64      	cmp	r3, #100	; 0x64
 8006cbc:	d901      	bls.n	8006cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	e207      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cc2:	4b5b      	ldr	r3, [pc, #364]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d0f0      	beq.n	8006cb0 <HAL_RCC_OscConfig+0xc0>
 8006cce:	e014      	b.n	8006cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cd0:	f7fd fc70 	bl	80045b4 <HAL_GetTick>
 8006cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cd6:	e008      	b.n	8006cea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006cd8:	f7fd fc6c 	bl	80045b4 <HAL_GetTick>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	2b64      	cmp	r3, #100	; 0x64
 8006ce4:	d901      	bls.n	8006cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e1f3      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cea:	4b51      	ldr	r3, [pc, #324]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1f0      	bne.n	8006cd8 <HAL_RCC_OscConfig+0xe8>
 8006cf6:	e000      	b.n	8006cfa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d063      	beq.n	8006dce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d06:	4b4a      	ldr	r3, [pc, #296]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f003 030c 	and.w	r3, r3, #12
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00b      	beq.n	8006d2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d12:	4b47      	ldr	r3, [pc, #284]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d1a:	2b08      	cmp	r3, #8
 8006d1c:	d11c      	bne.n	8006d58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d1e:	4b44      	ldr	r3, [pc, #272]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d116      	bne.n	8006d58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d2a:	4b41      	ldr	r3, [pc, #260]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0302 	and.w	r3, r3, #2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d005      	beq.n	8006d42 <HAL_RCC_OscConfig+0x152>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d001      	beq.n	8006d42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e1c7      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d42:	4b3b      	ldr	r3, [pc, #236]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	00db      	lsls	r3, r3, #3
 8006d50:	4937      	ldr	r1, [pc, #220]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d56:	e03a      	b.n	8006dce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d020      	beq.n	8006da2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006d60:	4b34      	ldr	r3, [pc, #208]	; (8006e34 <HAL_RCC_OscConfig+0x244>)
 8006d62:	2201      	movs	r2, #1
 8006d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d66:	f7fd fc25 	bl	80045b4 <HAL_GetTick>
 8006d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d6c:	e008      	b.n	8006d80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d6e:	f7fd fc21 	bl	80045b4 <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	1ad3      	subs	r3, r2, r3
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d901      	bls.n	8006d80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	e1a8      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d80:	4b2b      	ldr	r3, [pc, #172]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0302 	and.w	r3, r3, #2
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0f0      	beq.n	8006d6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d8c:	4b28      	ldr	r3, [pc, #160]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	00db      	lsls	r3, r3, #3
 8006d9a:	4925      	ldr	r1, [pc, #148]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	600b      	str	r3, [r1, #0]
 8006da0:	e015      	b.n	8006dce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006da2:	4b24      	ldr	r3, [pc, #144]	; (8006e34 <HAL_RCC_OscConfig+0x244>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da8:	f7fd fc04 	bl	80045b4 <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dae:	e008      	b.n	8006dc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006db0:	f7fd fc00 	bl	80045b4 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d901      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e187      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dc2:	4b1b      	ldr	r3, [pc, #108]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1f0      	bne.n	8006db0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 0308 	and.w	r3, r3, #8
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d036      	beq.n	8006e48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d016      	beq.n	8006e10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006de2:	4b15      	ldr	r3, [pc, #84]	; (8006e38 <HAL_RCC_OscConfig+0x248>)
 8006de4:	2201      	movs	r2, #1
 8006de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006de8:	f7fd fbe4 	bl	80045b4 <HAL_GetTick>
 8006dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006dee:	e008      	b.n	8006e02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006df0:	f7fd fbe0 	bl	80045b4 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e167      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e02:	4b0b      	ldr	r3, [pc, #44]	; (8006e30 <HAL_RCC_OscConfig+0x240>)
 8006e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e06:	f003 0302 	and.w	r3, r3, #2
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0f0      	beq.n	8006df0 <HAL_RCC_OscConfig+0x200>
 8006e0e:	e01b      	b.n	8006e48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e10:	4b09      	ldr	r3, [pc, #36]	; (8006e38 <HAL_RCC_OscConfig+0x248>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e16:	f7fd fbcd 	bl	80045b4 <HAL_GetTick>
 8006e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e1c:	e00e      	b.n	8006e3c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e1e:	f7fd fbc9 	bl	80045b4 <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	1ad3      	subs	r3, r2, r3
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d907      	bls.n	8006e3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e150      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
 8006e30:	40023800 	.word	0x40023800
 8006e34:	42470000 	.word	0x42470000
 8006e38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e3c:	4b88      	ldr	r3, [pc, #544]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006e3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1ea      	bne.n	8006e1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0304 	and.w	r3, r3, #4
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 8097 	beq.w	8006f84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e56:	2300      	movs	r3, #0
 8006e58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e5a:	4b81      	ldr	r3, [pc, #516]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10f      	bne.n	8006e86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e66:	2300      	movs	r3, #0
 8006e68:	60bb      	str	r3, [r7, #8]
 8006e6a:	4b7d      	ldr	r3, [pc, #500]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6e:	4a7c      	ldr	r2, [pc, #496]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e74:	6413      	str	r3, [r2, #64]	; 0x40
 8006e76:	4b7a      	ldr	r3, [pc, #488]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e7e:	60bb      	str	r3, [r7, #8]
 8006e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e82:	2301      	movs	r3, #1
 8006e84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e86:	4b77      	ldr	r3, [pc, #476]	; (8007064 <HAL_RCC_OscConfig+0x474>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d118      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e92:	4b74      	ldr	r3, [pc, #464]	; (8007064 <HAL_RCC_OscConfig+0x474>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a73      	ldr	r2, [pc, #460]	; (8007064 <HAL_RCC_OscConfig+0x474>)
 8006e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e9e:	f7fd fb89 	bl	80045b4 <HAL_GetTick>
 8006ea2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ea4:	e008      	b.n	8006eb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ea6:	f7fd fb85 	bl	80045b4 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d901      	bls.n	8006eb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e10c      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eb8:	4b6a      	ldr	r3, [pc, #424]	; (8007064 <HAL_RCC_OscConfig+0x474>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d0f0      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d106      	bne.n	8006eda <HAL_RCC_OscConfig+0x2ea>
 8006ecc:	4b64      	ldr	r3, [pc, #400]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ed0:	4a63      	ldr	r2, [pc, #396]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ed8:	e01c      	b.n	8006f14 <HAL_RCC_OscConfig+0x324>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	2b05      	cmp	r3, #5
 8006ee0:	d10c      	bne.n	8006efc <HAL_RCC_OscConfig+0x30c>
 8006ee2:	4b5f      	ldr	r3, [pc, #380]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee6:	4a5e      	ldr	r2, [pc, #376]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ee8:	f043 0304 	orr.w	r3, r3, #4
 8006eec:	6713      	str	r3, [r2, #112]	; 0x70
 8006eee:	4b5c      	ldr	r3, [pc, #368]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ef2:	4a5b      	ldr	r2, [pc, #364]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ef4:	f043 0301 	orr.w	r3, r3, #1
 8006ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8006efa:	e00b      	b.n	8006f14 <HAL_RCC_OscConfig+0x324>
 8006efc:	4b58      	ldr	r3, [pc, #352]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f00:	4a57      	ldr	r2, [pc, #348]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f02:	f023 0301 	bic.w	r3, r3, #1
 8006f06:	6713      	str	r3, [r2, #112]	; 0x70
 8006f08:	4b55      	ldr	r3, [pc, #340]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f0c:	4a54      	ldr	r2, [pc, #336]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f0e:	f023 0304 	bic.w	r3, r3, #4
 8006f12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d015      	beq.n	8006f48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f1c:	f7fd fb4a 	bl	80045b4 <HAL_GetTick>
 8006f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f22:	e00a      	b.n	8006f3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f24:	f7fd fb46 	bl	80045b4 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e0cb      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f3a:	4b49      	ldr	r3, [pc, #292]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0ee      	beq.n	8006f24 <HAL_RCC_OscConfig+0x334>
 8006f46:	e014      	b.n	8006f72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f48:	f7fd fb34 	bl	80045b4 <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f4e:	e00a      	b.n	8006f66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f50:	f7fd fb30 	bl	80045b4 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d901      	bls.n	8006f66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e0b5      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f66:	4b3e      	ldr	r3, [pc, #248]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1ee      	bne.n	8006f50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f72:	7dfb      	ldrb	r3, [r7, #23]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d105      	bne.n	8006f84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f78:	4b39      	ldr	r3, [pc, #228]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7c:	4a38      	ldr	r2, [pc, #224]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 80a1 	beq.w	80070d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f8e:	4b34      	ldr	r3, [pc, #208]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f003 030c 	and.w	r3, r3, #12
 8006f96:	2b08      	cmp	r3, #8
 8006f98:	d05c      	beq.n	8007054 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	2b02      	cmp	r3, #2
 8006fa0:	d141      	bne.n	8007026 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fa2:	4b31      	ldr	r3, [pc, #196]	; (8007068 <HAL_RCC_OscConfig+0x478>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa8:	f7fd fb04 	bl	80045b4 <HAL_GetTick>
 8006fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fae:	e008      	b.n	8006fc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006fb0:	f7fd fb00 	bl	80045b4 <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d901      	bls.n	8006fc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e087      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fc2:	4b27      	ldr	r3, [pc, #156]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1f0      	bne.n	8006fb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	69da      	ldr	r2, [r3, #28]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fdc:	019b      	lsls	r3, r3, #6
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe4:	085b      	lsrs	r3, r3, #1
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	041b      	lsls	r3, r3, #16
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff0:	061b      	lsls	r3, r3, #24
 8006ff2:	491b      	ldr	r1, [pc, #108]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ff8:	4b1b      	ldr	r3, [pc, #108]	; (8007068 <HAL_RCC_OscConfig+0x478>)
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ffe:	f7fd fad9 	bl	80045b4 <HAL_GetTick>
 8007002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007004:	e008      	b.n	8007018 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007006:	f7fd fad5 	bl	80045b4 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	d901      	bls.n	8007018 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e05c      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007018:	4b11      	ldr	r3, [pc, #68]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0f0      	beq.n	8007006 <HAL_RCC_OscConfig+0x416>
 8007024:	e054      	b.n	80070d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007026:	4b10      	ldr	r3, [pc, #64]	; (8007068 <HAL_RCC_OscConfig+0x478>)
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800702c:	f7fd fac2 	bl	80045b4 <HAL_GetTick>
 8007030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007032:	e008      	b.n	8007046 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007034:	f7fd fabe 	bl	80045b4 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	2b02      	cmp	r3, #2
 8007040:	d901      	bls.n	8007046 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e045      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007046:	4b06      	ldr	r3, [pc, #24]	; (8007060 <HAL_RCC_OscConfig+0x470>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1f0      	bne.n	8007034 <HAL_RCC_OscConfig+0x444>
 8007052:	e03d      	b.n	80070d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	699b      	ldr	r3, [r3, #24]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d107      	bne.n	800706c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e038      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
 8007060:	40023800 	.word	0x40023800
 8007064:	40007000 	.word	0x40007000
 8007068:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800706c:	4b1b      	ldr	r3, [pc, #108]	; (80070dc <HAL_RCC_OscConfig+0x4ec>)
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	699b      	ldr	r3, [r3, #24]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d028      	beq.n	80070cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007084:	429a      	cmp	r2, r3
 8007086:	d121      	bne.n	80070cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007092:	429a      	cmp	r2, r3
 8007094:	d11a      	bne.n	80070cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800709c:	4013      	ands	r3, r2
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80070a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d111      	bne.n	80070cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b2:	085b      	lsrs	r3, r3, #1
 80070b4:	3b01      	subs	r3, #1
 80070b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d107      	bne.n	80070cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d001      	beq.n	80070d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e000      	b.n	80070d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3718      	adds	r7, #24
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
 80070da:	bf00      	nop
 80070dc:	40023800 	.word	0x40023800

080070e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d101      	bne.n	80070f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0cc      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80070f4:	4b68      	ldr	r3, [pc, #416]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0307 	and.w	r3, r3, #7
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d90c      	bls.n	800711c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007102:	4b65      	ldr	r3, [pc, #404]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800710a:	4b63      	ldr	r3, [pc, #396]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0307 	and.w	r3, r3, #7
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	429a      	cmp	r2, r3
 8007116:	d001      	beq.n	800711c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e0b8      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	2b00      	cmp	r3, #0
 8007126:	d020      	beq.n	800716a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	2b00      	cmp	r3, #0
 8007132:	d005      	beq.n	8007140 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007134:	4b59      	ldr	r3, [pc, #356]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	4a58      	ldr	r2, [pc, #352]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 800713a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800713e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 0308 	and.w	r3, r3, #8
 8007148:	2b00      	cmp	r3, #0
 800714a:	d005      	beq.n	8007158 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800714c:	4b53      	ldr	r3, [pc, #332]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	4a52      	ldr	r2, [pc, #328]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007152:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007156:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007158:	4b50      	ldr	r3, [pc, #320]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	494d      	ldr	r1, [pc, #308]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007166:	4313      	orrs	r3, r2
 8007168:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d044      	beq.n	8007200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d107      	bne.n	800718e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800717e:	4b47      	ldr	r3, [pc, #284]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d119      	bne.n	80071be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e07f      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	2b02      	cmp	r3, #2
 8007194:	d003      	beq.n	800719e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800719a:	2b03      	cmp	r3, #3
 800719c:	d107      	bne.n	80071ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800719e:	4b3f      	ldr	r3, [pc, #252]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d109      	bne.n	80071be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e06f      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071ae:	4b3b      	ldr	r3, [pc, #236]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e067      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80071be:	4b37      	ldr	r3, [pc, #220]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f023 0203 	bic.w	r2, r3, #3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	4934      	ldr	r1, [pc, #208]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80071d0:	f7fd f9f0 	bl	80045b4 <HAL_GetTick>
 80071d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071d6:	e00a      	b.n	80071ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071d8:	f7fd f9ec 	bl	80045b4 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e04f      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071ee:	4b2b      	ldr	r3, [pc, #172]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 020c 	and.w	r2, r3, #12
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d1eb      	bne.n	80071d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007200:	4b25      	ldr	r3, [pc, #148]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0307 	and.w	r3, r3, #7
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	429a      	cmp	r2, r3
 800720c:	d20c      	bcs.n	8007228 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800720e:	4b22      	ldr	r3, [pc, #136]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 8007210:	683a      	ldr	r2, [r7, #0]
 8007212:	b2d2      	uxtb	r2, r2
 8007214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007216:	4b20      	ldr	r3, [pc, #128]	; (8007298 <HAL_RCC_ClockConfig+0x1b8>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0307 	and.w	r3, r3, #7
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	429a      	cmp	r2, r3
 8007222:	d001      	beq.n	8007228 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e032      	b.n	800728e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b00      	cmp	r3, #0
 8007232:	d008      	beq.n	8007246 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007234:	4b19      	ldr	r3, [pc, #100]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	4916      	ldr	r1, [pc, #88]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007242:	4313      	orrs	r3, r2
 8007244:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0308 	and.w	r3, r3, #8
 800724e:	2b00      	cmp	r3, #0
 8007250:	d009      	beq.n	8007266 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007252:	4b12      	ldr	r3, [pc, #72]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	00db      	lsls	r3, r3, #3
 8007260:	490e      	ldr	r1, [pc, #56]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 8007262:	4313      	orrs	r3, r2
 8007264:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007266:	f000 f821 	bl	80072ac <HAL_RCC_GetSysClockFreq>
 800726a:	4602      	mov	r2, r0
 800726c:	4b0b      	ldr	r3, [pc, #44]	; (800729c <HAL_RCC_ClockConfig+0x1bc>)
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	091b      	lsrs	r3, r3, #4
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	490a      	ldr	r1, [pc, #40]	; (80072a0 <HAL_RCC_ClockConfig+0x1c0>)
 8007278:	5ccb      	ldrb	r3, [r1, r3]
 800727a:	fa22 f303 	lsr.w	r3, r2, r3
 800727e:	4a09      	ldr	r2, [pc, #36]	; (80072a4 <HAL_RCC_ClockConfig+0x1c4>)
 8007280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007282:	4b09      	ldr	r3, [pc, #36]	; (80072a8 <HAL_RCC_ClockConfig+0x1c8>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd f950 	bl	800452c <HAL_InitTick>

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	40023c00 	.word	0x40023c00
 800729c:	40023800 	.word	0x40023800
 80072a0:	08011c8c 	.word	0x08011c8c
 80072a4:	20000004 	.word	0x20000004
 80072a8:	20000020 	.word	0x20000020

080072ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072b0:	b094      	sub	sp, #80	; 0x50
 80072b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	647b      	str	r3, [r7, #68]	; 0x44
 80072b8:	2300      	movs	r3, #0
 80072ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072bc:	2300      	movs	r3, #0
 80072be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80072c0:	2300      	movs	r3, #0
 80072c2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80072c4:	4b79      	ldr	r3, [pc, #484]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f003 030c 	and.w	r3, r3, #12
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d00d      	beq.n	80072ec <HAL_RCC_GetSysClockFreq+0x40>
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	f200 80e1 	bhi.w	8007498 <HAL_RCC_GetSysClockFreq+0x1ec>
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d002      	beq.n	80072e0 <HAL_RCC_GetSysClockFreq+0x34>
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d003      	beq.n	80072e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80072de:	e0db      	b.n	8007498 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80072e0:	4b73      	ldr	r3, [pc, #460]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80072e2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80072e4:	e0db      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80072e6:	4b73      	ldr	r3, [pc, #460]	; (80074b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80072e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80072ea:	e0d8      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80072ec:	4b6f      	ldr	r3, [pc, #444]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072f4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80072f6:	4b6d      	ldr	r3, [pc, #436]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d063      	beq.n	80073ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007302:	4b6a      	ldr	r3, [pc, #424]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	099b      	lsrs	r3, r3, #6
 8007308:	2200      	movs	r2, #0
 800730a:	63bb      	str	r3, [r7, #56]	; 0x38
 800730c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800730e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007314:	633b      	str	r3, [r7, #48]	; 0x30
 8007316:	2300      	movs	r3, #0
 8007318:	637b      	str	r3, [r7, #52]	; 0x34
 800731a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800731e:	4622      	mov	r2, r4
 8007320:	462b      	mov	r3, r5
 8007322:	f04f 0000 	mov.w	r0, #0
 8007326:	f04f 0100 	mov.w	r1, #0
 800732a:	0159      	lsls	r1, r3, #5
 800732c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007330:	0150      	lsls	r0, r2, #5
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	4621      	mov	r1, r4
 8007338:	1a51      	subs	r1, r2, r1
 800733a:	6139      	str	r1, [r7, #16]
 800733c:	4629      	mov	r1, r5
 800733e:	eb63 0301 	sbc.w	r3, r3, r1
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	f04f 0200 	mov.w	r2, #0
 8007348:	f04f 0300 	mov.w	r3, #0
 800734c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007350:	4659      	mov	r1, fp
 8007352:	018b      	lsls	r3, r1, #6
 8007354:	4651      	mov	r1, sl
 8007356:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800735a:	4651      	mov	r1, sl
 800735c:	018a      	lsls	r2, r1, #6
 800735e:	4651      	mov	r1, sl
 8007360:	ebb2 0801 	subs.w	r8, r2, r1
 8007364:	4659      	mov	r1, fp
 8007366:	eb63 0901 	sbc.w	r9, r3, r1
 800736a:	f04f 0200 	mov.w	r2, #0
 800736e:	f04f 0300 	mov.w	r3, #0
 8007372:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007376:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800737a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800737e:	4690      	mov	r8, r2
 8007380:	4699      	mov	r9, r3
 8007382:	4623      	mov	r3, r4
 8007384:	eb18 0303 	adds.w	r3, r8, r3
 8007388:	60bb      	str	r3, [r7, #8]
 800738a:	462b      	mov	r3, r5
 800738c:	eb49 0303 	adc.w	r3, r9, r3
 8007390:	60fb      	str	r3, [r7, #12]
 8007392:	f04f 0200 	mov.w	r2, #0
 8007396:	f04f 0300 	mov.w	r3, #0
 800739a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800739e:	4629      	mov	r1, r5
 80073a0:	024b      	lsls	r3, r1, #9
 80073a2:	4621      	mov	r1, r4
 80073a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80073a8:	4621      	mov	r1, r4
 80073aa:	024a      	lsls	r2, r1, #9
 80073ac:	4610      	mov	r0, r2
 80073ae:	4619      	mov	r1, r3
 80073b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073b2:	2200      	movs	r2, #0
 80073b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073bc:	f7f9 fa66 	bl	800088c <__aeabi_uldivmod>
 80073c0:	4602      	mov	r2, r0
 80073c2:	460b      	mov	r3, r1
 80073c4:	4613      	mov	r3, r2
 80073c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073c8:	e058      	b.n	800747c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073ca:	4b38      	ldr	r3, [pc, #224]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	099b      	lsrs	r3, r3, #6
 80073d0:	2200      	movs	r2, #0
 80073d2:	4618      	mov	r0, r3
 80073d4:	4611      	mov	r1, r2
 80073d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80073da:	623b      	str	r3, [r7, #32]
 80073dc:	2300      	movs	r3, #0
 80073de:	627b      	str	r3, [r7, #36]	; 0x24
 80073e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80073e4:	4642      	mov	r2, r8
 80073e6:	464b      	mov	r3, r9
 80073e8:	f04f 0000 	mov.w	r0, #0
 80073ec:	f04f 0100 	mov.w	r1, #0
 80073f0:	0159      	lsls	r1, r3, #5
 80073f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073f6:	0150      	lsls	r0, r2, #5
 80073f8:	4602      	mov	r2, r0
 80073fa:	460b      	mov	r3, r1
 80073fc:	4641      	mov	r1, r8
 80073fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8007402:	4649      	mov	r1, r9
 8007404:	eb63 0b01 	sbc.w	fp, r3, r1
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	f04f 0300 	mov.w	r3, #0
 8007410:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007414:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007418:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800741c:	ebb2 040a 	subs.w	r4, r2, sl
 8007420:	eb63 050b 	sbc.w	r5, r3, fp
 8007424:	f04f 0200 	mov.w	r2, #0
 8007428:	f04f 0300 	mov.w	r3, #0
 800742c:	00eb      	lsls	r3, r5, #3
 800742e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007432:	00e2      	lsls	r2, r4, #3
 8007434:	4614      	mov	r4, r2
 8007436:	461d      	mov	r5, r3
 8007438:	4643      	mov	r3, r8
 800743a:	18e3      	adds	r3, r4, r3
 800743c:	603b      	str	r3, [r7, #0]
 800743e:	464b      	mov	r3, r9
 8007440:	eb45 0303 	adc.w	r3, r5, r3
 8007444:	607b      	str	r3, [r7, #4]
 8007446:	f04f 0200 	mov.w	r2, #0
 800744a:	f04f 0300 	mov.w	r3, #0
 800744e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007452:	4629      	mov	r1, r5
 8007454:	028b      	lsls	r3, r1, #10
 8007456:	4621      	mov	r1, r4
 8007458:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800745c:	4621      	mov	r1, r4
 800745e:	028a      	lsls	r2, r1, #10
 8007460:	4610      	mov	r0, r2
 8007462:	4619      	mov	r1, r3
 8007464:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007466:	2200      	movs	r2, #0
 8007468:	61bb      	str	r3, [r7, #24]
 800746a:	61fa      	str	r2, [r7, #28]
 800746c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007470:	f7f9 fa0c 	bl	800088c <__aeabi_uldivmod>
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	4613      	mov	r3, r2
 800747a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800747c:	4b0b      	ldr	r3, [pc, #44]	; (80074ac <HAL_RCC_GetSysClockFreq+0x200>)
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	0c1b      	lsrs	r3, r3, #16
 8007482:	f003 0303 	and.w	r3, r3, #3
 8007486:	3301      	adds	r3, #1
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800748c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800748e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007490:	fbb2 f3f3 	udiv	r3, r2, r3
 8007494:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007496:	e002      	b.n	800749e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007498:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800749a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800749c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800749e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3750      	adds	r7, #80	; 0x50
 80074a4:	46bd      	mov	sp, r7
 80074a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074aa:	bf00      	nop
 80074ac:	40023800 	.word	0x40023800
 80074b0:	00f42400 	.word	0x00f42400
 80074b4:	007a1200 	.word	0x007a1200

080074b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074b8:	b480      	push	{r7}
 80074ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074bc:	4b03      	ldr	r3, [pc, #12]	; (80074cc <HAL_RCC_GetHCLKFreq+0x14>)
 80074be:	681b      	ldr	r3, [r3, #0]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	20000004 	.word	0x20000004

080074d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80074d4:	f7ff fff0 	bl	80074b8 <HAL_RCC_GetHCLKFreq>
 80074d8:	4602      	mov	r2, r0
 80074da:	4b05      	ldr	r3, [pc, #20]	; (80074f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	0a9b      	lsrs	r3, r3, #10
 80074e0:	f003 0307 	and.w	r3, r3, #7
 80074e4:	4903      	ldr	r1, [pc, #12]	; (80074f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074e6:	5ccb      	ldrb	r3, [r1, r3]
 80074e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	40023800 	.word	0x40023800
 80074f4:	08011c9c 	.word	0x08011c9c

080074f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80074fc:	f7ff ffdc 	bl	80074b8 <HAL_RCC_GetHCLKFreq>
 8007500:	4602      	mov	r2, r0
 8007502:	4b05      	ldr	r3, [pc, #20]	; (8007518 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	0b5b      	lsrs	r3, r3, #13
 8007508:	f003 0307 	and.w	r3, r3, #7
 800750c:	4903      	ldr	r1, [pc, #12]	; (800751c <HAL_RCC_GetPCLK2Freq+0x24>)
 800750e:	5ccb      	ldrb	r3, [r1, r3]
 8007510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007514:	4618      	mov	r0, r3
 8007516:	bd80      	pop	{r7, pc}
 8007518:	40023800 	.word	0x40023800
 800751c:	08011c9c 	.word	0x08011c9c

08007520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e07b      	b.n	800762a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	d108      	bne.n	800754c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007542:	d009      	beq.n	8007558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	61da      	str	r2, [r3, #28]
 800754a:	e005      	b.n	8007558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d106      	bne.n	8007578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f7fc f884 	bl	8003680 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800758e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80075a0:	431a      	orrs	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075aa:	431a      	orrs	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	431a      	orrs	r2, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	f003 0301 	and.w	r3, r3, #1
 80075be:	431a      	orrs	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075c8:	431a      	orrs	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a1b      	ldr	r3, [r3, #32]
 80075d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075dc:	ea42 0103 	orr.w	r1, r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	430a      	orrs	r2, r1
 80075ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	0c1b      	lsrs	r3, r3, #16
 80075f6:	f003 0104 	and.w	r1, r3, #4
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fe:	f003 0210 	and.w	r2, r3, #16
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	69da      	ldr	r2, [r3, #28]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007618:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3708      	adds	r7, #8
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b08c      	sub	sp, #48	; 0x30
 8007636:	af00      	add	r7, sp, #0
 8007638:	60f8      	str	r0, [r7, #12]
 800763a:	60b9      	str	r1, [r7, #8]
 800763c:	607a      	str	r2, [r7, #4]
 800763e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007640:	2301      	movs	r3, #1
 8007642:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007644:	2300      	movs	r3, #0
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007650:	2b01      	cmp	r3, #1
 8007652:	d101      	bne.n	8007658 <HAL_SPI_TransmitReceive+0x26>
 8007654:	2302      	movs	r3, #2
 8007656:	e18a      	b.n	800796e <HAL_SPI_TransmitReceive+0x33c>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007660:	f7fc ffa8 	bl	80045b4 <HAL_GetTick>
 8007664:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800766c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007676:	887b      	ldrh	r3, [r7, #2]
 8007678:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800767a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800767e:	2b01      	cmp	r3, #1
 8007680:	d00f      	beq.n	80076a2 <HAL_SPI_TransmitReceive+0x70>
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007688:	d107      	bne.n	800769a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d103      	bne.n	800769a <HAL_SPI_TransmitReceive+0x68>
 8007692:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007696:	2b04      	cmp	r3, #4
 8007698:	d003      	beq.n	80076a2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800769a:	2302      	movs	r3, #2
 800769c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80076a0:	e15b      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <HAL_SPI_TransmitReceive+0x82>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d002      	beq.n	80076b4 <HAL_SPI_TransmitReceive+0x82>
 80076ae:	887b      	ldrh	r3, [r7, #2]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d103      	bne.n	80076bc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80076ba:	e14e      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	2b04      	cmp	r3, #4
 80076c6:	d003      	beq.n	80076d0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2205      	movs	r2, #5
 80076cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	887a      	ldrh	r2, [r7, #2]
 80076e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	887a      	ldrh	r2, [r7, #2]
 80076e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	887a      	ldrh	r2, [r7, #2]
 80076f2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	887a      	ldrh	r2, [r7, #2]
 80076f8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007710:	2b40      	cmp	r3, #64	; 0x40
 8007712:	d007      	beq.n	8007724 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007722:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800772c:	d178      	bne.n	8007820 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <HAL_SPI_TransmitReceive+0x10a>
 8007736:	8b7b      	ldrh	r3, [r7, #26]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d166      	bne.n	800780a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007740:	881a      	ldrh	r2, [r3, #0]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800774c:	1c9a      	adds	r2, r3, #2
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007756:	b29b      	uxth	r3, r3
 8007758:	3b01      	subs	r3, #1
 800775a:	b29a      	uxth	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007760:	e053      	b.n	800780a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 0302 	and.w	r3, r3, #2
 800776c:	2b02      	cmp	r3, #2
 800776e:	d11b      	bne.n	80077a8 <HAL_SPI_TransmitReceive+0x176>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007774:	b29b      	uxth	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d016      	beq.n	80077a8 <HAL_SPI_TransmitReceive+0x176>
 800777a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800777c:	2b01      	cmp	r3, #1
 800777e:	d113      	bne.n	80077a8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007784:	881a      	ldrh	r2, [r3, #0]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007790:	1c9a      	adds	r2, r3, #2
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800779a:	b29b      	uxth	r3, r3
 800779c:	3b01      	subs	r3, #1
 800779e:	b29a      	uxth	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d119      	bne.n	80077ea <HAL_SPI_TransmitReceive+0x1b8>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d014      	beq.n	80077ea <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68da      	ldr	r2, [r3, #12]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ca:	b292      	uxth	r2, r2
 80077cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d2:	1c9a      	adds	r2, r3, #2
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077dc:	b29b      	uxth	r3, r3
 80077de:	3b01      	subs	r3, #1
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077e6:	2301      	movs	r3, #1
 80077e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80077ea:	f7fc fee3 	bl	80045b4 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d807      	bhi.n	800780a <HAL_SPI_TransmitReceive+0x1d8>
 80077fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007800:	d003      	beq.n	800780a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007808:	e0a7      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800780e:	b29b      	uxth	r3, r3
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1a6      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x130>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007818:	b29b      	uxth	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1a1      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x130>
 800781e:	e07c      	b.n	800791a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d002      	beq.n	800782e <HAL_SPI_TransmitReceive+0x1fc>
 8007828:	8b7b      	ldrh	r3, [r7, #26]
 800782a:	2b01      	cmp	r3, #1
 800782c:	d16b      	bne.n	8007906 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	330c      	adds	r3, #12
 8007838:	7812      	ldrb	r2, [r2, #0]
 800783a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007840:	1c5a      	adds	r2, r3, #1
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800784a:	b29b      	uxth	r3, r3
 800784c:	3b01      	subs	r3, #1
 800784e:	b29a      	uxth	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007854:	e057      	b.n	8007906 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b02      	cmp	r3, #2
 8007862:	d11c      	bne.n	800789e <HAL_SPI_TransmitReceive+0x26c>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007868:	b29b      	uxth	r3, r3
 800786a:	2b00      	cmp	r3, #0
 800786c:	d017      	beq.n	800789e <HAL_SPI_TransmitReceive+0x26c>
 800786e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007870:	2b01      	cmp	r3, #1
 8007872:	d114      	bne.n	800789e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	330c      	adds	r3, #12
 800787e:	7812      	ldrb	r2, [r2, #0]
 8007880:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007886:	1c5a      	adds	r2, r3, #1
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007890:	b29b      	uxth	r3, r3
 8007892:	3b01      	subs	r3, #1
 8007894:	b29a      	uxth	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d119      	bne.n	80078e0 <HAL_SPI_TransmitReceive+0x2ae>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d014      	beq.n	80078e0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68da      	ldr	r2, [r3, #12]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c0:	b2d2      	uxtb	r2, r2
 80078c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	3b01      	subs	r3, #1
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80078dc:	2301      	movs	r3, #1
 80078de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80078e0:	f7fc fe68 	bl	80045b4 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d803      	bhi.n	80078f8 <HAL_SPI_TransmitReceive+0x2c6>
 80078f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078f6:	d102      	bne.n	80078fe <HAL_SPI_TransmitReceive+0x2cc>
 80078f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d103      	bne.n	8007906 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80078fe:	2303      	movs	r3, #3
 8007900:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007904:	e029      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800790a:	b29b      	uxth	r3, r3
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1a2      	bne.n	8007856 <HAL_SPI_TransmitReceive+0x224>
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d19d      	bne.n	8007856 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800791a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800791c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f000 f8b2 	bl	8007a88 <SPI_EndRxTxTransaction>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d006      	beq.n	8007938 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2220      	movs	r2, #32
 8007934:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007936:	e010      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d10b      	bne.n	8007958 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007940:	2300      	movs	r3, #0
 8007942:	617b      	str	r3, [r7, #20]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	617b      	str	r3, [r7, #20]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	617b      	str	r3, [r7, #20]
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	e000      	b.n	800795a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007958:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800796a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800796e:	4618      	mov	r0, r3
 8007970:	3730      	adds	r7, #48	; 0x30
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b088      	sub	sp, #32
 800797c:	af00      	add	r7, sp, #0
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	603b      	str	r3, [r7, #0]
 8007984:	4613      	mov	r3, r2
 8007986:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007988:	f7fc fe14 	bl	80045b4 <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007990:	1a9b      	subs	r3, r3, r2
 8007992:	683a      	ldr	r2, [r7, #0]
 8007994:	4413      	add	r3, r2
 8007996:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007998:	f7fc fe0c 	bl	80045b4 <HAL_GetTick>
 800799c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800799e:	4b39      	ldr	r3, [pc, #228]	; (8007a84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	015b      	lsls	r3, r3, #5
 80079a4:	0d1b      	lsrs	r3, r3, #20
 80079a6:	69fa      	ldr	r2, [r7, #28]
 80079a8:	fb02 f303 	mul.w	r3, r2, r3
 80079ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079ae:	e054      	b.n	8007a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079b6:	d050      	beq.n	8007a5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80079b8:	f7fc fdfc 	bl	80045b4 <HAL_GetTick>
 80079bc:	4602      	mov	r2, r0
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	69fa      	ldr	r2, [r7, #28]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d902      	bls.n	80079ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d13d      	bne.n	8007a4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079e6:	d111      	bne.n	8007a0c <SPI_WaitFlagStateUntilTimeout+0x94>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079f0:	d004      	beq.n	80079fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079fa:	d107      	bne.n	8007a0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a14:	d10f      	bne.n	8007a36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a24:	601a      	str	r2, [r3, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e017      	b.n	8007a7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007a50:	2300      	movs	r3, #0
 8007a52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	4013      	ands	r3, r2
 8007a64:	68ba      	ldr	r2, [r7, #8]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	bf0c      	ite	eq
 8007a6a:	2301      	moveq	r3, #1
 8007a6c:	2300      	movne	r3, #0
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	461a      	mov	r2, r3
 8007a72:	79fb      	ldrb	r3, [r7, #7]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d19b      	bne.n	80079b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3720      	adds	r7, #32
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	20000004 	.word	0x20000004

08007a88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b088      	sub	sp, #32
 8007a8c:	af02      	add	r7, sp, #8
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007a94:	4b1b      	ldr	r3, [pc, #108]	; (8007b04 <SPI_EndRxTxTransaction+0x7c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a1b      	ldr	r2, [pc, #108]	; (8007b08 <SPI_EndRxTxTransaction+0x80>)
 8007a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a9e:	0d5b      	lsrs	r3, r3, #21
 8007aa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007aa4:	fb02 f303 	mul.w	r3, r2, r3
 8007aa8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ab2:	d112      	bne.n	8007ada <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	9300      	str	r3, [sp, #0]
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	2200      	movs	r2, #0
 8007abc:	2180      	movs	r1, #128	; 0x80
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f7ff ff5a 	bl	8007978 <SPI_WaitFlagStateUntilTimeout>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d016      	beq.n	8007af8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ace:	f043 0220 	orr.w	r2, r3, #32
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e00f      	b.n	8007afa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00a      	beq.n	8007af6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007af0:	2b80      	cmp	r3, #128	; 0x80
 8007af2:	d0f2      	beq.n	8007ada <SPI_EndRxTxTransaction+0x52>
 8007af4:	e000      	b.n	8007af8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007af6:	bf00      	nop
  }

  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3718      	adds	r7, #24
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	20000004 	.word	0x20000004
 8007b08:	165e9f81 	.word	0x165e9f81

08007b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d101      	bne.n	8007b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e041      	b.n	8007ba2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d106      	bne.n	8007b38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7fb fdec 	bl	8003710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	3304      	adds	r3, #4
 8007b48:	4619      	mov	r1, r3
 8007b4a:	4610      	mov	r0, r2
 8007b4c:	f000 fd60 	bl	8008610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b085      	sub	sp, #20
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d001      	beq.n	8007bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e04e      	b.n	8007c62 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f042 0201 	orr.w	r2, r2, #1
 8007bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a23      	ldr	r2, [pc, #140]	; (8007c70 <HAL_TIM_Base_Start_IT+0xc4>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d022      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bee:	d01d      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a1f      	ldr	r2, [pc, #124]	; (8007c74 <HAL_TIM_Base_Start_IT+0xc8>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d018      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1e      	ldr	r2, [pc, #120]	; (8007c78 <HAL_TIM_Base_Start_IT+0xcc>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d013      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a1c      	ldr	r2, [pc, #112]	; (8007c7c <HAL_TIM_Base_Start_IT+0xd0>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00e      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a1b      	ldr	r2, [pc, #108]	; (8007c80 <HAL_TIM_Base_Start_IT+0xd4>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d009      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a19      	ldr	r2, [pc, #100]	; (8007c84 <HAL_TIM_Base_Start_IT+0xd8>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d004      	beq.n	8007c2c <HAL_TIM_Base_Start_IT+0x80>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a18      	ldr	r2, [pc, #96]	; (8007c88 <HAL_TIM_Base_Start_IT+0xdc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d111      	bne.n	8007c50 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b06      	cmp	r3, #6
 8007c3c:	d010      	beq.n	8007c60 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f042 0201 	orr.w	r2, r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c4e:	e007      	b.n	8007c60 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3714      	adds	r7, #20
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	40010000 	.word	0x40010000
 8007c74:	40000400 	.word	0x40000400
 8007c78:	40000800 	.word	0x40000800
 8007c7c:	40000c00 	.word	0x40000c00
 8007c80:	40010400 	.word	0x40010400
 8007c84:	40014000 	.word	0x40014000
 8007c88:	40001800 	.word	0x40001800

08007c8c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0201 	bic.w	r2, r2, #1
 8007ca2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6a1a      	ldr	r2, [r3, #32]
 8007caa:	f241 1311 	movw	r3, #4369	; 0x1111
 8007cae:	4013      	ands	r3, r2
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10f      	bne.n	8007cd4 <HAL_TIM_Base_Stop_IT+0x48>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	6a1a      	ldr	r2, [r3, #32]
 8007cba:	f240 4344 	movw	r3, #1092	; 0x444
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d107      	bne.n	8007cd4 <HAL_TIM_Base_Stop_IT+0x48>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f022 0201 	bic.w	r2, r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b082      	sub	sp, #8
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e041      	b.n	8007d80 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d106      	bne.n	8007d16 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f7fb fd6d 	bl	80037f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	3304      	adds	r3, #4
 8007d26:	4619      	mov	r1, r3
 8007d28:	4610      	mov	r0, r2
 8007d2a:	f000 fc71 	bl	8008610 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d7e:	2300      	movs	r3, #0
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3708      	adds	r7, #8
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d109      	bne.n	8007dac <HAL_TIM_PWM_Start+0x24>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	bf14      	ite	ne
 8007da4:	2301      	movne	r3, #1
 8007da6:	2300      	moveq	r3, #0
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	e022      	b.n	8007df2 <HAL_TIM_PWM_Start+0x6a>
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b04      	cmp	r3, #4
 8007db0:	d109      	bne.n	8007dc6 <HAL_TIM_PWM_Start+0x3e>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	bf14      	ite	ne
 8007dbe:	2301      	movne	r3, #1
 8007dc0:	2300      	moveq	r3, #0
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	e015      	b.n	8007df2 <HAL_TIM_PWM_Start+0x6a>
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d109      	bne.n	8007de0 <HAL_TIM_PWM_Start+0x58>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	bf14      	ite	ne
 8007dd8:	2301      	movne	r3, #1
 8007dda:	2300      	moveq	r3, #0
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	e008      	b.n	8007df2 <HAL_TIM_PWM_Start+0x6a>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	bf14      	ite	ne
 8007dec:	2301      	movne	r3, #1
 8007dee:	2300      	moveq	r3, #0
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	e07c      	b.n	8007ef4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d104      	bne.n	8007e0a <HAL_TIM_PWM_Start+0x82>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e08:	e013      	b.n	8007e32 <HAL_TIM_PWM_Start+0xaa>
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b04      	cmp	r3, #4
 8007e0e:	d104      	bne.n	8007e1a <HAL_TIM_PWM_Start+0x92>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e18:	e00b      	b.n	8007e32 <HAL_TIM_PWM_Start+0xaa>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b08      	cmp	r3, #8
 8007e1e:	d104      	bne.n	8007e2a <HAL_TIM_PWM_Start+0xa2>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2202      	movs	r2, #2
 8007e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e28:	e003      	b.n	8007e32 <HAL_TIM_PWM_Start+0xaa>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2202      	movs	r2, #2
 8007e2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2201      	movs	r2, #1
 8007e38:	6839      	ldr	r1, [r7, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 fed2 	bl	8008be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a2d      	ldr	r2, [pc, #180]	; (8007efc <HAL_TIM_PWM_Start+0x174>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d004      	beq.n	8007e54 <HAL_TIM_PWM_Start+0xcc>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a2c      	ldr	r2, [pc, #176]	; (8007f00 <HAL_TIM_PWM_Start+0x178>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d101      	bne.n	8007e58 <HAL_TIM_PWM_Start+0xd0>
 8007e54:	2301      	movs	r3, #1
 8007e56:	e000      	b.n	8007e5a <HAL_TIM_PWM_Start+0xd2>
 8007e58:	2300      	movs	r3, #0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d007      	beq.n	8007e6e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a22      	ldr	r2, [pc, #136]	; (8007efc <HAL_TIM_PWM_Start+0x174>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d022      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e80:	d01d      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a1f      	ldr	r2, [pc, #124]	; (8007f04 <HAL_TIM_PWM_Start+0x17c>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d018      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a1d      	ldr	r2, [pc, #116]	; (8007f08 <HAL_TIM_PWM_Start+0x180>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d013      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a1c      	ldr	r2, [pc, #112]	; (8007f0c <HAL_TIM_PWM_Start+0x184>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d00e      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a16      	ldr	r2, [pc, #88]	; (8007f00 <HAL_TIM_PWM_Start+0x178>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d009      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a18      	ldr	r2, [pc, #96]	; (8007f10 <HAL_TIM_PWM_Start+0x188>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d004      	beq.n	8007ebe <HAL_TIM_PWM_Start+0x136>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a16      	ldr	r2, [pc, #88]	; (8007f14 <HAL_TIM_PWM_Start+0x18c>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d111      	bne.n	8007ee2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f003 0307 	and.w	r3, r3, #7
 8007ec8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2b06      	cmp	r3, #6
 8007ece:	d010      	beq.n	8007ef2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f042 0201 	orr.w	r2, r2, #1
 8007ede:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ee0:	e007      	b.n	8007ef2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f042 0201 	orr.w	r2, r2, #1
 8007ef0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40010400 	.word	0x40010400
 8007f04:	40000400 	.word	0x40000400
 8007f08:	40000800 	.word	0x40000800
 8007f0c:	40000c00 	.word	0x40000c00
 8007f10:	40014000 	.word	0x40014000
 8007f14:	40001800 	.word	0x40001800

08007f18 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2200      	movs	r2, #0
 8007f28:	6839      	ldr	r1, [r7, #0]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 fe5a 	bl	8008be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a2e      	ldr	r2, [pc, #184]	; (8007ff0 <HAL_TIM_PWM_Stop+0xd8>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d004      	beq.n	8007f44 <HAL_TIM_PWM_Stop+0x2c>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a2d      	ldr	r2, [pc, #180]	; (8007ff4 <HAL_TIM_PWM_Stop+0xdc>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d101      	bne.n	8007f48 <HAL_TIM_PWM_Stop+0x30>
 8007f44:	2301      	movs	r3, #1
 8007f46:	e000      	b.n	8007f4a <HAL_TIM_PWM_Stop+0x32>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d017      	beq.n	8007f7e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6a1a      	ldr	r2, [r3, #32]
 8007f54:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d10f      	bne.n	8007f7e <HAL_TIM_PWM_Stop+0x66>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	6a1a      	ldr	r2, [r3, #32]
 8007f64:	f240 4344 	movw	r3, #1092	; 0x444
 8007f68:	4013      	ands	r3, r2
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d107      	bne.n	8007f7e <HAL_TIM_PWM_Stop+0x66>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	6a1a      	ldr	r2, [r3, #32]
 8007f84:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f88:	4013      	ands	r3, r2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10f      	bne.n	8007fae <HAL_TIM_PWM_Stop+0x96>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	6a1a      	ldr	r2, [r3, #32]
 8007f94:	f240 4344 	movw	r3, #1092	; 0x444
 8007f98:	4013      	ands	r3, r2
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d107      	bne.n	8007fae <HAL_TIM_PWM_Stop+0x96>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f022 0201 	bic.w	r2, r2, #1
 8007fac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <HAL_TIM_PWM_Stop+0xa6>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fbc:	e013      	b.n	8007fe6 <HAL_TIM_PWM_Stop+0xce>
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	2b04      	cmp	r3, #4
 8007fc2:	d104      	bne.n	8007fce <HAL_TIM_PWM_Stop+0xb6>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fcc:	e00b      	b.n	8007fe6 <HAL_TIM_PWM_Stop+0xce>
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	2b08      	cmp	r3, #8
 8007fd2:	d104      	bne.n	8007fde <HAL_TIM_PWM_Stop+0xc6>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fdc:	e003      	b.n	8007fe6 <HAL_TIM_PWM_Stop+0xce>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3708      	adds	r7, #8
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	40010000 	.word	0x40010000
 8007ff4:	40010400 	.word	0x40010400

08007ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b02      	cmp	r3, #2
 800800c:	d122      	bne.n	8008054 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f003 0302 	and.w	r3, r3, #2
 8008018:	2b02      	cmp	r3, #2
 800801a:	d11b      	bne.n	8008054 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f06f 0202 	mvn.w	r2, #2
 8008024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	f003 0303 	and.w	r3, r3, #3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fa77 	bl	800852e <HAL_TIM_IC_CaptureCallback>
 8008040:	e005      	b.n	800804e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fa69 	bl	800851a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fa7a 	bl	8008542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	f003 0304 	and.w	r3, r3, #4
 800805e:	2b04      	cmp	r3, #4
 8008060:	d122      	bne.n	80080a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f003 0304 	and.w	r3, r3, #4
 800806c:	2b04      	cmp	r3, #4
 800806e:	d11b      	bne.n	80080a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f06f 0204 	mvn.w	r2, #4
 8008078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2202      	movs	r2, #2
 800807e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 fa4d 	bl	800852e <HAL_TIM_IC_CaptureCallback>
 8008094:	e005      	b.n	80080a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fa3f 	bl	800851a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 fa50 	bl	8008542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	f003 0308 	and.w	r3, r3, #8
 80080b2:	2b08      	cmp	r3, #8
 80080b4:	d122      	bne.n	80080fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f003 0308 	and.w	r3, r3, #8
 80080c0:	2b08      	cmp	r3, #8
 80080c2:	d11b      	bne.n	80080fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f06f 0208 	mvn.w	r2, #8
 80080cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2204      	movs	r2, #4
 80080d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	69db      	ldr	r3, [r3, #28]
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d003      	beq.n	80080ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fa23 	bl	800852e <HAL_TIM_IC_CaptureCallback>
 80080e8:	e005      	b.n	80080f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fa15 	bl	800851a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fa26 	bl	8008542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	f003 0310 	and.w	r3, r3, #16
 8008106:	2b10      	cmp	r3, #16
 8008108:	d122      	bne.n	8008150 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	f003 0310 	and.w	r3, r3, #16
 8008114:	2b10      	cmp	r3, #16
 8008116:	d11b      	bne.n	8008150 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f06f 0210 	mvn.w	r2, #16
 8008120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2208      	movs	r2, #8
 8008126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008132:	2b00      	cmp	r3, #0
 8008134:	d003      	beq.n	800813e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 f9f9 	bl	800852e <HAL_TIM_IC_CaptureCallback>
 800813c:	e005      	b.n	800814a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f9eb 	bl	800851a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 f9fc 	bl	8008542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	2b01      	cmp	r3, #1
 800815c:	d10e      	bne.n	800817c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f003 0301 	and.w	r3, r3, #1
 8008168:	2b01      	cmp	r3, #1
 800816a:	d107      	bne.n	800817c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0201 	mvn.w	r2, #1
 8008174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fb f9aa 	bl	80034d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008186:	2b80      	cmp	r3, #128	; 0x80
 8008188:	d10e      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008194:	2b80      	cmp	r3, #128	; 0x80
 8008196:	d107      	bne.n	80081a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80081a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fe1c 	bl	8008de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b2:	2b40      	cmp	r3, #64	; 0x40
 80081b4:	d10e      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c0:	2b40      	cmp	r3, #64	; 0x40
 80081c2:	d107      	bne.n	80081d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 f9c1 	bl	8008556 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	f003 0320 	and.w	r3, r3, #32
 80081de:	2b20      	cmp	r3, #32
 80081e0:	d10e      	bne.n	8008200 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f003 0320 	and.w	r3, r3, #32
 80081ec:	2b20      	cmp	r3, #32
 80081ee:	d107      	bne.n	8008200 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f06f 0220 	mvn.w	r2, #32
 80081f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fde6 	bl	8008dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008200:	bf00      	nop
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008214:	2300      	movs	r3, #0
 8008216:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800821e:	2b01      	cmp	r3, #1
 8008220:	d101      	bne.n	8008226 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008222:	2302      	movs	r3, #2
 8008224:	e0ae      	b.n	8008384 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b0c      	cmp	r3, #12
 8008232:	f200 809f 	bhi.w	8008374 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008236:	a201      	add	r2, pc, #4	; (adr r2, 800823c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800823c:	08008271 	.word	0x08008271
 8008240:	08008375 	.word	0x08008375
 8008244:	08008375 	.word	0x08008375
 8008248:	08008375 	.word	0x08008375
 800824c:	080082b1 	.word	0x080082b1
 8008250:	08008375 	.word	0x08008375
 8008254:	08008375 	.word	0x08008375
 8008258:	08008375 	.word	0x08008375
 800825c:	080082f3 	.word	0x080082f3
 8008260:	08008375 	.word	0x08008375
 8008264:	08008375 	.word	0x08008375
 8008268:	08008375 	.word	0x08008375
 800826c:	08008333 	.word	0x08008333
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68b9      	ldr	r1, [r7, #8]
 8008276:	4618      	mov	r0, r3
 8008278:	f000 fa6a 	bl	8008750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	699a      	ldr	r2, [r3, #24]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0208 	orr.w	r2, r2, #8
 800828a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	699a      	ldr	r2, [r3, #24]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f022 0204 	bic.w	r2, r2, #4
 800829a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6999      	ldr	r1, [r3, #24]
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	691a      	ldr	r2, [r3, #16]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	619a      	str	r2, [r3, #24]
      break;
 80082ae:	e064      	b.n	800837a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	68b9      	ldr	r1, [r7, #8]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 faba 	bl	8008830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699a      	ldr	r2, [r3, #24]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699a      	ldr	r2, [r3, #24]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	6999      	ldr	r1, [r3, #24]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	021a      	lsls	r2, r3, #8
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	430a      	orrs	r2, r1
 80082ee:	619a      	str	r2, [r3, #24]
      break;
 80082f0:	e043      	b.n	800837a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68b9      	ldr	r1, [r7, #8]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 fb0f 	bl	800891c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	69da      	ldr	r2, [r3, #28]
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f042 0208 	orr.w	r2, r2, #8
 800830c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	69da      	ldr	r2, [r3, #28]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f022 0204 	bic.w	r2, r2, #4
 800831c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	69d9      	ldr	r1, [r3, #28]
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	691a      	ldr	r2, [r3, #16]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	61da      	str	r2, [r3, #28]
      break;
 8008330:	e023      	b.n	800837a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68b9      	ldr	r1, [r7, #8]
 8008338:	4618      	mov	r0, r3
 800833a:	f000 fb63 	bl	8008a04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69da      	ldr	r2, [r3, #28]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800834c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	69da      	ldr	r2, [r3, #28]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800835c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69d9      	ldr	r1, [r3, #28]
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	021a      	lsls	r2, r3, #8
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	430a      	orrs	r2, r1
 8008370:	61da      	str	r2, [r3, #28]
      break;
 8008372:	e002      	b.n	800837a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	75fb      	strb	r3, [r7, #23]
      break;
 8008378:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008382:	7dfb      	ldrb	r3, [r7, #23]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3718      	adds	r7, #24
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008396:	2300      	movs	r3, #0
 8008398:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d101      	bne.n	80083a8 <HAL_TIM_ConfigClockSource+0x1c>
 80083a4:	2302      	movs	r3, #2
 80083a6:	e0b4      	b.n	8008512 <HAL_TIM_ConfigClockSource+0x186>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2202      	movs	r2, #2
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80083c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e0:	d03e      	beq.n	8008460 <HAL_TIM_ConfigClockSource+0xd4>
 80083e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e6:	f200 8087 	bhi.w	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 80083ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ee:	f000 8086 	beq.w	80084fe <HAL_TIM_ConfigClockSource+0x172>
 80083f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083f6:	d87f      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 80083f8:	2b70      	cmp	r3, #112	; 0x70
 80083fa:	d01a      	beq.n	8008432 <HAL_TIM_ConfigClockSource+0xa6>
 80083fc:	2b70      	cmp	r3, #112	; 0x70
 80083fe:	d87b      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008400:	2b60      	cmp	r3, #96	; 0x60
 8008402:	d050      	beq.n	80084a6 <HAL_TIM_ConfigClockSource+0x11a>
 8008404:	2b60      	cmp	r3, #96	; 0x60
 8008406:	d877      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008408:	2b50      	cmp	r3, #80	; 0x50
 800840a:	d03c      	beq.n	8008486 <HAL_TIM_ConfigClockSource+0xfa>
 800840c:	2b50      	cmp	r3, #80	; 0x50
 800840e:	d873      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008410:	2b40      	cmp	r3, #64	; 0x40
 8008412:	d058      	beq.n	80084c6 <HAL_TIM_ConfigClockSource+0x13a>
 8008414:	2b40      	cmp	r3, #64	; 0x40
 8008416:	d86f      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008418:	2b30      	cmp	r3, #48	; 0x30
 800841a:	d064      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0x15a>
 800841c:	2b30      	cmp	r3, #48	; 0x30
 800841e:	d86b      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008420:	2b20      	cmp	r3, #32
 8008422:	d060      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0x15a>
 8008424:	2b20      	cmp	r3, #32
 8008426:	d867      	bhi.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008428:	2b00      	cmp	r3, #0
 800842a:	d05c      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0x15a>
 800842c:	2b10      	cmp	r3, #16
 800842e:	d05a      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0x15a>
 8008430:	e062      	b.n	80084f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6818      	ldr	r0, [r3, #0]
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	6899      	ldr	r1, [r3, #8]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	f000 fbaf 	bl	8008ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008454:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68ba      	ldr	r2, [r7, #8]
 800845c:	609a      	str	r2, [r3, #8]
      break;
 800845e:	e04f      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6818      	ldr	r0, [r3, #0]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	6899      	ldr	r1, [r3, #8]
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	685a      	ldr	r2, [r3, #4]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	f000 fb98 	bl	8008ba4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689a      	ldr	r2, [r3, #8]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008482:	609a      	str	r2, [r3, #8]
      break;
 8008484:	e03c      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6818      	ldr	r0, [r3, #0]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	6859      	ldr	r1, [r3, #4]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	461a      	mov	r2, r3
 8008494:	f000 fb0c 	bl	8008ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	2150      	movs	r1, #80	; 0x50
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 fb65 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 80084a4:	e02c      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6818      	ldr	r0, [r3, #0]
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	6859      	ldr	r1, [r3, #4]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	461a      	mov	r2, r3
 80084b4:	f000 fb2b 	bl	8008b0e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2160      	movs	r1, #96	; 0x60
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 fb55 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 80084c4:	e01c      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6818      	ldr	r0, [r3, #0]
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	6859      	ldr	r1, [r3, #4]
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	461a      	mov	r2, r3
 80084d4:	f000 faec 	bl	8008ab0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2140      	movs	r1, #64	; 0x40
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 fb45 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 80084e4:	e00c      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4619      	mov	r1, r3
 80084f0:	4610      	mov	r0, r2
 80084f2:	f000 fb3c 	bl	8008b6e <TIM_ITRx_SetConfig>
      break;
 80084f6:	e003      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	73fb      	strb	r3, [r7, #15]
      break;
 80084fc:	e000      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80084fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008510:	7bfb      	ldrb	r3, [r7, #15]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3710      	adds	r7, #16
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800851a:	b480      	push	{r7}
 800851c:	b083      	sub	sp, #12
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008522:	bf00      	nop
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr

0800852e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800852e:	b480      	push	{r7}
 8008530:	b083      	sub	sp, #12
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008536:	bf00      	nop
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800854a:	bf00      	nop
 800854c:	370c      	adds	r7, #12
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr

08008556 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008556:	b480      	push	{r7}
 8008558:	b083      	sub	sp, #12
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800855e:	bf00      	nop
 8008560:	370c      	adds	r7, #12
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008572:	bf00      	nop
 8008574:	370c      	adds	r7, #12
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b084      	sub	sp, #16
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800858a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	429a      	cmp	r2, r3
 8008594:	d107      	bne.n	80085a6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2201      	movs	r2, #1
 800859a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085a4:	e02a      	b.n	80085fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d107      	bne.n	80085c0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2202      	movs	r2, #2
 80085b4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2201      	movs	r2, #1
 80085ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085be:	e01d      	b.n	80085fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d107      	bne.n	80085da <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2204      	movs	r2, #4
 80085ce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085d8:	e010      	b.n	80085fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d107      	bne.n	80085f4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2208      	movs	r2, #8
 80085e8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2201      	movs	r2, #1
 80085ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085f2:	e003      	b.n	80085fc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f7ff ffb4 	bl	800856a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	771a      	strb	r2, [r3, #28]
}
 8008608:	bf00      	nop
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a40      	ldr	r2, [pc, #256]	; (8008724 <TIM_Base_SetConfig+0x114>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d013      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800862e:	d00f      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a3d      	ldr	r2, [pc, #244]	; (8008728 <TIM_Base_SetConfig+0x118>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d00b      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a3c      	ldr	r2, [pc, #240]	; (800872c <TIM_Base_SetConfig+0x11c>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d007      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a3b      	ldr	r2, [pc, #236]	; (8008730 <TIM_Base_SetConfig+0x120>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d003      	beq.n	8008650 <TIM_Base_SetConfig+0x40>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a3a      	ldr	r2, [pc, #232]	; (8008734 <TIM_Base_SetConfig+0x124>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d108      	bne.n	8008662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	4313      	orrs	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a2f      	ldr	r2, [pc, #188]	; (8008724 <TIM_Base_SetConfig+0x114>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d02b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008670:	d027      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a2c      	ldr	r2, [pc, #176]	; (8008728 <TIM_Base_SetConfig+0x118>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d023      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a2b      	ldr	r2, [pc, #172]	; (800872c <TIM_Base_SetConfig+0x11c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d01f      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a2a      	ldr	r2, [pc, #168]	; (8008730 <TIM_Base_SetConfig+0x120>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d01b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a29      	ldr	r2, [pc, #164]	; (8008734 <TIM_Base_SetConfig+0x124>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d017      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a28      	ldr	r2, [pc, #160]	; (8008738 <TIM_Base_SetConfig+0x128>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d013      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a27      	ldr	r2, [pc, #156]	; (800873c <TIM_Base_SetConfig+0x12c>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d00f      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a26      	ldr	r2, [pc, #152]	; (8008740 <TIM_Base_SetConfig+0x130>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00b      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a25      	ldr	r2, [pc, #148]	; (8008744 <TIM_Base_SetConfig+0x134>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d007      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a24      	ldr	r2, [pc, #144]	; (8008748 <TIM_Base_SetConfig+0x138>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d003      	beq.n	80086c2 <TIM_Base_SetConfig+0xb2>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a23      	ldr	r2, [pc, #140]	; (800874c <TIM_Base_SetConfig+0x13c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d108      	bne.n	80086d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	689a      	ldr	r2, [r3, #8]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a0a      	ldr	r2, [pc, #40]	; (8008724 <TIM_Base_SetConfig+0x114>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d003      	beq.n	8008708 <TIM_Base_SetConfig+0xf8>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	4a0c      	ldr	r2, [pc, #48]	; (8008734 <TIM_Base_SetConfig+0x124>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d103      	bne.n	8008710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	691a      	ldr	r2, [r3, #16]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	615a      	str	r2, [r3, #20]
}
 8008716:	bf00      	nop
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	40010000 	.word	0x40010000
 8008728:	40000400 	.word	0x40000400
 800872c:	40000800 	.word	0x40000800
 8008730:	40000c00 	.word	0x40000c00
 8008734:	40010400 	.word	0x40010400
 8008738:	40014000 	.word	0x40014000
 800873c:	40014400 	.word	0x40014400
 8008740:	40014800 	.word	0x40014800
 8008744:	40001800 	.word	0x40001800
 8008748:	40001c00 	.word	0x40001c00
 800874c:	40002000 	.word	0x40002000

08008750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008750:	b480      	push	{r7}
 8008752:	b087      	sub	sp, #28
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	f023 0201 	bic.w	r2, r3, #1
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800877e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f023 0303 	bic.w	r3, r3, #3
 8008786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	4313      	orrs	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f023 0302 	bic.w	r3, r3, #2
 8008798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a20      	ldr	r2, [pc, #128]	; (8008828 <TIM_OC1_SetConfig+0xd8>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d003      	beq.n	80087b4 <TIM_OC1_SetConfig+0x64>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a1f      	ldr	r2, [pc, #124]	; (800882c <TIM_OC1_SetConfig+0xdc>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d10c      	bne.n	80087ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 0308 	bic.w	r3, r3, #8
 80087ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	f023 0304 	bic.w	r3, r3, #4
 80087cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a15      	ldr	r2, [pc, #84]	; (8008828 <TIM_OC1_SetConfig+0xd8>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d003      	beq.n	80087de <TIM_OC1_SetConfig+0x8e>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a14      	ldr	r2, [pc, #80]	; (800882c <TIM_OC1_SetConfig+0xdc>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d111      	bne.n	8008802 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	695b      	ldr	r3, [r3, #20]
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	4313      	orrs	r3, r2
 8008800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	693a      	ldr	r2, [r7, #16]
 8008806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	68fa      	ldr	r2, [r7, #12]
 800880c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	697a      	ldr	r2, [r7, #20]
 800881a:	621a      	str	r2, [r3, #32]
}
 800881c:	bf00      	nop
 800881e:	371c      	adds	r7, #28
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	40010000 	.word	0x40010000
 800882c:	40010400 	.word	0x40010400

08008830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	f023 0210 	bic.w	r2, r3, #16
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	699b      	ldr	r3, [r3, #24]
 8008856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800885e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	021b      	lsls	r3, r3, #8
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4313      	orrs	r3, r2
 8008872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	f023 0320 	bic.w	r3, r3, #32
 800887a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	4313      	orrs	r3, r2
 8008886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a22      	ldr	r2, [pc, #136]	; (8008914 <TIM_OC2_SetConfig+0xe4>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d003      	beq.n	8008898 <TIM_OC2_SetConfig+0x68>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a21      	ldr	r2, [pc, #132]	; (8008918 <TIM_OC2_SetConfig+0xe8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d10d      	bne.n	80088b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800889e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a17      	ldr	r2, [pc, #92]	; (8008914 <TIM_OC2_SetConfig+0xe4>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d003      	beq.n	80088c4 <TIM_OC2_SetConfig+0x94>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a16      	ldr	r2, [pc, #88]	; (8008918 <TIM_OC2_SetConfig+0xe8>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d113      	bne.n	80088ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	4313      	orrs	r3, r2
 80088de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	4313      	orrs	r3, r2
 80088ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	697a      	ldr	r2, [r7, #20]
 8008904:	621a      	str	r2, [r3, #32]
}
 8008906:	bf00      	nop
 8008908:	371c      	adds	r7, #28
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	40010000 	.word	0x40010000
 8008918:	40010400 	.word	0x40010400

0800891c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f023 0303 	bic.w	r3, r3, #3
 8008952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	4313      	orrs	r3, r2
 800895c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	021b      	lsls	r3, r3, #8
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	4313      	orrs	r3, r2
 8008970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a21      	ldr	r2, [pc, #132]	; (80089fc <TIM_OC3_SetConfig+0xe0>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d003      	beq.n	8008982 <TIM_OC3_SetConfig+0x66>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a20      	ldr	r2, [pc, #128]	; (8008a00 <TIM_OC3_SetConfig+0xe4>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d10d      	bne.n	800899e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	021b      	lsls	r3, r3, #8
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	4313      	orrs	r3, r2
 8008994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800899c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a16      	ldr	r2, [pc, #88]	; (80089fc <TIM_OC3_SetConfig+0xe0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d003      	beq.n	80089ae <TIM_OC3_SetConfig+0x92>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a15      	ldr	r2, [pc, #84]	; (8008a00 <TIM_OC3_SetConfig+0xe4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d113      	bne.n	80089d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	693a      	ldr	r2, [r7, #16]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	699b      	ldr	r3, [r3, #24]
 80089ce:	011b      	lsls	r3, r3, #4
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	693a      	ldr	r2, [r7, #16]
 80089da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	697a      	ldr	r2, [r7, #20]
 80089ee:	621a      	str	r2, [r3, #32]
}
 80089f0:	bf00      	nop
 80089f2:	371c      	adds	r7, #28
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	40010000 	.word	0x40010000
 8008a00:	40010400 	.word	0x40010400

08008a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b087      	sub	sp, #28
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a1b      	ldr	r3, [r3, #32]
 8008a12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a1b      	ldr	r3, [r3, #32]
 8008a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	69db      	ldr	r3, [r3, #28]
 8008a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	021b      	lsls	r3, r3, #8
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	031b      	lsls	r3, r3, #12
 8008a56:	693a      	ldr	r2, [r7, #16]
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a12      	ldr	r2, [pc, #72]	; (8008aa8 <TIM_OC4_SetConfig+0xa4>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d003      	beq.n	8008a6c <TIM_OC4_SetConfig+0x68>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a11      	ldr	r2, [pc, #68]	; (8008aac <TIM_OC4_SetConfig+0xa8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d109      	bne.n	8008a80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	019b      	lsls	r3, r3, #6
 8008a7a:	697a      	ldr	r2, [r7, #20]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	697a      	ldr	r2, [r7, #20]
 8008a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685a      	ldr	r2, [r3, #4]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	621a      	str	r2, [r3, #32]
}
 8008a9a:	bf00      	nop
 8008a9c:	371c      	adds	r7, #28
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	40010000 	.word	0x40010000
 8008aac:	40010400 	.word	0x40010400

08008ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b087      	sub	sp, #28
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6a1b      	ldr	r3, [r3, #32]
 8008ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	f023 0201 	bic.w	r2, r3, #1
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	699b      	ldr	r3, [r3, #24]
 8008ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	011b      	lsls	r3, r3, #4
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f023 030a 	bic.w	r3, r3, #10
 8008aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	621a      	str	r2, [r3, #32]
}
 8008b02:	bf00      	nop
 8008b04:	371c      	adds	r7, #28
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b0e:	b480      	push	{r7}
 8008b10:	b087      	sub	sp, #28
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	60f8      	str	r0, [r7, #12]
 8008b16:	60b9      	str	r1, [r7, #8]
 8008b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6a1b      	ldr	r3, [r3, #32]
 8008b1e:	f023 0210 	bic.w	r2, r3, #16
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6a1b      	ldr	r3, [r3, #32]
 8008b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	031b      	lsls	r3, r3, #12
 8008b3e:	697a      	ldr	r2, [r7, #20]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	011b      	lsls	r3, r3, #4
 8008b50:	693a      	ldr	r2, [r7, #16]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	621a      	str	r2, [r3, #32]
}
 8008b62:	bf00      	nop
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b085      	sub	sp, #20
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	f043 0307 	orr.w	r3, r3, #7
 8008b90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	609a      	str	r2, [r3, #8]
}
 8008b98:	bf00      	nop
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	021a      	lsls	r2, r3, #8
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	431a      	orrs	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	697a      	ldr	r2, [r7, #20]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	697a      	ldr	r2, [r7, #20]
 8008bd6:	609a      	str	r2, [r3, #8]
}
 8008bd8:	bf00      	nop
 8008bda:	371c      	adds	r7, #28
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b087      	sub	sp, #28
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f003 031f 	and.w	r3, r3, #31
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6a1a      	ldr	r2, [r3, #32]
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	43db      	mvns	r3, r3
 8008c06:	401a      	ands	r2, r3
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6a1a      	ldr	r2, [r3, #32]
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f003 031f 	and.w	r3, r3, #31
 8008c16:	6879      	ldr	r1, [r7, #4]
 8008c18:	fa01 f303 	lsl.w	r3, r1, r3
 8008c1c:	431a      	orrs	r2, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	621a      	str	r2, [r3, #32]
}
 8008c22:	bf00      	nop
 8008c24:	371c      	adds	r7, #28
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
	...

08008c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d101      	bne.n	8008c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c44:	2302      	movs	r3, #2
 8008c46:	e05a      	b.n	8008cfe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2202      	movs	r2, #2
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a21      	ldr	r2, [pc, #132]	; (8008d0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d022      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c94:	d01d      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a1d      	ldr	r2, [pc, #116]	; (8008d10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d018      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a1b      	ldr	r2, [pc, #108]	; (8008d14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d013      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a1a      	ldr	r2, [pc, #104]	; (8008d18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d00e      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a18      	ldr	r2, [pc, #96]	; (8008d1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d009      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a17      	ldr	r2, [pc, #92]	; (8008d20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d004      	beq.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a15      	ldr	r2, [pc, #84]	; (8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d10c      	bne.n	8008cec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	68ba      	ldr	r2, [r7, #8]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3714      	adds	r7, #20
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr
 8008d0a:	bf00      	nop
 8008d0c:	40010000 	.word	0x40010000
 8008d10:	40000400 	.word	0x40000400
 8008d14:	40000800 	.word	0x40000800
 8008d18:	40000c00 	.word	0x40000c00
 8008d1c:	40010400 	.word	0x40010400
 8008d20:	40014000 	.word	0x40014000
 8008d24:	40001800 	.word	0x40001800

08008d28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e03d      	b.n	8008dc0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	695b      	ldr	r3, [r3, #20]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e03f      	b.n	8008e86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7fa fe7e 	bl	8003b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2224      	movs	r2, #36	; 0x24
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68da      	ldr	r2, [r3, #12]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fe23 	bl	8009a84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	691a      	ldr	r2, [r3, #16]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	695a      	ldr	r2, [r3, #20]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2220      	movs	r2, #32
 8008e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b08a      	sub	sp, #40	; 0x28
 8008e92:	af02      	add	r7, sp, #8
 8008e94:	60f8      	str	r0, [r7, #12]
 8008e96:	60b9      	str	r1, [r7, #8]
 8008e98:	603b      	str	r3, [r7, #0]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b20      	cmp	r3, #32
 8008eac:	d17c      	bne.n	8008fa8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d002      	beq.n	8008eba <HAL_UART_Transmit+0x2c>
 8008eb4:	88fb      	ldrh	r3, [r7, #6]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d101      	bne.n	8008ebe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e075      	b.n	8008faa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <HAL_UART_Transmit+0x3e>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	e06e      	b.n	8008faa <HAL_UART_Transmit+0x11c>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2221      	movs	r2, #33	; 0x21
 8008ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ee2:	f7fb fb67 	bl	80045b4 <HAL_GetTick>
 8008ee6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	88fa      	ldrh	r2, [r7, #6]
 8008eec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	88fa      	ldrh	r2, [r7, #6]
 8008ef2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008efc:	d108      	bne.n	8008f10 <HAL_UART_Transmit+0x82>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d104      	bne.n	8008f10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008f06:	2300      	movs	r3, #0
 8008f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	61bb      	str	r3, [r7, #24]
 8008f0e:	e003      	b.n	8008f18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f14:	2300      	movs	r3, #0
 8008f16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008f20:	e02a      	b.n	8008f78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	9300      	str	r3, [sp, #0]
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	2180      	movs	r1, #128	; 0x80
 8008f2c:	68f8      	ldr	r0, [r7, #12]
 8008f2e:	f000 fb63 	bl	80095f8 <UART_WaitOnFlagUntilTimeout>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d001      	beq.n	8008f3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e036      	b.n	8008faa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d10b      	bne.n	8008f5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	881b      	ldrh	r3, [r3, #0]
 8008f46:	461a      	mov	r2, r3
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	3302      	adds	r3, #2
 8008f56:	61bb      	str	r3, [r7, #24]
 8008f58:	e007      	b.n	8008f6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	781a      	ldrb	r2, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	3301      	adds	r3, #1
 8008f68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	3b01      	subs	r3, #1
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1cf      	bne.n	8008f22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	9300      	str	r3, [sp, #0]
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	2140      	movs	r1, #64	; 0x40
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 fb33 	bl	80095f8 <UART_WaitOnFlagUntilTimeout>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d001      	beq.n	8008f9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008f98:	2303      	movs	r3, #3
 8008f9a:	e006      	b.n	8008faa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2220      	movs	r2, #32
 8008fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	e000      	b.n	8008faa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008fa8:	2302      	movs	r3, #2
  }
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3720      	adds	r7, #32
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b085      	sub	sp, #20
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	60f8      	str	r0, [r7, #12]
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	4613      	mov	r3, r2
 8008fbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	2b20      	cmp	r3, #32
 8008fca:	d130      	bne.n	800902e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d002      	beq.n	8008fd8 <HAL_UART_Transmit_IT+0x26>
 8008fd2:	88fb      	ldrh	r3, [r7, #6]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d101      	bne.n	8008fdc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e029      	b.n	8009030 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d101      	bne.n	8008fea <HAL_UART_Transmit_IT+0x38>
 8008fe6:	2302      	movs	r3, #2
 8008fe8:	e022      	b.n	8009030 <HAL_UART_Transmit_IT+0x7e>
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2201      	movs	r2, #1
 8008fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	88fa      	ldrh	r2, [r7, #6]
 8008ffc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	88fa      	ldrh	r2, [r7, #6]
 8009002:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2221      	movs	r2, #33	; 0x21
 800900e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2200      	movs	r2, #0
 8009016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	68da      	ldr	r2, [r3, #12]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009028:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	e000      	b.n	8009030 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800902e:	2302      	movs	r3, #2
  }
}
 8009030:	4618      	mov	r0, r3
 8009032:	3714      	adds	r7, #20
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	4613      	mov	r3, r2
 8009048:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b20      	cmp	r3, #32
 8009054:	d11d      	bne.n	8009092 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d002      	beq.n	8009062 <HAL_UART_Receive_IT+0x26>
 800905c:	88fb      	ldrh	r3, [r7, #6]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e016      	b.n	8009094 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800906c:	2b01      	cmp	r3, #1
 800906e:	d101      	bne.n	8009074 <HAL_UART_Receive_IT+0x38>
 8009070:	2302      	movs	r3, #2
 8009072:	e00f      	b.n	8009094 <HAL_UART_Receive_IT+0x58>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009082:	88fb      	ldrh	r3, [r7, #6]
 8009084:	461a      	mov	r2, r3
 8009086:	68b9      	ldr	r1, [r7, #8]
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f000 fb23 	bl	80096d4 <UART_Start_Receive_IT>
 800908e:	4603      	mov	r3, r0
 8009090:	e000      	b.n	8009094 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009092:	2302      	movs	r3, #2
  }
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b0ba      	sub	sp, #232	; 0xe8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80090c2:	2300      	movs	r3, #0
 80090c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80090ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090d2:	f003 030f 	and.w	r3, r3, #15
 80090d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80090da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10f      	bne.n	8009102 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090e6:	f003 0320 	and.w	r3, r3, #32
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d009      	beq.n	8009102 <HAL_UART_IRQHandler+0x66>
 80090ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090f2:	f003 0320 	and.w	r3, r3, #32
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d003      	beq.n	8009102 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 fc07 	bl	800990e <UART_Receive_IT>
      return;
 8009100:	e256      	b.n	80095b0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009102:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009106:	2b00      	cmp	r3, #0
 8009108:	f000 80de 	beq.w	80092c8 <HAL_UART_IRQHandler+0x22c>
 800910c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009110:	f003 0301 	and.w	r3, r3, #1
 8009114:	2b00      	cmp	r3, #0
 8009116:	d106      	bne.n	8009126 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800911c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 80d1 	beq.w	80092c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800912a:	f003 0301 	and.w	r3, r3, #1
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00b      	beq.n	800914a <HAL_UART_IRQHandler+0xae>
 8009132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800913a:	2b00      	cmp	r3, #0
 800913c:	d005      	beq.n	800914a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009142:	f043 0201 	orr.w	r2, r3, #1
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800914a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800914e:	f003 0304 	and.w	r3, r3, #4
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00b      	beq.n	800916e <HAL_UART_IRQHandler+0xd2>
 8009156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800915a:	f003 0301 	and.w	r3, r3, #1
 800915e:	2b00      	cmp	r3, #0
 8009160:	d005      	beq.n	800916e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009166:	f043 0202 	orr.w	r2, r3, #2
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800916e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00b      	beq.n	8009192 <HAL_UART_IRQHandler+0xf6>
 800917a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	2b00      	cmp	r3, #0
 8009184:	d005      	beq.n	8009192 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800918a:	f043 0204 	orr.w	r2, r3, #4
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009196:	f003 0308 	and.w	r3, r3, #8
 800919a:	2b00      	cmp	r3, #0
 800919c:	d011      	beq.n	80091c2 <HAL_UART_IRQHandler+0x126>
 800919e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091a2:	f003 0320 	and.w	r3, r3, #32
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d105      	bne.n	80091b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80091aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091ae:	f003 0301 	and.w	r3, r3, #1
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d005      	beq.n	80091c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ba:	f043 0208 	orr.w	r2, r3, #8
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f000 81ed 	beq.w	80095a6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091d0:	f003 0320 	and.w	r3, r3, #32
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d008      	beq.n	80091ea <HAL_UART_IRQHandler+0x14e>
 80091d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091dc:	f003 0320 	and.w	r3, r3, #32
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d002      	beq.n	80091ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 fb92 	bl	800990e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	695b      	ldr	r3, [r3, #20]
 80091f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091f4:	2b40      	cmp	r3, #64	; 0x40
 80091f6:	bf0c      	ite	eq
 80091f8:	2301      	moveq	r3, #1
 80091fa:	2300      	movne	r3, #0
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009206:	f003 0308 	and.w	r3, r3, #8
 800920a:	2b00      	cmp	r3, #0
 800920c:	d103      	bne.n	8009216 <HAL_UART_IRQHandler+0x17a>
 800920e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009212:	2b00      	cmp	r3, #0
 8009214:	d04f      	beq.n	80092b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f000 fa9a 	bl	8009750 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009226:	2b40      	cmp	r3, #64	; 0x40
 8009228:	d141      	bne.n	80092ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	3314      	adds	r3, #20
 8009230:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009238:	e853 3f00 	ldrex	r3, [r3]
 800923c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	3314      	adds	r3, #20
 8009252:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009256:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800925a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009262:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009266:	e841 2300 	strex	r3, r2, [r1]
 800926a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800926e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d1d9      	bne.n	800922a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800927a:	2b00      	cmp	r3, #0
 800927c:	d013      	beq.n	80092a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009282:	4a7d      	ldr	r2, [pc, #500]	; (8009478 <HAL_UART_IRQHandler+0x3dc>)
 8009284:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928a:	4618      	mov	r0, r3
 800928c:	f7fb fc4a 	bl	8004b24 <HAL_DMA_Abort_IT>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d016      	beq.n	80092c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80092a0:	4610      	mov	r0, r2
 80092a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092a4:	e00e      	b.n	80092c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 f990 	bl	80095cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ac:	e00a      	b.n	80092c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 f98c 	bl	80095cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b4:	e006      	b.n	80092c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f988 	bl	80095cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80092c2:	e170      	b.n	80095a6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092c4:	bf00      	nop
    return;
 80092c6:	e16e      	b.n	80095a6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092cc:	2b01      	cmp	r3, #1
 80092ce:	f040 814a 	bne.w	8009566 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80092d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092d6:	f003 0310 	and.w	r3, r3, #16
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f000 8143 	beq.w	8009566 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80092e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092e4:	f003 0310 	and.w	r3, r3, #16
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f000 813c 	beq.w	8009566 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092ee:	2300      	movs	r3, #0
 80092f0:	60bb      	str	r3, [r7, #8]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	60bb      	str	r3, [r7, #8]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	60bb      	str	r3, [r7, #8]
 8009302:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800930e:	2b40      	cmp	r3, #64	; 0x40
 8009310:	f040 80b4 	bne.w	800947c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009320:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009324:	2b00      	cmp	r3, #0
 8009326:	f000 8140 	beq.w	80095aa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800932e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009332:	429a      	cmp	r2, r3
 8009334:	f080 8139 	bcs.w	80095aa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800933e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009344:	69db      	ldr	r3, [r3, #28]
 8009346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800934a:	f000 8088 	beq.w	800945e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	330c      	adds	r3, #12
 8009354:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009358:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800935c:	e853 3f00 	ldrex	r3, [r3]
 8009360:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009364:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009368:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800936c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	330c      	adds	r3, #12
 8009376:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800937a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800937e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009382:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009386:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800938a:	e841 2300 	strex	r3, r2, [r1]
 800938e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009392:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009396:	2b00      	cmp	r3, #0
 8009398:	d1d9      	bne.n	800934e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3314      	adds	r3, #20
 80093a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80093a4:	e853 3f00 	ldrex	r3, [r3]
 80093a8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80093aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80093ac:	f023 0301 	bic.w	r3, r3, #1
 80093b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	3314      	adds	r3, #20
 80093ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80093be:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80093c2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80093c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80093ca:	e841 2300 	strex	r3, r2, [r1]
 80093ce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80093d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1e1      	bne.n	800939a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	3314      	adds	r3, #20
 80093dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093e0:	e853 3f00 	ldrex	r3, [r3]
 80093e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80093e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	3314      	adds	r3, #20
 80093f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80093fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80093fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009400:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009402:	e841 2300 	strex	r3, r2, [r1]
 8009406:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009408:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800940a:	2b00      	cmp	r3, #0
 800940c:	d1e3      	bne.n	80093d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2220      	movs	r2, #32
 8009412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	330c      	adds	r3, #12
 8009422:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009424:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009426:	e853 3f00 	ldrex	r3, [r3]
 800942a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800942c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800942e:	f023 0310 	bic.w	r3, r3, #16
 8009432:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	330c      	adds	r3, #12
 800943c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009440:	65ba      	str	r2, [r7, #88]	; 0x58
 8009442:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009444:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009446:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009448:	e841 2300 	strex	r3, r2, [r1]
 800944c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800944e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1e3      	bne.n	800941c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009458:	4618      	mov	r0, r3
 800945a:	f7fb faf3 	bl	8004a44 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009466:	b29b      	uxth	r3, r3
 8009468:	1ad3      	subs	r3, r2, r3
 800946a:	b29b      	uxth	r3, r3
 800946c:	4619      	mov	r1, r3
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f8b6 	bl	80095e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009474:	e099      	b.n	80095aa <HAL_UART_IRQHandler+0x50e>
 8009476:	bf00      	nop
 8009478:	08009817 	.word	0x08009817
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009484:	b29b      	uxth	r3, r3
 8009486:	1ad3      	subs	r3, r2, r3
 8009488:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009490:	b29b      	uxth	r3, r3
 8009492:	2b00      	cmp	r3, #0
 8009494:	f000 808b 	beq.w	80095ae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009498:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 8086 	beq.w	80095ae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	330c      	adds	r3, #12
 80094a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80094b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80094b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	330c      	adds	r3, #12
 80094c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80094c6:	647a      	str	r2, [r7, #68]	; 0x44
 80094c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094ce:	e841 2300 	strex	r3, r2, [r1]
 80094d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1e3      	bne.n	80094a2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3314      	adds	r3, #20
 80094e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e4:	e853 3f00 	ldrex	r3, [r3]
 80094e8:	623b      	str	r3, [r7, #32]
   return(result);
 80094ea:	6a3b      	ldr	r3, [r7, #32]
 80094ec:	f023 0301 	bic.w	r3, r3, #1
 80094f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	3314      	adds	r3, #20
 80094fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80094fe:	633a      	str	r2, [r7, #48]	; 0x30
 8009500:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009502:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009504:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009506:	e841 2300 	strex	r3, r2, [r1]
 800950a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800950c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1e3      	bne.n	80094da <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2220      	movs	r2, #32
 8009516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	330c      	adds	r3, #12
 8009526:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	e853 3f00 	ldrex	r3, [r3]
 800952e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f023 0310 	bic.w	r3, r3, #16
 8009536:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	330c      	adds	r3, #12
 8009540:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009544:	61fa      	str	r2, [r7, #28]
 8009546:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009548:	69b9      	ldr	r1, [r7, #24]
 800954a:	69fa      	ldr	r2, [r7, #28]
 800954c:	e841 2300 	strex	r3, r2, [r1]
 8009550:	617b      	str	r3, [r7, #20]
   return(result);
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d1e3      	bne.n	8009520 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800955c:	4619      	mov	r1, r3
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f83e 	bl	80095e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009564:	e023      	b.n	80095ae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800956a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800956e:	2b00      	cmp	r3, #0
 8009570:	d009      	beq.n	8009586 <HAL_UART_IRQHandler+0x4ea>
 8009572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f95d 	bl	800983e <UART_Transmit_IT>
    return;
 8009584:	e014      	b.n	80095b0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800958a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00e      	beq.n	80095b0 <HAL_UART_IRQHandler+0x514>
 8009592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800959a:	2b00      	cmp	r3, #0
 800959c:	d008      	beq.n	80095b0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 f99d 	bl	80098de <UART_EndTransmit_IT>
    return;
 80095a4:	e004      	b.n	80095b0 <HAL_UART_IRQHandler+0x514>
    return;
 80095a6:	bf00      	nop
 80095a8:	e002      	b.n	80095b0 <HAL_UART_IRQHandler+0x514>
      return;
 80095aa:	bf00      	nop
 80095ac:	e000      	b.n	80095b0 <HAL_UART_IRQHandler+0x514>
      return;
 80095ae:	bf00      	nop
  }
}
 80095b0:	37e8      	adds	r7, #232	; 0xe8
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop

080095b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	460b      	mov	r3, r1
 80095ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b090      	sub	sp, #64	; 0x40
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60f8      	str	r0, [r7, #12]
 8009600:	60b9      	str	r1, [r7, #8]
 8009602:	603b      	str	r3, [r7, #0]
 8009604:	4613      	mov	r3, r2
 8009606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009608:	e050      	b.n	80096ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800960a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800960c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009610:	d04c      	beq.n	80096ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009612:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009614:	2b00      	cmp	r3, #0
 8009616:	d007      	beq.n	8009628 <UART_WaitOnFlagUntilTimeout+0x30>
 8009618:	f7fa ffcc 	bl	80045b4 <HAL_GetTick>
 800961c:	4602      	mov	r2, r0
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009624:	429a      	cmp	r2, r3
 8009626:	d241      	bcs.n	80096ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	330c      	adds	r3, #12
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	e853 3f00 	ldrex	r3, [r3]
 8009636:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800963a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800963e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	330c      	adds	r3, #12
 8009646:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009648:	637a      	str	r2, [r7, #52]	; 0x34
 800964a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800964e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009650:	e841 2300 	strex	r3, r2, [r1]
 8009654:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009658:	2b00      	cmp	r3, #0
 800965a:	d1e5      	bne.n	8009628 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	3314      	adds	r3, #20
 8009662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	e853 3f00 	ldrex	r3, [r3]
 800966a:	613b      	str	r3, [r7, #16]
   return(result);
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	f023 0301 	bic.w	r3, r3, #1
 8009672:	63bb      	str	r3, [r7, #56]	; 0x38
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	3314      	adds	r3, #20
 800967a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800967c:	623a      	str	r2, [r7, #32]
 800967e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009680:	69f9      	ldr	r1, [r7, #28]
 8009682:	6a3a      	ldr	r2, [r7, #32]
 8009684:	e841 2300 	strex	r3, r2, [r1]
 8009688:	61bb      	str	r3, [r7, #24]
   return(result);
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e5      	bne.n	800965c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2220      	movs	r2, #32
 8009694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2220      	movs	r2, #32
 800969c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e00f      	b.n	80096cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	4013      	ands	r3, r2
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	bf0c      	ite	eq
 80096bc:	2301      	moveq	r3, #1
 80096be:	2300      	movne	r3, #0
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	461a      	mov	r2, r3
 80096c4:	79fb      	ldrb	r3, [r7, #7]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d09f      	beq.n	800960a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3740      	adds	r7, #64	; 0x40
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	4613      	mov	r3, r2
 80096e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	68ba      	ldr	r2, [r7, #8]
 80096e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	88fa      	ldrh	r2, [r7, #6]
 80096ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	88fa      	ldrh	r2, [r7, #6]
 80096f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2222      	movs	r2, #34	; 0x22
 80096fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d007      	beq.n	8009722 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	68da      	ldr	r2, [r3, #12]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009720:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695a      	ldr	r2, [r3, #20]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f042 0201 	orr.w	r2, r2, #1
 8009730:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68da      	ldr	r2, [r3, #12]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f042 0220 	orr.w	r2, r2, #32
 8009740:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	3714      	adds	r7, #20
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009750:	b480      	push	{r7}
 8009752:	b095      	sub	sp, #84	; 0x54
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	330c      	adds	r3, #12
 800975e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009762:	e853 3f00 	ldrex	r3, [r3]
 8009766:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800976e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	330c      	adds	r3, #12
 8009776:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009778:	643a      	str	r2, [r7, #64]	; 0x40
 800977a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800977e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009780:	e841 2300 	strex	r3, r2, [r1]
 8009784:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009788:	2b00      	cmp	r3, #0
 800978a:	d1e5      	bne.n	8009758 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	3314      	adds	r3, #20
 8009792:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009794:	6a3b      	ldr	r3, [r7, #32]
 8009796:	e853 3f00 	ldrex	r3, [r3]
 800979a:	61fb      	str	r3, [r7, #28]
   return(result);
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	f023 0301 	bic.w	r3, r3, #1
 80097a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	3314      	adds	r3, #20
 80097aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80097ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80097b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80097b4:	e841 2300 	strex	r3, r2, [r1]
 80097b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1e5      	bne.n	800978c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d119      	bne.n	80097fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	330c      	adds	r3, #12
 80097ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	e853 3f00 	ldrex	r3, [r3]
 80097d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f023 0310 	bic.w	r3, r3, #16
 80097de:	647b      	str	r3, [r7, #68]	; 0x44
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	330c      	adds	r3, #12
 80097e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097e8:	61ba      	str	r2, [r7, #24]
 80097ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ec:	6979      	ldr	r1, [r7, #20]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	e841 2300 	strex	r3, r2, [r1]
 80097f4:	613b      	str	r3, [r7, #16]
   return(result);
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1e5      	bne.n	80097c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2220      	movs	r2, #32
 8009800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	631a      	str	r2, [r3, #48]	; 0x30
}
 800980a:	bf00      	nop
 800980c:	3754      	adds	r7, #84	; 0x54
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b084      	sub	sp, #16
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009822:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2200      	movs	r2, #0
 800982e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f7ff fecb 	bl	80095cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009836:	bf00      	nop
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}

0800983e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800983e:	b480      	push	{r7}
 8009840:	b085      	sub	sp, #20
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800984c:	b2db      	uxtb	r3, r3
 800984e:	2b21      	cmp	r3, #33	; 0x21
 8009850:	d13e      	bne.n	80098d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800985a:	d114      	bne.n	8009886 <UART_Transmit_IT+0x48>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	691b      	ldr	r3, [r3, #16]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d110      	bne.n	8009886 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a1b      	ldr	r3, [r3, #32]
 8009868:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	881b      	ldrh	r3, [r3, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009878:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6a1b      	ldr	r3, [r3, #32]
 800987e:	1c9a      	adds	r2, r3, #2
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	621a      	str	r2, [r3, #32]
 8009884:	e008      	b.n	8009898 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6a1b      	ldr	r3, [r3, #32]
 800988a:	1c59      	adds	r1, r3, #1
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	6211      	str	r1, [r2, #32]
 8009890:	781a      	ldrb	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800989c:	b29b      	uxth	r3, r3
 800989e:	3b01      	subs	r3, #1
 80098a0:	b29b      	uxth	r3, r3
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	4619      	mov	r1, r3
 80098a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10f      	bne.n	80098cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	68da      	ldr	r2, [r3, #12]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80098ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68da      	ldr	r2, [r3, #12]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	e000      	b.n	80098d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80098d0:	2302      	movs	r3, #2
  }
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3714      	adds	r7, #20
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098de:	b580      	push	{r7, lr}
 80098e0:	b082      	sub	sp, #8
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68da      	ldr	r2, [r3, #12]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2220      	movs	r2, #32
 80098fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7ff fe5a 	bl	80095b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	4618      	mov	r0, r3
 8009908:	3708      	adds	r7, #8
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}

0800990e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800990e:	b580      	push	{r7, lr}
 8009910:	b08c      	sub	sp, #48	; 0x30
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b22      	cmp	r3, #34	; 0x22
 8009920:	f040 80ab 	bne.w	8009a7a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800992c:	d117      	bne.n	800995e <UART_Receive_IT+0x50>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	691b      	ldr	r3, [r3, #16]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d113      	bne.n	800995e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009936:	2300      	movs	r3, #0
 8009938:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800993e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	b29b      	uxth	r3, r3
 8009948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800994c:	b29a      	uxth	r2, r3
 800994e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009950:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009956:	1c9a      	adds	r2, r3, #2
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	629a      	str	r2, [r3, #40]	; 0x28
 800995c:	e026      	b.n	80099ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009962:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009964:	2300      	movs	r3, #0
 8009966:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009970:	d007      	beq.n	8009982 <UART_Receive_IT+0x74>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10a      	bne.n	8009990 <UART_Receive_IT+0x82>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d106      	bne.n	8009990 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	b2da      	uxtb	r2, r3
 800998a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800998c:	701a      	strb	r2, [r3, #0]
 800998e:	e008      	b.n	80099a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	b2db      	uxtb	r3, r3
 8009998:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800999c:	b2da      	uxtb	r2, r3
 800999e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	3b01      	subs	r3, #1
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	4619      	mov	r1, r3
 80099ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d15a      	bne.n	8009a76 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68da      	ldr	r2, [r3, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f022 0220 	bic.w	r2, r2, #32
 80099ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68da      	ldr	r2, [r3, #12]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	695a      	ldr	r2, [r3, #20]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f022 0201 	bic.w	r2, r2, #1
 80099ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2220      	movs	r2, #32
 80099f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d135      	bne.n	8009a6c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	330c      	adds	r3, #12
 8009a0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	e853 3f00 	ldrex	r3, [r3]
 8009a14:	613b      	str	r3, [r7, #16]
   return(result);
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	f023 0310 	bic.w	r3, r3, #16
 8009a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	330c      	adds	r3, #12
 8009a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a26:	623a      	str	r2, [r7, #32]
 8009a28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2a:	69f9      	ldr	r1, [r7, #28]
 8009a2c:	6a3a      	ldr	r2, [r7, #32]
 8009a2e:	e841 2300 	strex	r3, r2, [r1]
 8009a32:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d1e5      	bne.n	8009a06 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0310 	and.w	r3, r3, #16
 8009a44:	2b10      	cmp	r3, #16
 8009a46:	d10a      	bne.n	8009a5e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a48:	2300      	movs	r3, #0
 8009a4a:	60fb      	str	r3, [r7, #12]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	60fb      	str	r3, [r7, #12]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	685b      	ldr	r3, [r3, #4]
 8009a5a:	60fb      	str	r3, [r7, #12]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f7ff fdbb 	bl	80095e0 <HAL_UARTEx_RxEventCallback>
 8009a6a:	e002      	b.n	8009a72 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f7f9 fd49 	bl	8003504 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	e002      	b.n	8009a7c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009a76:	2300      	movs	r3, #0
 8009a78:	e000      	b.n	8009a7c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009a7a:	2302      	movs	r3, #2
  }
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3730      	adds	r7, #48	; 0x30
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a88:	b0c0      	sub	sp, #256	; 0x100
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009aa0:	68d9      	ldr	r1, [r3, #12]
 8009aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	ea40 0301 	orr.w	r3, r0, r1
 8009aac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ab8:	691b      	ldr	r3, [r3, #16]
 8009aba:	431a      	orrs	r2, r3
 8009abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ac0:	695b      	ldr	r3, [r3, #20]
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ac8:	69db      	ldr	r3, [r3, #28]
 8009aca:	4313      	orrs	r3, r2
 8009acc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68db      	ldr	r3, [r3, #12]
 8009ad8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009adc:	f021 010c 	bic.w	r1, r1, #12
 8009ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009aea:	430b      	orrs	r3, r1
 8009aec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	695b      	ldr	r3, [r3, #20]
 8009af6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009afe:	6999      	ldr	r1, [r3, #24]
 8009b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	ea40 0301 	orr.w	r3, r0, r1
 8009b0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	4b8f      	ldr	r3, [pc, #572]	; (8009d50 <UART_SetConfig+0x2cc>)
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d005      	beq.n	8009b24 <UART_SetConfig+0xa0>
 8009b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	4b8d      	ldr	r3, [pc, #564]	; (8009d54 <UART_SetConfig+0x2d0>)
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d104      	bne.n	8009b2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b24:	f7fd fce8 	bl	80074f8 <HAL_RCC_GetPCLK2Freq>
 8009b28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009b2c:	e003      	b.n	8009b36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b2e:	f7fd fccf 	bl	80074d0 <HAL_RCC_GetPCLK1Freq>
 8009b32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b3a:	69db      	ldr	r3, [r3, #28]
 8009b3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b40:	f040 810c 	bne.w	8009d5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009b4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009b52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009b56:	4622      	mov	r2, r4
 8009b58:	462b      	mov	r3, r5
 8009b5a:	1891      	adds	r1, r2, r2
 8009b5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8009b5e:	415b      	adcs	r3, r3
 8009b60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009b66:	4621      	mov	r1, r4
 8009b68:	eb12 0801 	adds.w	r8, r2, r1
 8009b6c:	4629      	mov	r1, r5
 8009b6e:	eb43 0901 	adc.w	r9, r3, r1
 8009b72:	f04f 0200 	mov.w	r2, #0
 8009b76:	f04f 0300 	mov.w	r3, #0
 8009b7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b86:	4690      	mov	r8, r2
 8009b88:	4699      	mov	r9, r3
 8009b8a:	4623      	mov	r3, r4
 8009b8c:	eb18 0303 	adds.w	r3, r8, r3
 8009b90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009b94:	462b      	mov	r3, r5
 8009b96:	eb49 0303 	adc.w	r3, r9, r3
 8009b9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009baa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009bae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	18db      	adds	r3, r3, r3
 8009bb6:	653b      	str	r3, [r7, #80]	; 0x50
 8009bb8:	4613      	mov	r3, r2
 8009bba:	eb42 0303 	adc.w	r3, r2, r3
 8009bbe:	657b      	str	r3, [r7, #84]	; 0x54
 8009bc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009bc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009bc8:	f7f6 fe60 	bl	800088c <__aeabi_uldivmod>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	460b      	mov	r3, r1
 8009bd0:	4b61      	ldr	r3, [pc, #388]	; (8009d58 <UART_SetConfig+0x2d4>)
 8009bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8009bd6:	095b      	lsrs	r3, r3, #5
 8009bd8:	011c      	lsls	r4, r3, #4
 8009bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009bde:	2200      	movs	r2, #0
 8009be0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009be4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009be8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009bec:	4642      	mov	r2, r8
 8009bee:	464b      	mov	r3, r9
 8009bf0:	1891      	adds	r1, r2, r2
 8009bf2:	64b9      	str	r1, [r7, #72]	; 0x48
 8009bf4:	415b      	adcs	r3, r3
 8009bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009bf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009bfc:	4641      	mov	r1, r8
 8009bfe:	eb12 0a01 	adds.w	sl, r2, r1
 8009c02:	4649      	mov	r1, r9
 8009c04:	eb43 0b01 	adc.w	fp, r3, r1
 8009c08:	f04f 0200 	mov.w	r2, #0
 8009c0c:	f04f 0300 	mov.w	r3, #0
 8009c10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c1c:	4692      	mov	sl, r2
 8009c1e:	469b      	mov	fp, r3
 8009c20:	4643      	mov	r3, r8
 8009c22:	eb1a 0303 	adds.w	r3, sl, r3
 8009c26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c2a:	464b      	mov	r3, r9
 8009c2c:	eb4b 0303 	adc.w	r3, fp, r3
 8009c30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c40:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009c44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	18db      	adds	r3, r3, r3
 8009c4c:	643b      	str	r3, [r7, #64]	; 0x40
 8009c4e:	4613      	mov	r3, r2
 8009c50:	eb42 0303 	adc.w	r3, r2, r3
 8009c54:	647b      	str	r3, [r7, #68]	; 0x44
 8009c56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009c5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009c5e:	f7f6 fe15 	bl	800088c <__aeabi_uldivmod>
 8009c62:	4602      	mov	r2, r0
 8009c64:	460b      	mov	r3, r1
 8009c66:	4611      	mov	r1, r2
 8009c68:	4b3b      	ldr	r3, [pc, #236]	; (8009d58 <UART_SetConfig+0x2d4>)
 8009c6a:	fba3 2301 	umull	r2, r3, r3, r1
 8009c6e:	095b      	lsrs	r3, r3, #5
 8009c70:	2264      	movs	r2, #100	; 0x64
 8009c72:	fb02 f303 	mul.w	r3, r2, r3
 8009c76:	1acb      	subs	r3, r1, r3
 8009c78:	00db      	lsls	r3, r3, #3
 8009c7a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009c7e:	4b36      	ldr	r3, [pc, #216]	; (8009d58 <UART_SetConfig+0x2d4>)
 8009c80:	fba3 2302 	umull	r2, r3, r3, r2
 8009c84:	095b      	lsrs	r3, r3, #5
 8009c86:	005b      	lsls	r3, r3, #1
 8009c88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009c8c:	441c      	add	r4, r3
 8009c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c92:	2200      	movs	r2, #0
 8009c94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009c98:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009c9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009ca0:	4642      	mov	r2, r8
 8009ca2:	464b      	mov	r3, r9
 8009ca4:	1891      	adds	r1, r2, r2
 8009ca6:	63b9      	str	r1, [r7, #56]	; 0x38
 8009ca8:	415b      	adcs	r3, r3
 8009caa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009cb0:	4641      	mov	r1, r8
 8009cb2:	1851      	adds	r1, r2, r1
 8009cb4:	6339      	str	r1, [r7, #48]	; 0x30
 8009cb6:	4649      	mov	r1, r9
 8009cb8:	414b      	adcs	r3, r1
 8009cba:	637b      	str	r3, [r7, #52]	; 0x34
 8009cbc:	f04f 0200 	mov.w	r2, #0
 8009cc0:	f04f 0300 	mov.w	r3, #0
 8009cc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009cc8:	4659      	mov	r1, fp
 8009cca:	00cb      	lsls	r3, r1, #3
 8009ccc:	4651      	mov	r1, sl
 8009cce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cd2:	4651      	mov	r1, sl
 8009cd4:	00ca      	lsls	r2, r1, #3
 8009cd6:	4610      	mov	r0, r2
 8009cd8:	4619      	mov	r1, r3
 8009cda:	4603      	mov	r3, r0
 8009cdc:	4642      	mov	r2, r8
 8009cde:	189b      	adds	r3, r3, r2
 8009ce0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009ce4:	464b      	mov	r3, r9
 8009ce6:	460a      	mov	r2, r1
 8009ce8:	eb42 0303 	adc.w	r3, r2, r3
 8009cec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009cfc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009d00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009d04:	460b      	mov	r3, r1
 8009d06:	18db      	adds	r3, r3, r3
 8009d08:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	eb42 0303 	adc.w	r3, r2, r3
 8009d10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009d1a:	f7f6 fdb7 	bl	800088c <__aeabi_uldivmod>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	4b0d      	ldr	r3, [pc, #52]	; (8009d58 <UART_SetConfig+0x2d4>)
 8009d24:	fba3 1302 	umull	r1, r3, r3, r2
 8009d28:	095b      	lsrs	r3, r3, #5
 8009d2a:	2164      	movs	r1, #100	; 0x64
 8009d2c:	fb01 f303 	mul.w	r3, r1, r3
 8009d30:	1ad3      	subs	r3, r2, r3
 8009d32:	00db      	lsls	r3, r3, #3
 8009d34:	3332      	adds	r3, #50	; 0x32
 8009d36:	4a08      	ldr	r2, [pc, #32]	; (8009d58 <UART_SetConfig+0x2d4>)
 8009d38:	fba2 2303 	umull	r2, r3, r2, r3
 8009d3c:	095b      	lsrs	r3, r3, #5
 8009d3e:	f003 0207 	and.w	r2, r3, #7
 8009d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4422      	add	r2, r4
 8009d4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d4c:	e105      	b.n	8009f5a <UART_SetConfig+0x4d6>
 8009d4e:	bf00      	nop
 8009d50:	40011000 	.word	0x40011000
 8009d54:	40011400 	.word	0x40011400
 8009d58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d60:	2200      	movs	r2, #0
 8009d62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009d66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009d6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009d6e:	4642      	mov	r2, r8
 8009d70:	464b      	mov	r3, r9
 8009d72:	1891      	adds	r1, r2, r2
 8009d74:	6239      	str	r1, [r7, #32]
 8009d76:	415b      	adcs	r3, r3
 8009d78:	627b      	str	r3, [r7, #36]	; 0x24
 8009d7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d7e:	4641      	mov	r1, r8
 8009d80:	1854      	adds	r4, r2, r1
 8009d82:	4649      	mov	r1, r9
 8009d84:	eb43 0501 	adc.w	r5, r3, r1
 8009d88:	f04f 0200 	mov.w	r2, #0
 8009d8c:	f04f 0300 	mov.w	r3, #0
 8009d90:	00eb      	lsls	r3, r5, #3
 8009d92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009d96:	00e2      	lsls	r2, r4, #3
 8009d98:	4614      	mov	r4, r2
 8009d9a:	461d      	mov	r5, r3
 8009d9c:	4643      	mov	r3, r8
 8009d9e:	18e3      	adds	r3, r4, r3
 8009da0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009da4:	464b      	mov	r3, r9
 8009da6:	eb45 0303 	adc.w	r3, r5, r3
 8009daa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009dba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009dbe:	f04f 0200 	mov.w	r2, #0
 8009dc2:	f04f 0300 	mov.w	r3, #0
 8009dc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009dca:	4629      	mov	r1, r5
 8009dcc:	008b      	lsls	r3, r1, #2
 8009dce:	4621      	mov	r1, r4
 8009dd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	008a      	lsls	r2, r1, #2
 8009dd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009ddc:	f7f6 fd56 	bl	800088c <__aeabi_uldivmod>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4b60      	ldr	r3, [pc, #384]	; (8009f68 <UART_SetConfig+0x4e4>)
 8009de6:	fba3 2302 	umull	r2, r3, r3, r2
 8009dea:	095b      	lsrs	r3, r3, #5
 8009dec:	011c      	lsls	r4, r3, #4
 8009dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009df2:	2200      	movs	r2, #0
 8009df4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009df8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009dfc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009e00:	4642      	mov	r2, r8
 8009e02:	464b      	mov	r3, r9
 8009e04:	1891      	adds	r1, r2, r2
 8009e06:	61b9      	str	r1, [r7, #24]
 8009e08:	415b      	adcs	r3, r3
 8009e0a:	61fb      	str	r3, [r7, #28]
 8009e0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e10:	4641      	mov	r1, r8
 8009e12:	1851      	adds	r1, r2, r1
 8009e14:	6139      	str	r1, [r7, #16]
 8009e16:	4649      	mov	r1, r9
 8009e18:	414b      	adcs	r3, r1
 8009e1a:	617b      	str	r3, [r7, #20]
 8009e1c:	f04f 0200 	mov.w	r2, #0
 8009e20:	f04f 0300 	mov.w	r3, #0
 8009e24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e28:	4659      	mov	r1, fp
 8009e2a:	00cb      	lsls	r3, r1, #3
 8009e2c:	4651      	mov	r1, sl
 8009e2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e32:	4651      	mov	r1, sl
 8009e34:	00ca      	lsls	r2, r1, #3
 8009e36:	4610      	mov	r0, r2
 8009e38:	4619      	mov	r1, r3
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	4642      	mov	r2, r8
 8009e3e:	189b      	adds	r3, r3, r2
 8009e40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009e44:	464b      	mov	r3, r9
 8009e46:	460a      	mov	r2, r1
 8009e48:	eb42 0303 	adc.w	r3, r2, r3
 8009e4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	67bb      	str	r3, [r7, #120]	; 0x78
 8009e5a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009e5c:	f04f 0200 	mov.w	r2, #0
 8009e60:	f04f 0300 	mov.w	r3, #0
 8009e64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009e68:	4649      	mov	r1, r9
 8009e6a:	008b      	lsls	r3, r1, #2
 8009e6c:	4641      	mov	r1, r8
 8009e6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e72:	4641      	mov	r1, r8
 8009e74:	008a      	lsls	r2, r1, #2
 8009e76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009e7a:	f7f6 fd07 	bl	800088c <__aeabi_uldivmod>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	460b      	mov	r3, r1
 8009e82:	4b39      	ldr	r3, [pc, #228]	; (8009f68 <UART_SetConfig+0x4e4>)
 8009e84:	fba3 1302 	umull	r1, r3, r3, r2
 8009e88:	095b      	lsrs	r3, r3, #5
 8009e8a:	2164      	movs	r1, #100	; 0x64
 8009e8c:	fb01 f303 	mul.w	r3, r1, r3
 8009e90:	1ad3      	subs	r3, r2, r3
 8009e92:	011b      	lsls	r3, r3, #4
 8009e94:	3332      	adds	r3, #50	; 0x32
 8009e96:	4a34      	ldr	r2, [pc, #208]	; (8009f68 <UART_SetConfig+0x4e4>)
 8009e98:	fba2 2303 	umull	r2, r3, r2, r3
 8009e9c:	095b      	lsrs	r3, r3, #5
 8009e9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ea2:	441c      	add	r4, r3
 8009ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	673b      	str	r3, [r7, #112]	; 0x70
 8009eac:	677a      	str	r2, [r7, #116]	; 0x74
 8009eae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009eb2:	4642      	mov	r2, r8
 8009eb4:	464b      	mov	r3, r9
 8009eb6:	1891      	adds	r1, r2, r2
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	415b      	adcs	r3, r3
 8009ebc:	60fb      	str	r3, [r7, #12]
 8009ebe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ec2:	4641      	mov	r1, r8
 8009ec4:	1851      	adds	r1, r2, r1
 8009ec6:	6039      	str	r1, [r7, #0]
 8009ec8:	4649      	mov	r1, r9
 8009eca:	414b      	adcs	r3, r1
 8009ecc:	607b      	str	r3, [r7, #4]
 8009ece:	f04f 0200 	mov.w	r2, #0
 8009ed2:	f04f 0300 	mov.w	r3, #0
 8009ed6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009eda:	4659      	mov	r1, fp
 8009edc:	00cb      	lsls	r3, r1, #3
 8009ede:	4651      	mov	r1, sl
 8009ee0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ee4:	4651      	mov	r1, sl
 8009ee6:	00ca      	lsls	r2, r1, #3
 8009ee8:	4610      	mov	r0, r2
 8009eea:	4619      	mov	r1, r3
 8009eec:	4603      	mov	r3, r0
 8009eee:	4642      	mov	r2, r8
 8009ef0:	189b      	adds	r3, r3, r2
 8009ef2:	66bb      	str	r3, [r7, #104]	; 0x68
 8009ef4:	464b      	mov	r3, r9
 8009ef6:	460a      	mov	r2, r1
 8009ef8:	eb42 0303 	adc.w	r3, r2, r3
 8009efc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	663b      	str	r3, [r7, #96]	; 0x60
 8009f08:	667a      	str	r2, [r7, #100]	; 0x64
 8009f0a:	f04f 0200 	mov.w	r2, #0
 8009f0e:	f04f 0300 	mov.w	r3, #0
 8009f12:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009f16:	4649      	mov	r1, r9
 8009f18:	008b      	lsls	r3, r1, #2
 8009f1a:	4641      	mov	r1, r8
 8009f1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f20:	4641      	mov	r1, r8
 8009f22:	008a      	lsls	r2, r1, #2
 8009f24:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009f28:	f7f6 fcb0 	bl	800088c <__aeabi_uldivmod>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	460b      	mov	r3, r1
 8009f30:	4b0d      	ldr	r3, [pc, #52]	; (8009f68 <UART_SetConfig+0x4e4>)
 8009f32:	fba3 1302 	umull	r1, r3, r3, r2
 8009f36:	095b      	lsrs	r3, r3, #5
 8009f38:	2164      	movs	r1, #100	; 0x64
 8009f3a:	fb01 f303 	mul.w	r3, r1, r3
 8009f3e:	1ad3      	subs	r3, r2, r3
 8009f40:	011b      	lsls	r3, r3, #4
 8009f42:	3332      	adds	r3, #50	; 0x32
 8009f44:	4a08      	ldr	r2, [pc, #32]	; (8009f68 <UART_SetConfig+0x4e4>)
 8009f46:	fba2 2303 	umull	r2, r3, r2, r3
 8009f4a:	095b      	lsrs	r3, r3, #5
 8009f4c:	f003 020f 	and.w	r2, r3, #15
 8009f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4422      	add	r2, r4
 8009f58:	609a      	str	r2, [r3, #8]
}
 8009f5a:	bf00      	nop
 8009f5c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009f60:	46bd      	mov	sp, r7
 8009f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f66:	bf00      	nop
 8009f68:	51eb851f 	.word	0x51eb851f

08009f6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b084      	sub	sp, #16
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	f107 001c 	add.w	r0, r7, #28
 8009f7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d122      	bne.n	8009fca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009f98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009fac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d105      	bne.n	8009fbe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f9c0 	bl	800a344 <USB_CoreReset>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	73fb      	strb	r3, [r7, #15]
 8009fc8:	e01a      	b.n	800a000 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f000 f9b4 	bl	800a344 <USB_CoreReset>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009fe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d106      	bne.n	8009ff4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	639a      	str	r2, [r3, #56]	; 0x38
 8009ff2:	e005      	b.n	800a000 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a002:	2b01      	cmp	r3, #1
 800a004:	d10b      	bne.n	800a01e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	f043 0206 	orr.w	r2, r3, #6
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f043 0220 	orr.w	r2, r3, #32
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a01e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a020:	4618      	mov	r0, r3
 800a022:	3710      	adds	r7, #16
 800a024:	46bd      	mov	sp, r7
 800a026:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a02a:	b004      	add	sp, #16
 800a02c:	4770      	bx	lr

0800a02e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a02e:	b480      	push	{r7}
 800a030:	b083      	sub	sp, #12
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f043 0201 	orr.w	r2, r3, #1
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	370c      	adds	r7, #12
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	f023 0201 	bic.w	r2, r3, #1
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	460b      	mov	r3, r1
 800a07c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a07e:	2300      	movs	r3, #0
 800a080:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a08e:	78fb      	ldrb	r3, [r7, #3]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d115      	bne.n	800a0c0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a0a0:	2001      	movs	r0, #1
 800a0a2:	f7fa fa93 	bl	80045cc <HAL_Delay>
      ms++;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 f93a 	bl	800a326 <USB_GetMode>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d01e      	beq.n	800a0f6 <USB_SetCurrentMode+0x84>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2b31      	cmp	r3, #49	; 0x31
 800a0bc:	d9f0      	bls.n	800a0a0 <USB_SetCurrentMode+0x2e>
 800a0be:	e01a      	b.n	800a0f6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a0c0:	78fb      	ldrb	r3, [r7, #3]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d115      	bne.n	800a0f2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	68db      	ldr	r3, [r3, #12]
 800a0ca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a0d2:	2001      	movs	r0, #1
 800a0d4:	f7fa fa7a 	bl	80045cc <HAL_Delay>
      ms++;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	3301      	adds	r3, #1
 800a0dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 f921 	bl	800a326 <USB_GetMode>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d005      	beq.n	800a0f6 <USB_SetCurrentMode+0x84>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2b31      	cmp	r3, #49	; 0x31
 800a0ee:	d9f0      	bls.n	800a0d2 <USB_SetCurrentMode+0x60>
 800a0f0:	e001      	b.n	800a0f6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e005      	b.n	800a102 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2b32      	cmp	r3, #50	; 0x32
 800a0fa:	d101      	bne.n	800a100 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e000      	b.n	800a102 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
	...

0800a10c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a116:	2300      	movs	r3, #0
 800a118:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	3301      	adds	r3, #1
 800a11e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	4a13      	ldr	r2, [pc, #76]	; (800a170 <USB_FlushTxFifo+0x64>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d901      	bls.n	800a12c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a128:	2303      	movs	r3, #3
 800a12a:	e01b      	b.n	800a164 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	2b00      	cmp	r3, #0
 800a132:	daf2      	bge.n	800a11a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a134:	2300      	movs	r3, #0
 800a136:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	019b      	lsls	r3, r3, #6
 800a13c:	f043 0220 	orr.w	r2, r3, #32
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	3301      	adds	r3, #1
 800a148:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	4a08      	ldr	r2, [pc, #32]	; (800a170 <USB_FlushTxFifo+0x64>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d901      	bls.n	800a156 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a152:	2303      	movs	r3, #3
 800a154:	e006      	b.n	800a164 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	691b      	ldr	r3, [r3, #16]
 800a15a:	f003 0320 	and.w	r3, r3, #32
 800a15e:	2b20      	cmp	r3, #32
 800a160:	d0f0      	beq.n	800a144 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	3714      	adds	r7, #20
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr
 800a170:	00030d40 	.word	0x00030d40

0800a174 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a17c:	2300      	movs	r3, #0
 800a17e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	3301      	adds	r3, #1
 800a184:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	4a11      	ldr	r2, [pc, #68]	; (800a1d0 <USB_FlushRxFifo+0x5c>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d901      	bls.n	800a192 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a18e:	2303      	movs	r3, #3
 800a190:	e018      	b.n	800a1c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	691b      	ldr	r3, [r3, #16]
 800a196:	2b00      	cmp	r3, #0
 800a198:	daf2      	bge.n	800a180 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a19a:	2300      	movs	r3, #0
 800a19c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2210      	movs	r2, #16
 800a1a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	3301      	adds	r3, #1
 800a1a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	4a08      	ldr	r2, [pc, #32]	; (800a1d0 <USB_FlushRxFifo+0x5c>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d901      	bls.n	800a1b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a1b2:	2303      	movs	r3, #3
 800a1b4:	e006      	b.n	800a1c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	691b      	ldr	r3, [r3, #16]
 800a1ba:	f003 0310 	and.w	r3, r3, #16
 800a1be:	2b10      	cmp	r3, #16
 800a1c0:	d0f0      	beq.n	800a1a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a1c2:	2300      	movs	r3, #0
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3714      	adds	r7, #20
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ce:	4770      	bx	lr
 800a1d0:	00030d40 	.word	0x00030d40

0800a1d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b089      	sub	sp, #36	; 0x24
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	4611      	mov	r1, r2
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	71fb      	strb	r3, [r7, #7]
 800a1e6:	4613      	mov	r3, r2
 800a1e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a1f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d123      	bne.n	800a242 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a1fa:	88bb      	ldrh	r3, [r7, #4]
 800a1fc:	3303      	adds	r3, #3
 800a1fe:	089b      	lsrs	r3, r3, #2
 800a200:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a202:	2300      	movs	r3, #0
 800a204:	61bb      	str	r3, [r7, #24]
 800a206:	e018      	b.n	800a23a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a208:	79fb      	ldrb	r3, [r7, #7]
 800a20a:	031a      	lsls	r2, r3, #12
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	4413      	add	r3, r2
 800a210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a214:	461a      	mov	r2, r3
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a21c:	69fb      	ldr	r3, [r7, #28]
 800a21e:	3301      	adds	r3, #1
 800a220:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	3301      	adds	r3, #1
 800a226:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	3301      	adds	r3, #1
 800a22c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a22e:	69fb      	ldr	r3, [r7, #28]
 800a230:	3301      	adds	r3, #1
 800a232:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a234:	69bb      	ldr	r3, [r7, #24]
 800a236:	3301      	adds	r3, #1
 800a238:	61bb      	str	r3, [r7, #24]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d3e2      	bcc.n	800a208 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a242:	2300      	movs	r3, #0
}
 800a244:	4618      	mov	r0, r3
 800a246:	3724      	adds	r7, #36	; 0x24
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a250:	b480      	push	{r7}
 800a252:	b08b      	sub	sp, #44	; 0x2c
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	4613      	mov	r3, r2
 800a25c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a266:	88fb      	ldrh	r3, [r7, #6]
 800a268:	089b      	lsrs	r3, r3, #2
 800a26a:	b29b      	uxth	r3, r3
 800a26c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a26e:	88fb      	ldrh	r3, [r7, #6]
 800a270:	f003 0303 	and.w	r3, r3, #3
 800a274:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a276:	2300      	movs	r3, #0
 800a278:	623b      	str	r3, [r7, #32]
 800a27a:	e014      	b.n	800a2a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a286:	601a      	str	r2, [r3, #0]
    pDest++;
 800a288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28a:	3301      	adds	r3, #1
 800a28c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a290:	3301      	adds	r3, #1
 800a292:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a296:	3301      	adds	r3, #1
 800a298:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	3301      	adds	r3, #1
 800a29e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a2a0:	6a3b      	ldr	r3, [r7, #32]
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	623b      	str	r3, [r7, #32]
 800a2a6:	6a3a      	ldr	r2, [r7, #32]
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d3e6      	bcc.n	800a27c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a2ae:	8bfb      	ldrh	r3, [r7, #30]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d01e      	beq.n	800a2f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2be:	461a      	mov	r2, r3
 800a2c0:	f107 0310 	add.w	r3, r7, #16
 800a2c4:	6812      	ldr	r2, [r2, #0]
 800a2c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	6a3b      	ldr	r3, [r7, #32]
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	00db      	lsls	r3, r3, #3
 800a2d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a2d4:	b2da      	uxtb	r2, r3
 800a2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2d8:	701a      	strb	r2, [r3, #0]
      i++;
 800a2da:	6a3b      	ldr	r3, [r7, #32]
 800a2dc:	3301      	adds	r3, #1
 800a2de:	623b      	str	r3, [r7, #32]
      pDest++;
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a2e6:	8bfb      	ldrh	r3, [r7, #30]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a2ec:	8bfb      	ldrh	r3, [r7, #30]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1ea      	bne.n	800a2c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	372c      	adds	r7, #44	; 0x2c
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr

0800a300 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	695b      	ldr	r3, [r3, #20]
 800a30c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	68fa      	ldr	r2, [r7, #12]
 800a314:	4013      	ands	r3, r2
 800a316:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a318:	68fb      	ldr	r3, [r7, #12]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a326:	b480      	push	{r7}
 800a328:	b083      	sub	sp, #12
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	f003 0301 	and.w	r3, r3, #1
}
 800a336:	4618      	mov	r0, r3
 800a338:	370c      	adds	r7, #12
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
	...

0800a344 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a34c:	2300      	movs	r3, #0
 800a34e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	3301      	adds	r3, #1
 800a354:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	4a13      	ldr	r2, [pc, #76]	; (800a3a8 <USB_CoreReset+0x64>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d901      	bls.n	800a362 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a35e:	2303      	movs	r3, #3
 800a360:	e01b      	b.n	800a39a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	2b00      	cmp	r3, #0
 800a368:	daf2      	bge.n	800a350 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a36a:	2300      	movs	r3, #0
 800a36c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	691b      	ldr	r3, [r3, #16]
 800a372:	f043 0201 	orr.w	r2, r3, #1
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	3301      	adds	r3, #1
 800a37e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	4a09      	ldr	r2, [pc, #36]	; (800a3a8 <USB_CoreReset+0x64>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d901      	bls.n	800a38c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a388:	2303      	movs	r3, #3
 800a38a:	e006      	b.n	800a39a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	f003 0301 	and.w	r3, r3, #1
 800a394:	2b01      	cmp	r3, #1
 800a396:	d0f0      	beq.n	800a37a <USB_CoreReset+0x36>

  return HAL_OK;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3714      	adds	r7, #20
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	00030d40 	.word	0x00030d40

0800a3ac <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b086      	sub	sp, #24
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a3ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3ee:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d018      	beq.n	800a434 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a404:	2b01      	cmp	r3, #1
 800a406:	d10a      	bne.n	800a41e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a416:	f043 0304 	orr.w	r3, r3, #4
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	e014      	b.n	800a448 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a42c:	f023 0304 	bic.w	r3, r3, #4
 800a430:	6013      	str	r3, [r2, #0]
 800a432:	e009      	b.n	800a448 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a442:	f023 0304 	bic.w	r3, r3, #4
 800a446:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a448:	2110      	movs	r1, #16
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7ff fe5e 	bl	800a10c <USB_FlushTxFifo>
 800a450:	4603      	mov	r3, r0
 800a452:	2b00      	cmp	r3, #0
 800a454:	d001      	beq.n	800a45a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7ff fe8a 	bl	800a174 <USB_FlushRxFifo>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d001      	beq.n	800a46a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a46a:	2300      	movs	r3, #0
 800a46c:	613b      	str	r3, [r7, #16]
 800a46e:	e015      	b.n	800a49c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	015a      	lsls	r2, r3, #5
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	4413      	add	r3, r2
 800a478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a47c:	461a      	mov	r2, r3
 800a47e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a482:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	015a      	lsls	r2, r3, #5
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	4413      	add	r3, r2
 800a48c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a490:	461a      	mov	r2, r3
 800a492:	2300      	movs	r3, #0
 800a494:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3301      	adds	r3, #1
 800a49a:	613b      	str	r3, [r7, #16]
 800a49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d3e5      	bcc.n	800a470 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a4b0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00b      	beq.n	800a4d6 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a4c4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4a13      	ldr	r2, [pc, #76]	; (800a518 <USB_HostInit+0x16c>)
 800a4ca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4a13      	ldr	r2, [pc, #76]	; (800a51c <USB_HostInit+0x170>)
 800a4d0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a4d4:	e009      	b.n	800a4ea <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2280      	movs	r2, #128	; 0x80
 800a4da:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	4a10      	ldr	r2, [pc, #64]	; (800a520 <USB_HostInit+0x174>)
 800a4e0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a0f      	ldr	r2, [pc, #60]	; (800a524 <USB_HostInit+0x178>)
 800a4e6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d105      	bne.n	800a4fc <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	f043 0210 	orr.w	r2, r3, #16
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	699a      	ldr	r2, [r3, #24]
 800a500:	4b09      	ldr	r3, [pc, #36]	; (800a528 <USB_HostInit+0x17c>)
 800a502:	4313      	orrs	r3, r2
 800a504:	687a      	ldr	r2, [r7, #4]
 800a506:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a508:	7dfb      	ldrb	r3, [r7, #23]
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3718      	adds	r7, #24
 800a50e:	46bd      	mov	sp, r7
 800a510:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a514:	b004      	add	sp, #16
 800a516:	4770      	bx	lr
 800a518:	01000200 	.word	0x01000200
 800a51c:	00e00300 	.word	0x00e00300
 800a520:	00600080 	.word	0x00600080
 800a524:	004000e0 	.word	0x004000e0
 800a528:	a3200008 	.word	0xa3200008

0800a52c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b085      	sub	sp, #20
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	460b      	mov	r3, r1
 800a536:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a54a:	f023 0303 	bic.w	r3, r3, #3
 800a54e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	f003 0303 	and.w	r3, r3, #3
 800a55e:	68f9      	ldr	r1, [r7, #12]
 800a560:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a564:	4313      	orrs	r3, r2
 800a566:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a568:	78fb      	ldrb	r3, [r7, #3]
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d107      	bne.n	800a57e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a574:	461a      	mov	r2, r3
 800a576:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a57a:	6053      	str	r3, [r2, #4]
 800a57c:	e009      	b.n	800a592 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a57e:	78fb      	ldrb	r3, [r7, #3]
 800a580:	2b02      	cmp	r3, #2
 800a582:	d106      	bne.n	800a592 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a58a:	461a      	mov	r2, r3
 800a58c:	f241 7370 	movw	r3, #6000	; 0x1770
 800a590:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3714      	adds	r7, #20
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a5c0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a5ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5ce:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a5d0:	2064      	movs	r0, #100	; 0x64
 800a5d2:	f7f9 fffb 	bl	80045cc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a5de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5e2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a5e4:	200a      	movs	r0, #10
 800a5e6:	f7f9 fff1 	bl	80045cc <HAL_Delay>

  return HAL_OK;
 800a5ea:	2300      	movs	r3, #0
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3710      	adds	r7, #16
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	460b      	mov	r3, r1
 800a5fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a604:	2300      	movs	r3, #0
 800a606:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a618:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a620:	2b00      	cmp	r3, #0
 800a622:	d109      	bne.n	800a638 <USB_DriveVbus+0x44>
 800a624:	78fb      	ldrb	r3, [r7, #3]
 800a626:	2b01      	cmp	r3, #1
 800a628:	d106      	bne.n	800a638 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	68fa      	ldr	r2, [r7, #12]
 800a62e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a636:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a63e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a642:	d109      	bne.n	800a658 <USB_DriveVbus+0x64>
 800a644:	78fb      	ldrb	r3, [r7, #3]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d106      	bne.n	800a658 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	68fa      	ldr	r2, [r7, #12]
 800a64e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a652:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a656:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3714      	adds	r7, #20
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr

0800a666 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a666:	b480      	push	{r7}
 800a668:	b085      	sub	sp, #20
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a672:	2300      	movs	r3, #0
 800a674:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	0c5b      	lsrs	r3, r3, #17
 800a684:	f003 0303 	and.w	r3, r3, #3
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3714      	adds	r7, #20
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	b29b      	uxth	r3, r3
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3714      	adds	r7, #20
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr
	...

0800a6b8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b088      	sub	sp, #32
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	4608      	mov	r0, r1
 800a6c2:	4611      	mov	r1, r2
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	70fb      	strb	r3, [r7, #3]
 800a6ca:	460b      	mov	r3, r1
 800a6cc:	70bb      	strb	r3, [r7, #2]
 800a6ce:	4613      	mov	r3, r2
 800a6d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a6da:	78fb      	ldrb	r3, [r7, #3]
 800a6dc:	015a      	lsls	r2, r3, #5
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6ec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a6ee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a6f2:	2b03      	cmp	r3, #3
 800a6f4:	d87e      	bhi.n	800a7f4 <USB_HC_Init+0x13c>
 800a6f6:	a201      	add	r2, pc, #4	; (adr r2, 800a6fc <USB_HC_Init+0x44>)
 800a6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6fc:	0800a70d 	.word	0x0800a70d
 800a700:	0800a7b7 	.word	0x0800a7b7
 800a704:	0800a70d 	.word	0x0800a70d
 800a708:	0800a779 	.word	0x0800a779
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a70c:	78fb      	ldrb	r3, [r7, #3]
 800a70e:	015a      	lsls	r2, r3, #5
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	4413      	add	r3, r2
 800a714:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a718:	461a      	mov	r2, r3
 800a71a:	f240 439d 	movw	r3, #1181	; 0x49d
 800a71e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a720:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a724:	2b00      	cmp	r3, #0
 800a726:	da10      	bge.n	800a74a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a728:	78fb      	ldrb	r3, [r7, #3]
 800a72a:	015a      	lsls	r2, r3, #5
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	4413      	add	r3, r2
 800a730:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a734:	68db      	ldr	r3, [r3, #12]
 800a736:	78fa      	ldrb	r2, [r7, #3]
 800a738:	0151      	lsls	r1, r2, #5
 800a73a:	693a      	ldr	r2, [r7, #16]
 800a73c:	440a      	add	r2, r1
 800a73e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a746:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800a748:	e057      	b.n	800a7fa <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a74e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a752:	2b00      	cmp	r3, #0
 800a754:	d051      	beq.n	800a7fa <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a756:	78fb      	ldrb	r3, [r7, #3]
 800a758:	015a      	lsls	r2, r3, #5
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	4413      	add	r3, r2
 800a75e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	78fa      	ldrb	r2, [r7, #3]
 800a766:	0151      	lsls	r1, r2, #5
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	440a      	add	r2, r1
 800a76c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a770:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a774:	60d3      	str	r3, [r2, #12]
      break;
 800a776:	e040      	b.n	800a7fa <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a778:	78fb      	ldrb	r3, [r7, #3]
 800a77a:	015a      	lsls	r2, r3, #5
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	4413      	add	r3, r2
 800a780:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a784:	461a      	mov	r2, r3
 800a786:	f240 639d 	movw	r3, #1693	; 0x69d
 800a78a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a78c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a790:	2b00      	cmp	r3, #0
 800a792:	da34      	bge.n	800a7fe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a794:	78fb      	ldrb	r3, [r7, #3]
 800a796:	015a      	lsls	r2, r3, #5
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	4413      	add	r3, r2
 800a79c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	78fa      	ldrb	r2, [r7, #3]
 800a7a4:	0151      	lsls	r1, r2, #5
 800a7a6:	693a      	ldr	r2, [r7, #16]
 800a7a8:	440a      	add	r2, r1
 800a7aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7b2:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a7b4:	e023      	b.n	800a7fe <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a7b6:	78fb      	ldrb	r3, [r7, #3]
 800a7b8:	015a      	lsls	r2, r3, #5
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	4413      	add	r3, r2
 800a7be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	f240 2325 	movw	r3, #549	; 0x225
 800a7c8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a7ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	da17      	bge.n	800a802 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a7d2:	78fb      	ldrb	r3, [r7, #3]
 800a7d4:	015a      	lsls	r2, r3, #5
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	4413      	add	r3, r2
 800a7da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	78fa      	ldrb	r2, [r7, #3]
 800a7e2:	0151      	lsls	r1, r2, #5
 800a7e4:	693a      	ldr	r2, [r7, #16]
 800a7e6:	440a      	add	r2, r1
 800a7e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7ec:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a7f0:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a7f2:	e006      	b.n	800a802 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	77fb      	strb	r3, [r7, #31]
      break;
 800a7f8:	e004      	b.n	800a804 <USB_HC_Init+0x14c>
      break;
 800a7fa:	bf00      	nop
 800a7fc:	e002      	b.n	800a804 <USB_HC_Init+0x14c>
      break;
 800a7fe:	bf00      	nop
 800a800:	e000      	b.n	800a804 <USB_HC_Init+0x14c>
      break;
 800a802:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a804:	78fb      	ldrb	r3, [r7, #3]
 800a806:	015a      	lsls	r2, r3, #5
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	4413      	add	r3, r2
 800a80c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a810:	68db      	ldr	r3, [r3, #12]
 800a812:	78fa      	ldrb	r2, [r7, #3]
 800a814:	0151      	lsls	r1, r2, #5
 800a816:	693a      	ldr	r2, [r7, #16]
 800a818:	440a      	add	r2, r1
 800a81a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a81e:	f043 0302 	orr.w	r3, r3, #2
 800a822:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a82a:	699a      	ldr	r2, [r3, #24]
 800a82c:	78fb      	ldrb	r3, [r7, #3]
 800a82e:	f003 030f 	and.w	r3, r3, #15
 800a832:	2101      	movs	r1, #1
 800a834:	fa01 f303 	lsl.w	r3, r1, r3
 800a838:	6939      	ldr	r1, [r7, #16]
 800a83a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a83e:	4313      	orrs	r3, r2
 800a840:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	699b      	ldr	r3, [r3, #24]
 800a846:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a84e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a852:	2b00      	cmp	r3, #0
 800a854:	da03      	bge.n	800a85e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a856:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a85a:	61bb      	str	r3, [r7, #24]
 800a85c:	e001      	b.n	800a862 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800a85e:	2300      	movs	r3, #0
 800a860:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f7ff feff 	bl	800a666 <USB_GetHostSpeed>
 800a868:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a86a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a86e:	2b02      	cmp	r3, #2
 800a870:	d106      	bne.n	800a880 <USB_HC_Init+0x1c8>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2b02      	cmp	r3, #2
 800a876:	d003      	beq.n	800a880 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a878:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a87c:	617b      	str	r3, [r7, #20]
 800a87e:	e001      	b.n	800a884 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a880:	2300      	movs	r3, #0
 800a882:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a884:	787b      	ldrb	r3, [r7, #1]
 800a886:	059b      	lsls	r3, r3, #22
 800a888:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a88c:	78bb      	ldrb	r3, [r7, #2]
 800a88e:	02db      	lsls	r3, r3, #11
 800a890:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a894:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a896:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a89a:	049b      	lsls	r3, r3, #18
 800a89c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a8a0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a8a2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a8a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a8a8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a8ae:	78fb      	ldrb	r3, [r7, #3]
 800a8b0:	0159      	lsls	r1, r3, #5
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	440b      	add	r3, r1
 800a8b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ba:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a8c0:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a8c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a8c6:	2b03      	cmp	r3, #3
 800a8c8:	d003      	beq.n	800a8d2 <USB_HC_Init+0x21a>
 800a8ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d10f      	bne.n	800a8f2 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a8d2:	78fb      	ldrb	r3, [r7, #3]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	78fa      	ldrb	r2, [r7, #3]
 800a8e2:	0151      	lsls	r1, r2, #5
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	440a      	add	r2, r1
 800a8e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a8f0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a8f2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3720      	adds	r7, #32
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b08c      	sub	sp, #48	; 0x30
 800a900:	af02      	add	r7, sp, #8
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	4613      	mov	r3, r2
 800a908:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	785b      	ldrb	r3, [r3, #1]
 800a912:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a914:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a918:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a91e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a922:	2b00      	cmp	r3, #0
 800a924:	d02d      	beq.n	800a982 <USB_HC_StartXfer+0x86>
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	791b      	ldrb	r3, [r3, #4]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d129      	bne.n	800a982 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800a92e:	79fb      	ldrb	r3, [r7, #7]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d117      	bne.n	800a964 <USB_HC_StartXfer+0x68>
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	79db      	ldrb	r3, [r3, #7]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d003      	beq.n	800a944 <USB_HC_StartXfer+0x48>
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	79db      	ldrb	r3, [r3, #7]
 800a940:	2b02      	cmp	r3, #2
 800a942:	d10f      	bne.n	800a964 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	015a      	lsls	r2, r3, #5
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	4413      	add	r3, r2
 800a94c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	69fa      	ldr	r2, [r7, #28]
 800a954:	0151      	lsls	r1, r2, #5
 800a956:	6a3a      	ldr	r2, [r7, #32]
 800a958:	440a      	add	r2, r1
 800a95a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a95e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a962:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800a964:	79fb      	ldrb	r3, [r7, #7]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10b      	bne.n	800a982 <USB_HC_StartXfer+0x86>
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	795b      	ldrb	r3, [r3, #5]
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d107      	bne.n	800a982 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	785b      	ldrb	r3, [r3, #1]
 800a976:	4619      	mov	r1, r3
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f000 fa0f 	bl	800ad9c <USB_DoPing>
      return HAL_OK;
 800a97e:	2300      	movs	r3, #0
 800a980:	e0f8      	b.n	800ab74 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	695b      	ldr	r3, [r3, #20]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d018      	beq.n	800a9bc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	695b      	ldr	r3, [r3, #20]
 800a98e:	68ba      	ldr	r2, [r7, #8]
 800a990:	8912      	ldrh	r2, [r2, #8]
 800a992:	4413      	add	r3, r2
 800a994:	3b01      	subs	r3, #1
 800a996:	68ba      	ldr	r2, [r7, #8]
 800a998:	8912      	ldrh	r2, [r2, #8]
 800a99a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a99e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a9a0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a9a2:	8b7b      	ldrh	r3, [r7, #26]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d90b      	bls.n	800a9c0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800a9a8:	8b7b      	ldrh	r3, [r7, #26]
 800a9aa:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a9ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	8912      	ldrh	r2, [r2, #8]
 800a9b2:	fb03 f202 	mul.w	r2, r3, r2
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	611a      	str	r2, [r3, #16]
 800a9ba:	e001      	b.n	800a9c0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800a9bc:	2301      	movs	r3, #1
 800a9be:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	78db      	ldrb	r3, [r3, #3]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d007      	beq.n	800a9d8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a9c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9ca:	68ba      	ldr	r2, [r7, #8]
 800a9cc:	8912      	ldrh	r2, [r2, #8]
 800a9ce:	fb03 f202 	mul.w	r2, r3, r2
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	611a      	str	r2, [r3, #16]
 800a9d6:	e003      	b.n	800a9e0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	695a      	ldr	r2, [r3, #20]
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	691b      	ldr	r3, [r3, #16]
 800a9e4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a9e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9ea:	04d9      	lsls	r1, r3, #19
 800a9ec:	4b63      	ldr	r3, [pc, #396]	; (800ab7c <USB_HC_StartXfer+0x280>)
 800a9ee:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9f0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	7a9b      	ldrb	r3, [r3, #10]
 800a9f6:	075b      	lsls	r3, r3, #29
 800a9f8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a9fc:	69f9      	ldr	r1, [r7, #28]
 800a9fe:	0148      	lsls	r0, r1, #5
 800aa00:	6a39      	ldr	r1, [r7, #32]
 800aa02:	4401      	add	r1, r0
 800aa04:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aa08:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aa0a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800aa0c:	79fb      	ldrb	r3, [r7, #7]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d009      	beq.n	800aa26 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	68d9      	ldr	r1, [r3, #12]
 800aa16:	69fb      	ldr	r3, [r7, #28]
 800aa18:	015a      	lsls	r2, r3, #5
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa22:	460a      	mov	r2, r1
 800aa24:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aa26:	6a3b      	ldr	r3, [r7, #32]
 800aa28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa2c:	689b      	ldr	r3, [r3, #8]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	bf0c      	ite	eq
 800aa36:	2301      	moveq	r3, #1
 800aa38:	2300      	movne	r3, #0
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	015a      	lsls	r2, r3, #5
 800aa42:	6a3b      	ldr	r3, [r7, #32]
 800aa44:	4413      	add	r3, r2
 800aa46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	69fa      	ldr	r2, [r7, #28]
 800aa4e:	0151      	lsls	r1, r2, #5
 800aa50:	6a3a      	ldr	r2, [r7, #32]
 800aa52:	440a      	add	r2, r1
 800aa54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa58:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa5c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	015a      	lsls	r2, r3, #5
 800aa62:	6a3b      	ldr	r3, [r7, #32]
 800aa64:	4413      	add	r3, r2
 800aa66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	7e7b      	ldrb	r3, [r7, #25]
 800aa6e:	075b      	lsls	r3, r3, #29
 800aa70:	69f9      	ldr	r1, [r7, #28]
 800aa72:	0148      	lsls	r0, r1, #5
 800aa74:	6a39      	ldr	r1, [r7, #32]
 800aa76:	4401      	add	r1, r0
 800aa78:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800aa80:	69fb      	ldr	r3, [r7, #28]
 800aa82:	015a      	lsls	r2, r3, #5
 800aa84:	6a3b      	ldr	r3, [r7, #32]
 800aa86:	4413      	add	r3, r2
 800aa88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800aa96:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	78db      	ldrb	r3, [r3, #3]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d004      	beq.n	800aaaa <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aaa6:	613b      	str	r3, [r7, #16]
 800aaa8:	e003      	b.n	800aab2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aab0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aab8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	015a      	lsls	r2, r3, #5
 800aabe:	6a3b      	ldr	r3, [r7, #32]
 800aac0:	4413      	add	r3, r2
 800aac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aac6:	461a      	mov	r2, r3
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800aacc:	79fb      	ldrb	r3, [r7, #7]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d001      	beq.n	800aad6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800aad2:	2300      	movs	r3, #0
 800aad4:	e04e      	b.n	800ab74 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	78db      	ldrb	r3, [r3, #3]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d149      	bne.n	800ab72 <USB_HC_StartXfer+0x276>
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	695b      	ldr	r3, [r3, #20]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d045      	beq.n	800ab72 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	79db      	ldrb	r3, [r3, #7]
 800aaea:	2b03      	cmp	r3, #3
 800aaec:	d830      	bhi.n	800ab50 <USB_HC_StartXfer+0x254>
 800aaee:	a201      	add	r2, pc, #4	; (adr r2, 800aaf4 <USB_HC_StartXfer+0x1f8>)
 800aaf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf4:	0800ab05 	.word	0x0800ab05
 800aaf8:	0800ab29 	.word	0x0800ab29
 800aafc:	0800ab05 	.word	0x0800ab05
 800ab00:	0800ab29 	.word	0x0800ab29
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	695b      	ldr	r3, [r3, #20]
 800ab08:	3303      	adds	r3, #3
 800ab0a:	089b      	lsrs	r3, r3, #2
 800ab0c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ab0e:	8afa      	ldrh	r2, [r7, #22]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab14:	b29b      	uxth	r3, r3
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d91c      	bls.n	800ab54 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	699b      	ldr	r3, [r3, #24]
 800ab1e:	f043 0220 	orr.w	r2, r3, #32
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	619a      	str	r2, [r3, #24]
        }
        break;
 800ab26:	e015      	b.n	800ab54 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	695b      	ldr	r3, [r3, #20]
 800ab2c:	3303      	adds	r3, #3
 800ab2e:	089b      	lsrs	r3, r3, #2
 800ab30:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ab32:	8afa      	ldrh	r2, [r7, #22]
 800ab34:	6a3b      	ldr	r3, [r7, #32]
 800ab36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab3a:	691b      	ldr	r3, [r3, #16]
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d90a      	bls.n	800ab58 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	699b      	ldr	r3, [r3, #24]
 800ab46:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ab4e:	e003      	b.n	800ab58 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800ab50:	bf00      	nop
 800ab52:	e002      	b.n	800ab5a <USB_HC_StartXfer+0x25e>
        break;
 800ab54:	bf00      	nop
 800ab56:	e000      	b.n	800ab5a <USB_HC_StartXfer+0x25e>
        break;
 800ab58:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	68d9      	ldr	r1, [r3, #12]
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	785a      	ldrb	r2, [r3, #1]
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	695b      	ldr	r3, [r3, #20]
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	2000      	movs	r0, #0
 800ab6a:	9000      	str	r0, [sp, #0]
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f7ff fb31 	bl	800a1d4 <USB_WritePacket>
  }

  return HAL_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3728      	adds	r7, #40	; 0x28
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}
 800ab7c:	1ff80000 	.word	0x1ff80000

0800ab80 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b085      	sub	sp, #20
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	b29b      	uxth	r3, r3
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3714      	adds	r7, #20
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr

0800aba2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800aba2:	b480      	push	{r7}
 800aba4:	b089      	sub	sp, #36	; 0x24
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	6078      	str	r0, [r7, #4]
 800abaa:	460b      	mov	r3, r1
 800abac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800abb2:	78fb      	ldrb	r3, [r7, #3]
 800abb4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800abb6:	2300      	movs	r3, #0
 800abb8:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	015a      	lsls	r2, r3, #5
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	4413      	add	r3, r2
 800abc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	0c9b      	lsrs	r3, r3, #18
 800abca:	f003 0303 	and.w	r3, r3, #3
 800abce:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800abd0:	69bb      	ldr	r3, [r7, #24]
 800abd2:	015a      	lsls	r2, r3, #5
 800abd4:	69fb      	ldr	r3, [r7, #28]
 800abd6:	4413      	add	r3, r2
 800abd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	0fdb      	lsrs	r3, r3, #31
 800abe0:	f003 0301 	and.w	r3, r3, #1
 800abe4:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f003 0320 	and.w	r3, r3, #32
 800abee:	2b20      	cmp	r3, #32
 800abf0:	d104      	bne.n	800abfc <USB_HC_Halt+0x5a>
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d101      	bne.n	800abfc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800abf8:	2300      	movs	r3, #0
 800abfa:	e0c8      	b.n	800ad8e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d002      	beq.n	800ac08 <USB_HC_Halt+0x66>
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	d163      	bne.n	800acd0 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	69ba      	ldr	r2, [r7, #24]
 800ac18:	0151      	lsls	r1, r2, #5
 800ac1a:	69fa      	ldr	r2, [r7, #28]
 800ac1c:	440a      	add	r2, r1
 800ac1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac26:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	f003 0320 	and.w	r3, r3, #32
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	f040 80ab 	bne.w	800ad8c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac3a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d133      	bne.n	800acaa <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ac42:	69bb      	ldr	r3, [r7, #24]
 800ac44:	015a      	lsls	r2, r3, #5
 800ac46:	69fb      	ldr	r3, [r7, #28]
 800ac48:	4413      	add	r3, r2
 800ac4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	69ba      	ldr	r2, [r7, #24]
 800ac52:	0151      	lsls	r1, r2, #5
 800ac54:	69fa      	ldr	r2, [r7, #28]
 800ac56:	440a      	add	r2, r1
 800ac58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac60:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac62:	69bb      	ldr	r3, [r7, #24]
 800ac64:	015a      	lsls	r2, r3, #5
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	4413      	add	r3, r2
 800ac6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	69ba      	ldr	r2, [r7, #24]
 800ac72:	0151      	lsls	r1, r2, #5
 800ac74:	69fa      	ldr	r2, [r7, #28]
 800ac76:	440a      	add	r2, r1
 800ac78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac80:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3301      	adds	r3, #1
 800ac86:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ac8e:	d81d      	bhi.n	800accc <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	015a      	lsls	r2, r3, #5
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	4413      	add	r3, r2
 800ac98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aca2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aca6:	d0ec      	beq.n	800ac82 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aca8:	e070      	b.n	800ad8c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800acaa:	69bb      	ldr	r3, [r7, #24]
 800acac:	015a      	lsls	r2, r3, #5
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	4413      	add	r3, r2
 800acb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	69ba      	ldr	r2, [r7, #24]
 800acba:	0151      	lsls	r1, r2, #5
 800acbc:	69fa      	ldr	r2, [r7, #28]
 800acbe:	440a      	add	r2, r1
 800acc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acc8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800acca:	e05f      	b.n	800ad8c <USB_HC_Halt+0x1ea>
            break;
 800accc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800acce:	e05d      	b.n	800ad8c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800acd0:	69bb      	ldr	r3, [r7, #24]
 800acd2:	015a      	lsls	r2, r3, #5
 800acd4:	69fb      	ldr	r3, [r7, #28]
 800acd6:	4413      	add	r3, r2
 800acd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	69ba      	ldr	r2, [r7, #24]
 800ace0:	0151      	lsls	r1, r2, #5
 800ace2:	69fa      	ldr	r2, [r7, #28]
 800ace4:	440a      	add	r2, r1
 800ace6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acee:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800acf6:	691b      	ldr	r3, [r3, #16]
 800acf8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d133      	bne.n	800ad68 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	015a      	lsls	r2, r3, #5
 800ad04:	69fb      	ldr	r3, [r7, #28]
 800ad06:	4413      	add	r3, r2
 800ad08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	69ba      	ldr	r2, [r7, #24]
 800ad10:	0151      	lsls	r1, r2, #5
 800ad12:	69fa      	ldr	r2, [r7, #28]
 800ad14:	440a      	add	r2, r1
 800ad16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad1e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	015a      	lsls	r2, r3, #5
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	4413      	add	r3, r2
 800ad28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	69ba      	ldr	r2, [r7, #24]
 800ad30:	0151      	lsls	r1, r2, #5
 800ad32:	69fa      	ldr	r2, [r7, #28]
 800ad34:	440a      	add	r2, r1
 800ad36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad3e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	3301      	adds	r3, #1
 800ad44:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad4c:	d81d      	bhi.n	800ad8a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ad4e:	69bb      	ldr	r3, [r7, #24]
 800ad50:	015a      	lsls	r2, r3, #5
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	4413      	add	r3, r2
 800ad56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad64:	d0ec      	beq.n	800ad40 <USB_HC_Halt+0x19e>
 800ad66:	e011      	b.n	800ad8c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	015a      	lsls	r2, r3, #5
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	4413      	add	r3, r2
 800ad70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	69ba      	ldr	r2, [r7, #24]
 800ad78:	0151      	lsls	r1, r2, #5
 800ad7a:	69fa      	ldr	r2, [r7, #28]
 800ad7c:	440a      	add	r2, r1
 800ad7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad86:	6013      	str	r3, [r2, #0]
 800ad88:	e000      	b.n	800ad8c <USB_HC_Halt+0x1ea>
          break;
 800ad8a:	bf00      	nop
    }
  }

  return HAL_OK;
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3724      	adds	r7, #36	; 0x24
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
	...

0800ad9c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b087      	sub	sp, #28
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	460b      	mov	r3, r1
 800ada6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800adac:	78fb      	ldrb	r3, [r7, #3]
 800adae:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800adb0:	2301      	movs	r3, #1
 800adb2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	04da      	lsls	r2, r3, #19
 800adb8:	4b15      	ldr	r3, [pc, #84]	; (800ae10 <USB_DoPing+0x74>)
 800adba:	4013      	ands	r3, r2
 800adbc:	693a      	ldr	r2, [r7, #16]
 800adbe:	0151      	lsls	r1, r2, #5
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	440a      	add	r2, r1
 800adc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800adcc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	015a      	lsls	r2, r3, #5
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	4413      	add	r3, r2
 800add6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ade4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800adec:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	015a      	lsls	r2, r3, #5
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adfa:	461a      	mov	r2, r3
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ae00:	2300      	movs	r3, #0
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	371c      	adds	r7, #28
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	1ff80000 	.word	0x1ff80000

0800ae14 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b088      	sub	sp, #32
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800ae24:	2300      	movs	r3, #0
 800ae26:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f7ff f911 	bl	800a050 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ae2e:	2110      	movs	r1, #16
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7ff f96b 	bl	800a10c <USB_FlushTxFifo>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d001      	beq.n	800ae40 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f7ff f997 	bl	800a174 <USB_FlushRxFifo>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d001      	beq.n	800ae50 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ae50:	2300      	movs	r3, #0
 800ae52:	61bb      	str	r3, [r7, #24]
 800ae54:	e01f      	b.n	800ae96 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae74:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae7c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	015a      	lsls	r2, r3, #5
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	4413      	add	r3, r2
 800ae86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ae90:	69bb      	ldr	r3, [r7, #24]
 800ae92:	3301      	adds	r3, #1
 800ae94:	61bb      	str	r3, [r7, #24]
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	2b0f      	cmp	r3, #15
 800ae9a:	d9dc      	bls.n	800ae56 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	61bb      	str	r3, [r7, #24]
 800aea0:	e034      	b.n	800af0c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	015a      	lsls	r2, r3, #5
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	4413      	add	r3, r2
 800aeaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aeb8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aec0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aec8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	015a      	lsls	r2, r3, #5
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	4413      	add	r3, r2
 800aed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aed6:	461a      	mov	r2, r3
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	3301      	adds	r3, #1
 800aee0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aee8:	d80c      	bhi.n	800af04 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	015a      	lsls	r2, r3, #5
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	4413      	add	r3, r2
 800aef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aefc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af00:	d0ec      	beq.n	800aedc <USB_StopHost+0xc8>
 800af02:	e000      	b.n	800af06 <USB_StopHost+0xf2>
        break;
 800af04:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	3301      	adds	r3, #1
 800af0a:	61bb      	str	r3, [r7, #24]
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	2b0f      	cmp	r3, #15
 800af10:	d9c7      	bls.n	800aea2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af18:	461a      	mov	r2, r3
 800af1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af1e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af26:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f7ff f880 	bl	800a02e <USB_EnableGlobalInt>

  return ret;
 800af2e:	7ffb      	ldrb	r3, [r7, #31]
}
 800af30:	4618      	mov	r0, r3
 800af32:	3720      	adds	r7, #32
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800af3c:	4904      	ldr	r1, [pc, #16]	; (800af50 <MX_FATFS_Init+0x18>)
 800af3e:	4805      	ldr	r0, [pc, #20]	; (800af54 <MX_FATFS_Init+0x1c>)
 800af40:	f005 fd0c 	bl	801095c <FATFS_LinkDriver>
 800af44:	4603      	mov	r3, r0
 800af46:	461a      	mov	r2, r3
 800af48:	4b03      	ldr	r3, [pc, #12]	; (800af58 <MX_FATFS_Init+0x20>)
 800af4a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800af4c:	bf00      	nop
 800af4e:	bd80      	pop	{r7, pc}
 800af50:	20003044 	.word	0x20003044
 800af54:	20000028 	.word	0x20000028
 800af58:	20003040 	.word	0x20003040

0800af5c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800af5c:	b480      	push	{r7}
 800af5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800af60:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800af62:	4618      	mov	r0, r3
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr

0800af6c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
 800af72:	4603      	mov	r3, r0
 800af74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
	Stat = (SD_SPI_Init()) ? STA_NOINIT : RES_OK;
 800af76:	f7f8 fedd 	bl	8003d34 <SD_SPI_Init>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	bf14      	ite	ne
 800af80:	2301      	movne	r3, #1
 800af82:	2300      	moveq	r3, #0
 800af84:	b2db      	uxtb	r3, r3
 800af86:	461a      	mov	r2, r3
 800af88:	4b04      	ldr	r3, [pc, #16]	; (800af9c <USER_initialize+0x30>)
 800af8a:	701a      	strb	r2, [r3, #0]
//	 HAL_UART_Transmit(&huart3,(uint8_t*)"USER_initialize\n\r",17,0x1000);
//
//	 SD_PowerOn();
//	 if(sd_ini()==0) {Stat &= ~STA_NOINIT;} 		//  STA_NOINIT
    return Stat;
 800af8c:	4b03      	ldr	r3, [pc, #12]	; (800af9c <USER_initialize+0x30>)
 800af8e:	781b      	ldrb	r3, [r3, #0]
 800af90:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800af92:	4618      	mov	r0, r3
 800af94:	3708      	adds	r7, #8
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop
 800af9c:	20000025 	.word	0x20000025

0800afa0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	4603      	mov	r3, r0
 800afa8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
	//HAL_UART_Transmit(&huart3,(uint8_t*)"USER_status\n\r",13,0x1000);
	if (pdrv) return STA_NOINIT;
 800afaa:	79fb      	ldrb	r3, [r7, #7]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d001      	beq.n	800afb4 <USER_status+0x14>
 800afb0:	2301      	movs	r3, #1
 800afb2:	e002      	b.n	800afba <USER_status+0x1a>
    return Stat;
 800afb4:	4b04      	ldr	r3, [pc, #16]	; (800afc8 <USER_status+0x28>)
 800afb6:	781b      	ldrb	r3, [r3, #0]
 800afb8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800afba:	4618      	mov	r0, r3
 800afbc:	370c      	adds	r7, #12
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr
 800afc6:	bf00      	nop
 800afc8:	20000025 	.word	0x20000025

0800afcc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60b9      	str	r1, [r7, #8]
 800afd4:	607a      	str	r2, [r7, #4]
 800afd6:	603b      	str	r3, [r7, #0]
 800afd8:	4603      	mov	r3, r0
 800afda:	73fb      	strb	r3, [r7, #15]
//
//	SPI_Release();
//
//	return count ? RES_ERROR : RES_OK;

	if (pdrv || ( ! count)) return RES_PARERR;
 800afdc:	7bfb      	ldrb	r3, [r7, #15]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d102      	bne.n	800afe8 <USER_read+0x1c>
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d101      	bne.n	800afec <USER_read+0x20>
 800afe8:	2304      	movs	r3, #4
 800afea:	e023      	b.n	800b034 <USER_read+0x68>
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800afec:	4b13      	ldr	r3, [pc, #76]	; (800b03c <USER_read+0x70>)
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	f003 0301 	and.w	r3, r3, #1
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d001      	beq.n	800affe <USER_read+0x32>
 800affa:	2303      	movs	r3, #3
 800affc:	e01a      	b.n	800b034 <USER_read+0x68>

			if ( ! (sdinfo.type & 4)) sector *= 512; /* Convert to byte address if needed */
 800affe:	4b10      	ldr	r3, [pc, #64]	; (800b040 <USER_read+0x74>)
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	b2db      	uxtb	r3, r3
 800b004:	f003 0304 	and.w	r3, r3, #4
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d102      	bne.n	800b012 <USER_read+0x46>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	025b      	lsls	r3, r3, #9
 800b010:	607b      	str	r3, [r7, #4]
			if (count == 1) /* Single block read */
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	2b01      	cmp	r3, #1
 800b016:	d105      	bne.n	800b024 <USER_read+0x58>
			{
				SD_SPI_Read_Block(buff, sector);
 800b018:	6879      	ldr	r1, [r7, #4]
 800b01a:	68b8      	ldr	r0, [r7, #8]
 800b01c:	f7f9 f838 	bl	8004090 <SD_SPI_Read_Block>
				count = 0;
 800b020:	2300      	movs	r3, #0
 800b022:	603b      	str	r3, [r7, #0]
			}
			else /* Multiple block read */
			{
			}
			SPI_Release();
 800b024:	f7f8 ff9e 	bl	8003f64 <SPI_Release>
			return count ? RES_ERROR : RES_OK;
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	bf14      	ite	ne
 800b02e:	2301      	movne	r3, #1
 800b030:	2300      	moveq	r3, #0
 800b032:	b2db      	uxtb	r3, r3

   // return RES_OK;
  /* USER CODE END READ */
}
 800b034:	4618      	mov	r0, r3
 800b036:	3710      	adds	r7, #16
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	20000025 	.word	0x20000025
 800b040:	20002cac 	.word	0x20002cac

0800b044 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b084      	sub	sp, #16
 800b048:	af00      	add	r7, sp, #0
 800b04a:	60b9      	str	r1, [r7, #8]
 800b04c:	607a      	str	r2, [r7, #4]
 800b04e:	603b      	str	r3, [r7, #0]
 800b050:	4603      	mov	r3, r0
 800b052:	73fb      	strb	r3, [r7, #15]
  /* USER CODE HERE */
//	HAL_UART_Transmit(&huart3,(uint8_t*)"USER_write\n\r",12,0x1000);
//	sprintf(str1,"sector: %lu\n\r",sector);
//	HAL_UART_Transmit(&huart3,(uint8_t*)str1,strlen(str1),0x1000);

	if (pdrv || !count) return RES_PARERR;
 800b054:	7bfb      	ldrb	r3, [r7, #15]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d102      	bne.n	800b060 <USER_write+0x1c>
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d101      	bne.n	800b064 <USER_write+0x20>
 800b060:	2304      	movs	r3, #4
 800b062:	e02c      	b.n	800b0be <USER_write+0x7a>
			if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b064:	4b18      	ldr	r3, [pc, #96]	; (800b0c8 <USER_write+0x84>)
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	f003 0301 	and.w	r3, r3, #1
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d001      	beq.n	800b076 <USER_write+0x32>
 800b072:	2303      	movs	r3, #3
 800b074:	e023      	b.n	800b0be <USER_write+0x7a>
			if (Stat & STA_PROTECT) return RES_WRPRT;
 800b076:	4b14      	ldr	r3, [pc, #80]	; (800b0c8 <USER_write+0x84>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	f003 0304 	and.w	r3, r3, #4
 800b080:	2b00      	cmp	r3, #0
 800b082:	d001      	beq.n	800b088 <USER_write+0x44>
 800b084:	2302      	movs	r3, #2
 800b086:	e01a      	b.n	800b0be <USER_write+0x7a>
			if (!(sdinfo.type & 4)) sector *= 512; /* Convert to byte address if needed */
 800b088:	4b10      	ldr	r3, [pc, #64]	; (800b0cc <USER_write+0x88>)
 800b08a:	781b      	ldrb	r3, [r3, #0]
 800b08c:	b2db      	uxtb	r3, r3
 800b08e:	f003 0304 	and.w	r3, r3, #4
 800b092:	2b00      	cmp	r3, #0
 800b094:	d102      	bne.n	800b09c <USER_write+0x58>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	025b      	lsls	r3, r3, #9
 800b09a:	607b      	str	r3, [r7, #4]
			if (count == 1) /* Single block read */
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d105      	bne.n	800b0ae <USER_write+0x6a>
			{
				SD_SPI_Write_Block((BYTE*)buff, sector);
 800b0a2:	6879      	ldr	r1, [r7, #4]
 800b0a4:	68b8      	ldr	r0, [r7, #8]
 800b0a6:	f7f9 f839 	bl	800411c <SD_SPI_Write_Block>
				count = 0;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	603b      	str	r3, [r7, #0]
			}
			else /* Multiple block read */
			{
			}
			SPI_Release();
 800b0ae:	f7f8 ff59 	bl	8003f64 <SPI_Release>
			return count ? RES_ERROR : RES_OK;
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	bf14      	ite	ne
 800b0b8:	2301      	movne	r3, #1
 800b0ba:	2300      	moveq	r3, #0
 800b0bc:	b2db      	uxtb	r3, r3

    //return RES_OK;
  /* USER CODE END WRITE */
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3710      	adds	r7, #16
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	20000025 	.word	0x20000025
 800b0cc:	20002cac 	.word	0x20002cac

0800b0d0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	603a      	str	r2, [r7, #0]
 800b0da:	71fb      	strb	r3, [r7, #7]
 800b0dc:	460b      	mov	r3, r1
 800b0de:	71bb      	strb	r3, [r7, #6]
//
//    SPI_Release();
//
//    return res;

	DRESULT vResult = RES_ERROR;
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	73fb      	strb	r3, [r7, #15]

		    if (pdrv) return RES_PARERR;
 800b0e4:	79fb      	ldrb	r3, [r7, #7]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d001      	beq.n	800b0ee <USER_ioctl+0x1e>
 800b0ea:	2304      	movs	r3, #4
 800b0ec:	e02b      	b.n	800b146 <USER_ioctl+0x76>
				if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b0ee:	4b18      	ldr	r3, [pc, #96]	; (800b150 <USER_ioctl+0x80>)
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	b2db      	uxtb	r3, r3
 800b0f4:	f003 0301 	and.w	r3, r3, #1
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d001      	beq.n	800b100 <USER_ioctl+0x30>
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e022      	b.n	800b146 <USER_ioctl+0x76>
				vResult = RES_ERROR;
 800b100:	2301      	movs	r3, #1
 800b102:	73fb      	strb	r3, [r7, #15]

				switch (cmd)
 800b104:	79bb      	ldrb	r3, [r7, #6]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d002      	beq.n	800b110 <USER_ioctl+0x40>
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	d00d      	beq.n	800b12a <USER_ioctl+0x5a>
 800b10e:	e013      	b.n	800b138 <USER_ioctl+0x68>
				{
					case CTRL_SYNC : /* Flush dirty buffer if present */
									SD_SELECT;
 800b110:	2200      	movs	r2, #0
 800b112:	2108      	movs	r1, #8
 800b114:	480f      	ldr	r0, [pc, #60]	; (800b154 <USER_ioctl+0x84>)
 800b116:	f7fa f92d 	bl	8005374 <HAL_GPIO_WritePin>
									if ( ! SD_SPI_WaitingForReadiness())
 800b11a:	f7f8 ff2a 	bl	8003f72 <SD_SPI_WaitingForReadiness>
 800b11e:	4603      	mov	r3, r0
 800b120:	2b00      	cmp	r3, #0
 800b122:	d10c      	bne.n	800b13e <USER_ioctl+0x6e>
									vResult = RES_OK;
 800b124:	2300      	movs	r3, #0
 800b126:	73fb      	strb	r3, [r7, #15]
										break;
 800b128:	e009      	b.n	800b13e <USER_ioctl+0x6e>

					case GET_SECTOR_SIZE : /* Get sectors on the disk (WORD) */
									*(WORD*)buff = 512;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b130:	801a      	strh	r2, [r3, #0]
									vResult = RES_OK;
 800b132:	2300      	movs	r3, #0
 800b134:	73fb      	strb	r3, [r7, #15]
										break;
 800b136:	e003      	b.n	800b140 <USER_ioctl+0x70>

					default:
						vResult = RES_PARERR;
 800b138:	2304      	movs	r3, #4
 800b13a:	73fb      	strb	r3, [r7, #15]
 800b13c:	e000      	b.n	800b140 <USER_ioctl+0x70>
										break;
 800b13e:	bf00      	nop
				}

				SPI_Release();
 800b140:	f7f8 ff10 	bl	8003f64 <SPI_Release>

				return vResult;
 800b144:	7bfb      	ldrb	r3, [r7, #15]
   // return res;
  /* USER CODE END IOCTL */
}
 800b146:	4618      	mov	r0, r3
 800b148:	3710      	adds	r7, #16
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	20000025 	.word	0x20000025
 800b154:	40020000 	.word	0x40020000

0800b158 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b158:	b590      	push	{r4, r7, lr}
 800b15a:	b089      	sub	sp, #36	; 0x24
 800b15c:	af04      	add	r7, sp, #16
 800b15e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800b160:	2301      	movs	r3, #1
 800b162:	2202      	movs	r2, #2
 800b164:	2102      	movs	r1, #2
 800b166:	6878      	ldr	r0, [r7, #4]
 800b168:	f000 fc66 	bl	800ba38 <USBH_FindInterface>
 800b16c:	4603      	mov	r3, r0
 800b16e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b170:	7bfb      	ldrb	r3, [r7, #15]
 800b172:	2bff      	cmp	r3, #255	; 0xff
 800b174:	d002      	beq.n	800b17c <USBH_CDC_InterfaceInit+0x24>
 800b176:	7bfb      	ldrb	r3, [r7, #15]
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d901      	bls.n	800b180 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b17c:	2302      	movs	r3, #2
 800b17e:	e13d      	b.n	800b3fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800b180:	7bfb      	ldrb	r3, [r7, #15]
 800b182:	4619      	mov	r1, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f000 fc3b 	bl	800ba00 <USBH_SelectInterface>
 800b18a:	4603      	mov	r3, r0
 800b18c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b18e:	7bbb      	ldrb	r3, [r7, #14]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d001      	beq.n	800b198 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800b194:	2302      	movs	r3, #2
 800b196:	e131      	b.n	800b3fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800b19e:	2050      	movs	r0, #80	; 0x50
 800b1a0:	f006 f82a 	bl	80111f8 <malloc>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1ae:	69db      	ldr	r3, [r3, #28]
 800b1b0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d101      	bne.n	800b1bc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800b1b8:	2302      	movs	r3, #2
 800b1ba:	e11f      	b.n	800b3fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800b1bc:	2250      	movs	r2, #80	; 0x50
 800b1be:	2100      	movs	r1, #0
 800b1c0:	68b8      	ldr	r0, [r7, #8]
 800b1c2:	f006 f829 	bl	8011218 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b1c6:	7bfb      	ldrb	r3, [r7, #15]
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	211a      	movs	r1, #26
 800b1cc:	fb01 f303 	mul.w	r3, r1, r3
 800b1d0:	4413      	add	r3, r2
 800b1d2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b1d6:	781b      	ldrb	r3, [r3, #0]
 800b1d8:	b25b      	sxtb	r3, r3
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	da15      	bge.n	800b20a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b1de:	7bfb      	ldrb	r3, [r7, #15]
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	211a      	movs	r1, #26
 800b1e4:	fb01 f303 	mul.w	r3, r1, r3
 800b1e8:	4413      	add	r3, r2
 800b1ea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b1ee:	781a      	ldrb	r2, [r3, #0]
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b1f4:	7bfb      	ldrb	r3, [r7, #15]
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	211a      	movs	r1, #26
 800b1fa:	fb01 f303 	mul.w	r3, r1, r3
 800b1fe:	4413      	add	r3, r2
 800b200:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b204:	881a      	ldrh	r2, [r3, #0]
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	785b      	ldrb	r3, [r3, #1]
 800b20e:	4619      	mov	r1, r3
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f001 ff2c 	bl	800d06e <USBH_AllocPipe>
 800b216:	4603      	mov	r3, r0
 800b218:	461a      	mov	r2, r3
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	7819      	ldrb	r1, [r3, #0]
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	7858      	ldrb	r0, [r3, #1]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b232:	68ba      	ldr	r2, [r7, #8]
 800b234:	8952      	ldrh	r2, [r2, #10]
 800b236:	9202      	str	r2, [sp, #8]
 800b238:	2203      	movs	r2, #3
 800b23a:	9201      	str	r2, [sp, #4]
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	4623      	mov	r3, r4
 800b240:	4602      	mov	r2, r0
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f001 fee4 	bl	800d010 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	781b      	ldrb	r3, [r3, #0]
 800b24c:	2200      	movs	r2, #0
 800b24e:	4619      	mov	r1, r3
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f005 ff23 	bl	801109c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800b256:	2300      	movs	r3, #0
 800b258:	2200      	movs	r2, #0
 800b25a:	210a      	movs	r1, #10
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f000 fbeb 	bl	800ba38 <USBH_FindInterface>
 800b262:	4603      	mov	r3, r0
 800b264:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b266:	7bfb      	ldrb	r3, [r7, #15]
 800b268:	2bff      	cmp	r3, #255	; 0xff
 800b26a:	d002      	beq.n	800b272 <USBH_CDC_InterfaceInit+0x11a>
 800b26c:	7bfb      	ldrb	r3, [r7, #15]
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d901      	bls.n	800b276 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b272:	2302      	movs	r3, #2
 800b274:	e0c2      	b.n	800b3fc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	211a      	movs	r1, #26
 800b27c:	fb01 f303 	mul.w	r3, r1, r3
 800b280:	4413      	add	r3, r2
 800b282:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	b25b      	sxtb	r3, r3
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	da16      	bge.n	800b2bc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b28e:	7bfb      	ldrb	r3, [r7, #15]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	211a      	movs	r1, #26
 800b294:	fb01 f303 	mul.w	r3, r1, r3
 800b298:	4413      	add	r3, r2
 800b29a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b29e:	781a      	ldrb	r2, [r3, #0]
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b2a4:	7bfb      	ldrb	r3, [r7, #15]
 800b2a6:	687a      	ldr	r2, [r7, #4]
 800b2a8:	211a      	movs	r1, #26
 800b2aa:	fb01 f303 	mul.w	r3, r1, r3
 800b2ae:	4413      	add	r3, r2
 800b2b0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b2b4:	881a      	ldrh	r2, [r3, #0]
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	835a      	strh	r2, [r3, #26]
 800b2ba:	e015      	b.n	800b2e8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b2bc:	7bfb      	ldrb	r3, [r7, #15]
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	211a      	movs	r1, #26
 800b2c2:	fb01 f303 	mul.w	r3, r1, r3
 800b2c6:	4413      	add	r3, r2
 800b2c8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b2cc:	781a      	ldrb	r2, [r3, #0]
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b2d2:	7bfb      	ldrb	r3, [r7, #15]
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	211a      	movs	r1, #26
 800b2d8:	fb01 f303 	mul.w	r3, r1, r3
 800b2dc:	4413      	add	r3, r2
 800b2de:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b2e2:	881a      	ldrh	r2, [r3, #0]
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b2e8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	211a      	movs	r1, #26
 800b2ee:	fb01 f303 	mul.w	r3, r1, r3
 800b2f2:	4413      	add	r3, r2
 800b2f4:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	b25b      	sxtb	r3, r3
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	da16      	bge.n	800b32e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b300:	7bfb      	ldrb	r3, [r7, #15]
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	211a      	movs	r1, #26
 800b306:	fb01 f303 	mul.w	r3, r1, r3
 800b30a:	4413      	add	r3, r2
 800b30c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b310:	781a      	ldrb	r2, [r3, #0]
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b316:	7bfb      	ldrb	r3, [r7, #15]
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	211a      	movs	r1, #26
 800b31c:	fb01 f303 	mul.w	r3, r1, r3
 800b320:	4413      	add	r3, r2
 800b322:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b326:	881a      	ldrh	r2, [r3, #0]
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	835a      	strh	r2, [r3, #26]
 800b32c:	e015      	b.n	800b35a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b32e:	7bfb      	ldrb	r3, [r7, #15]
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	211a      	movs	r1, #26
 800b334:	fb01 f303 	mul.w	r3, r1, r3
 800b338:	4413      	add	r3, r2
 800b33a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b33e:	781a      	ldrb	r2, [r3, #0]
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b344:	7bfb      	ldrb	r3, [r7, #15]
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	211a      	movs	r1, #26
 800b34a:	fb01 f303 	mul.w	r3, r1, r3
 800b34e:	4413      	add	r3, r2
 800b350:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b354:	881a      	ldrh	r2, [r3, #0]
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	7b9b      	ldrb	r3, [r3, #14]
 800b35e:	4619      	mov	r1, r3
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f001 fe84 	bl	800d06e <USBH_AllocPipe>
 800b366:	4603      	mov	r3, r0
 800b368:	461a      	mov	r2, r3
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	7bdb      	ldrb	r3, [r3, #15]
 800b372:	4619      	mov	r1, r3
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f001 fe7a 	bl	800d06e <USBH_AllocPipe>
 800b37a:	4603      	mov	r3, r0
 800b37c:	461a      	mov	r2, r3
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	7b59      	ldrb	r1, [r3, #13]
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	7b98      	ldrb	r0, [r3, #14]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	8b12      	ldrh	r2, [r2, #24]
 800b39a:	9202      	str	r2, [sp, #8]
 800b39c:	2202      	movs	r2, #2
 800b39e:	9201      	str	r2, [sp, #4]
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	4623      	mov	r3, r4
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f001 fe32 	bl	800d010 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	7b19      	ldrb	r1, [r3, #12]
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	7bd8      	ldrb	r0, [r3, #15]
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b3c0:	68ba      	ldr	r2, [r7, #8]
 800b3c2:	8b52      	ldrh	r2, [r2, #26]
 800b3c4:	9202      	str	r2, [sp, #8]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	9201      	str	r2, [sp, #4]
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	4623      	mov	r3, r4
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f001 fe1d 	bl	800d010 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	7b5b      	ldrb	r3, [r3, #13]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f005 fe58 	bl	801109c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	7b1b      	ldrb	r3, [r3, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f005 fe51 	bl	801109c <USBH_LL_SetToggle>

  return USBH_OK;
 800b3fa:	2300      	movs	r3, #0
}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3714      	adds	r7, #20
 800b400:	46bd      	mov	sp, r7
 800b402:	bd90      	pop	{r4, r7, pc}

0800b404 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b412:	69db      	ldr	r3, [r3, #28]
 800b414:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d00e      	beq.n	800b43c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	4619      	mov	r1, r3
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f001 fe12 	bl	800d04e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	4619      	mov	r1, r3
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f001 fe3d 	bl	800d0b0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2200      	movs	r2, #0
 800b43a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	7b1b      	ldrb	r3, [r3, #12]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d00e      	beq.n	800b462 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	7b1b      	ldrb	r3, [r3, #12]
 800b448:	4619      	mov	r1, r3
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f001 fdff 	bl	800d04e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	7b1b      	ldrb	r3, [r3, #12]
 800b454:	4619      	mov	r1, r3
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f001 fe2a 	bl	800d0b0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2200      	movs	r2, #0
 800b460:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	7b5b      	ldrb	r3, [r3, #13]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00e      	beq.n	800b488 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	7b5b      	ldrb	r3, [r3, #13]
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f001 fdec 	bl	800d04e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	7b5b      	ldrb	r3, [r3, #13]
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f001 fe17 	bl	800d0b0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	2200      	movs	r2, #0
 800b486:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b48e:	69db      	ldr	r3, [r3, #28]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00b      	beq.n	800b4ac <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b49a:	69db      	ldr	r3, [r3, #28]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f005 feb3 	bl	8011208 <free>
    phost->pActiveClass->pData = 0U;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b4ac:	2300      	movs	r3, #0
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b4b6:	b580      	push	{r7, lr}
 800b4b8:	b084      	sub	sp, #16
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4c4:	69db      	ldr	r3, [r3, #28]
 800b4c6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	3340      	adds	r3, #64	; 0x40
 800b4cc:	4619      	mov	r1, r3
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	f000 f8b1 	bl	800b636 <GetLineCoding>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b4d8:	7afb      	ldrb	r3, [r7, #11]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d105      	bne.n	800b4ea <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b4e4:	2102      	movs	r1, #2
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b4ea:	7afb      	ldrb	r3, [r7, #11]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3710      	adds	r7, #16
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b084      	sub	sp, #16
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b500:	2300      	movs	r3, #0
 800b502:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b50a:	69db      	ldr	r3, [r3, #28]
 800b50c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b514:	2b04      	cmp	r3, #4
 800b516:	d877      	bhi.n	800b608 <USBH_CDC_Process+0x114>
 800b518:	a201      	add	r2, pc, #4	; (adr r2, 800b520 <USBH_CDC_Process+0x2c>)
 800b51a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b51e:	bf00      	nop
 800b520:	0800b535 	.word	0x0800b535
 800b524:	0800b53b 	.word	0x0800b53b
 800b528:	0800b56b 	.word	0x0800b56b
 800b52c:	0800b5df 	.word	0x0800b5df
 800b530:	0800b5ed 	.word	0x0800b5ed
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b534:	2300      	movs	r3, #0
 800b536:	73fb      	strb	r3, [r7, #15]
      break;
 800b538:	e06d      	b.n	800b616 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b53e:	4619      	mov	r1, r3
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f000 f897 	bl	800b674 <SetLineCoding>
 800b546:	4603      	mov	r3, r0
 800b548:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b54a:	7bbb      	ldrb	r3, [r7, #14]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d104      	bne.n	800b55a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	2202      	movs	r2, #2
 800b554:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b558:	e058      	b.n	800b60c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b55a:	7bbb      	ldrb	r3, [r7, #14]
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d055      	beq.n	800b60c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	2204      	movs	r2, #4
 800b564:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b568:	e050      	b.n	800b60c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	3340      	adds	r3, #64	; 0x40
 800b56e:	4619      	mov	r1, r3
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 f860 	bl	800b636 <GetLineCoding>
 800b576:	4603      	mov	r3, r0
 800b578:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b57a:	7bbb      	ldrb	r3, [r7, #14]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d126      	bne.n	800b5ce <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	2200      	movs	r2, #0
 800b584:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b592:	791b      	ldrb	r3, [r3, #4]
 800b594:	429a      	cmp	r2, r3
 800b596:	d13b      	bne.n	800b610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5a2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d133      	bne.n	800b610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5b2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d12b      	bne.n	800b610 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5c0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b5c2:	429a      	cmp	r2, r3
 800b5c4:	d124      	bne.n	800b610 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 f958 	bl	800b87c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b5cc:	e020      	b.n	800b610 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b5ce:	7bbb      	ldrb	r3, [r7, #14]
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d01d      	beq.n	800b610 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	2204      	movs	r2, #4
 800b5d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b5dc:	e018      	b.n	800b610 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 f867 	bl	800b6b2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f000 f8da 	bl	800b79e <CDC_ProcessReception>
      break;
 800b5ea:	e014      	b.n	800b616 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b5ec:	2100      	movs	r1, #0
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 ffef 	bl	800c5d2 <USBH_ClrFeature>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b5f8:	7bbb      	ldrb	r3, [r7, #14]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d10a      	bne.n	800b614 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800b606:	e005      	b.n	800b614 <USBH_CDC_Process+0x120>

    default:
      break;
 800b608:	bf00      	nop
 800b60a:	e004      	b.n	800b616 <USBH_CDC_Process+0x122>
      break;
 800b60c:	bf00      	nop
 800b60e:	e002      	b.n	800b616 <USBH_CDC_Process+0x122>
      break;
 800b610:	bf00      	nop
 800b612:	e000      	b.n	800b616 <USBH_CDC_Process+0x122>
      break;
 800b614:	bf00      	nop

  }

  return status;
 800b616:	7bfb      	ldrb	r3, [r7, #15]
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3710      	adds	r7, #16
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b620:	b480      	push	{r7}
 800b622:	b083      	sub	sp, #12
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b628:	2300      	movs	r3, #0
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	370c      	adds	r7, #12
 800b62e:	46bd      	mov	sp, r7
 800b630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b634:	4770      	bx	lr

0800b636 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b636:	b580      	push	{r7, lr}
 800b638:	b082      	sub	sp, #8
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	22a1      	movs	r2, #161	; 0xa1
 800b644:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2221      	movs	r2, #33	; 0x21
 800b64a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2200      	movs	r2, #0
 800b650:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2200      	movs	r2, #0
 800b656:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2207      	movs	r2, #7
 800b65c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2207      	movs	r2, #7
 800b662:	4619      	mov	r1, r3
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f001 fa81 	bl	800cb6c <USBH_CtlReq>
 800b66a:	4603      	mov	r3, r0
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3708      	adds	r7, #8
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}

0800b674 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2221      	movs	r2, #33	; 0x21
 800b682:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2220      	movs	r2, #32
 800b688:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2200      	movs	r2, #0
 800b68e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2207      	movs	r2, #7
 800b69a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	2207      	movs	r2, #7
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f001 fa62 	bl	800cb6c <USBH_CtlReq>
 800b6a8:	4603      	mov	r3, r0
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3708      	adds	r7, #8
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b086      	sub	sp, #24
 800b6b6:	af02      	add	r7, sp, #8
 800b6b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6c0:	69db      	ldr	r3, [r3, #28]
 800b6c2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	d002      	beq.n	800b6d8 <CDC_ProcessTransmission+0x26>
 800b6d2:	2b02      	cmp	r3, #2
 800b6d4:	d023      	beq.n	800b71e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b6d6:	e05e      	b.n	800b796 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	8b12      	ldrh	r2, [r2, #24]
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d90b      	bls.n	800b6fc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	69d9      	ldr	r1, [r3, #28]
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	8b1a      	ldrh	r2, [r3, #24]
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	7b5b      	ldrb	r3, [r3, #13]
 800b6f0:	2001      	movs	r0, #1
 800b6f2:	9000      	str	r0, [sp, #0]
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f001 fc48 	bl	800cf8a <USBH_BulkSendData>
 800b6fa:	e00b      	b.n	800b714 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800b704:	b29a      	uxth	r2, r3
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	7b5b      	ldrb	r3, [r3, #13]
 800b70a:	2001      	movs	r0, #1
 800b70c:	9000      	str	r0, [sp, #0]
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f001 fc3b 	bl	800cf8a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2202      	movs	r2, #2
 800b718:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b71c:	e03b      	b.n	800b796 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	7b5b      	ldrb	r3, [r3, #13]
 800b722:	4619      	mov	r1, r3
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f005 fc8f 	bl	8011048 <USBH_LL_GetURBState>
 800b72a:	4603      	mov	r3, r0
 800b72c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b72e:	7afb      	ldrb	r3, [r7, #11]
 800b730:	2b01      	cmp	r3, #1
 800b732:	d128      	bne.n	800b786 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b738:	68fa      	ldr	r2, [r7, #12]
 800b73a:	8b12      	ldrh	r2, [r2, #24]
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d90e      	bls.n	800b75e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	8b12      	ldrh	r2, [r2, #24]
 800b748:	1a9a      	subs	r2, r3, r2
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	69db      	ldr	r3, [r3, #28]
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	8b12      	ldrh	r2, [r2, #24]
 800b756:	441a      	add	r2, r3
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	61da      	str	r2, [r3, #28]
 800b75c:	e002      	b.n	800b764 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2200      	movs	r2, #0
 800b762:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d004      	beq.n	800b776 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	2201      	movs	r2, #1
 800b770:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b774:	e00e      	b.n	800b794 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2200      	movs	r2, #0
 800b77a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f000 f868 	bl	800b854 <USBH_CDC_TransmitCallback>
      break;
 800b784:	e006      	b.n	800b794 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b786:	7afb      	ldrb	r3, [r7, #11]
 800b788:	2b02      	cmp	r3, #2
 800b78a:	d103      	bne.n	800b794 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2201      	movs	r2, #1
 800b790:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b794:	bf00      	nop
  }
}
 800b796:	bf00      	nop
 800b798:	3710      	adds	r7, #16
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}

0800b79e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b79e:	b580      	push	{r7, lr}
 800b7a0:	b086      	sub	sp, #24
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b7ac:	69db      	ldr	r3, [r3, #28]
 800b7ae:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d002      	beq.n	800b7c4 <CDC_ProcessReception+0x26>
 800b7be:	2b04      	cmp	r3, #4
 800b7c0:	d00e      	beq.n	800b7e0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800b7c2:	e043      	b.n	800b84c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	6a19      	ldr	r1, [r3, #32]
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	8b5a      	ldrh	r2, [r3, #26]
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	7b1b      	ldrb	r3, [r3, #12]
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f001 fbff 	bl	800cfd4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	2204      	movs	r2, #4
 800b7da:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b7de:	e035      	b.n	800b84c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	7b1b      	ldrb	r3, [r3, #12]
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f005 fc2e 	bl	8011048 <USBH_LL_GetURBState>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b7f0:	7cfb      	ldrb	r3, [r7, #19]
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d129      	bne.n	800b84a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	7b1b      	ldrb	r3, [r3, #12]
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f005 fb91 	bl	8010f24 <USBH_LL_GetLastXferSize>
 800b802:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b808:	68fa      	ldr	r2, [r7, #12]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d016      	beq.n	800b83c <CDC_ProcessReception+0x9e>
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	8b5b      	ldrh	r3, [r3, #26]
 800b812:	461a      	mov	r2, r3
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	4293      	cmp	r3, r2
 800b818:	d910      	bls.n	800b83c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	1ad2      	subs	r2, r2, r3
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	6a1a      	ldr	r2, [r3, #32]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	441a      	add	r2, r3
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	2203      	movs	r2, #3
 800b836:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b83a:	e006      	b.n	800b84a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	2200      	movs	r2, #0
 800b840:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f000 f80f 	bl	800b868 <USBH_CDC_ReceiveCallback>
      break;
 800b84a:	bf00      	nop
  }
}
 800b84c:	bf00      	nop
 800b84e:	3718      	adds	r7, #24
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b854:	b480      	push	{r7}
 800b856:	b083      	sub	sp, #12
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b85c:	bf00      	nop
 800b85e:	370c      	adds	r7, #12
 800b860:	46bd      	mov	sp, r7
 800b862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b866:	4770      	bx	lr

0800b868 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b868:	b480      	push	{r7}
 800b86a:	b083      	sub	sp, #12
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b870:	bf00      	nop
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b884:	bf00      	nop
 800b886:	370c      	adds	r7, #12
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr

0800b890 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	60f8      	str	r0, [r7, #12]
 800b898:	60b9      	str	r1, [r7, #8]
 800b89a:	4613      	mov	r3, r2
 800b89c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d101      	bne.n	800b8a8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b8a4:	2302      	movs	r3, #2
 800b8a6:	e029      	b.n	800b8fc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	79fa      	ldrb	r2, [r7, #7]
 800b8ac:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b8c0:	68f8      	ldr	r0, [r7, #12]
 800b8c2:	f000 f81f 	bl	800b904 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d003      	beq.n	800b8f4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	68ba      	ldr	r2, [r7, #8]
 800b8f0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b8f4:	68f8      	ldr	r0, [r7, #12]
 800b8f6:	f005 fa61 	bl	8010dbc <USBH_LL_Init>

  return USBH_OK;
 800b8fa:	2300      	movs	r3, #0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3710      	adds	r7, #16
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b904:	b480      	push	{r7}
 800b906:	b085      	sub	sp, #20
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b90c:	2300      	movs	r3, #0
 800b90e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b910:	2300      	movs	r3, #0
 800b912:	60fb      	str	r3, [r7, #12]
 800b914:	e009      	b.n	800b92a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	33e0      	adds	r3, #224	; 0xe0
 800b91c:	009b      	lsls	r3, r3, #2
 800b91e:	4413      	add	r3, r2
 800b920:	2200      	movs	r2, #0
 800b922:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	3301      	adds	r3, #1
 800b928:	60fb      	str	r3, [r7, #12]
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2b0f      	cmp	r3, #15
 800b92e:	d9f2      	bls.n	800b916 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b930:	2300      	movs	r3, #0
 800b932:	60fb      	str	r3, [r7, #12]
 800b934:	e009      	b.n	800b94a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b940:	2200      	movs	r2, #0
 800b942:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	3301      	adds	r3, #1
 800b948:	60fb      	str	r3, [r7, #12]
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b950:	d3f1      	bcc.n	800b936 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2200      	movs	r2, #0
 800b956:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2200      	movs	r2, #0
 800b95c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2201      	movs	r2, #1
 800b962:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2201      	movs	r2, #1
 800b970:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2240      	movs	r2, #64	; 0x40
 800b976:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2200      	movs	r2, #0
 800b982:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2201      	movs	r2, #1
 800b98a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b99e:	2300      	movs	r3, #0
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3714      	adds	r7, #20
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr

0800b9ac <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b085      	sub	sp, #20
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d016      	beq.n	800b9ee <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10e      	bne.n	800b9e8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b9d0:	1c59      	adds	r1, r3, #1
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b9d8:	687a      	ldr	r2, [r7, #4]
 800b9da:	33de      	adds	r3, #222	; 0xde
 800b9dc:	6839      	ldr	r1, [r7, #0]
 800b9de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	73fb      	strb	r3, [r7, #15]
 800b9e6:	e004      	b.n	800b9f2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	73fb      	strb	r3, [r7, #15]
 800b9ec:	e001      	b.n	800b9f2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b9ee:	2302      	movs	r3, #2
 800b9f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	3714      	adds	r7, #20
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b085      	sub	sp, #20
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	460b      	mov	r3, r1
 800ba0a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800ba16:	78fa      	ldrb	r2, [r7, #3]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d204      	bcs.n	800ba26 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	78fa      	ldrb	r2, [r7, #3]
 800ba20:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800ba24:	e001      	b.n	800ba2a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ba26:	2302      	movs	r3, #2
 800ba28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3714      	adds	r7, #20
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b087      	sub	sp, #28
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	4608      	mov	r0, r1
 800ba42:	4611      	mov	r1, r2
 800ba44:	461a      	mov	r2, r3
 800ba46:	4603      	mov	r3, r0
 800ba48:	70fb      	strb	r3, [r7, #3]
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	70bb      	strb	r3, [r7, #2]
 800ba4e:	4613      	mov	r3, r2
 800ba50:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ba52:	2300      	movs	r3, #0
 800ba54:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ba56:	2300      	movs	r3, #0
 800ba58:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ba60:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ba62:	e025      	b.n	800bab0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ba64:	7dfb      	ldrb	r3, [r7, #23]
 800ba66:	221a      	movs	r2, #26
 800ba68:	fb02 f303 	mul.w	r3, r2, r3
 800ba6c:	3308      	adds	r3, #8
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	4413      	add	r3, r2
 800ba72:	3302      	adds	r3, #2
 800ba74:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ba76:	693b      	ldr	r3, [r7, #16]
 800ba78:	795b      	ldrb	r3, [r3, #5]
 800ba7a:	78fa      	ldrb	r2, [r7, #3]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d002      	beq.n	800ba86 <USBH_FindInterface+0x4e>
 800ba80:	78fb      	ldrb	r3, [r7, #3]
 800ba82:	2bff      	cmp	r3, #255	; 0xff
 800ba84:	d111      	bne.n	800baaa <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ba8a:	78ba      	ldrb	r2, [r7, #2]
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d002      	beq.n	800ba96 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ba90:	78bb      	ldrb	r3, [r7, #2]
 800ba92:	2bff      	cmp	r3, #255	; 0xff
 800ba94:	d109      	bne.n	800baaa <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ba9a:	787a      	ldrb	r2, [r7, #1]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d002      	beq.n	800baa6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800baa0:	787b      	ldrb	r3, [r7, #1]
 800baa2:	2bff      	cmp	r3, #255	; 0xff
 800baa4:	d101      	bne.n	800baaa <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800baa6:	7dfb      	ldrb	r3, [r7, #23]
 800baa8:	e006      	b.n	800bab8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800baaa:	7dfb      	ldrb	r3, [r7, #23]
 800baac:	3301      	adds	r3, #1
 800baae:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bab0:	7dfb      	ldrb	r3, [r7, #23]
 800bab2:	2b01      	cmp	r3, #1
 800bab4:	d9d6      	bls.n	800ba64 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bab6:	23ff      	movs	r3, #255	; 0xff
}
 800bab8:	4618      	mov	r0, r3
 800baba:	371c      	adds	r7, #28
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f005 f9b1 	bl	8010e34 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800bad2:	2101      	movs	r1, #1
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f005 faca 	bl	801106e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bada:	2300      	movs	r3, #0
}
 800badc:	4618      	mov	r0, r3
 800bade:	3708      	adds	r7, #8
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}

0800bae4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b088      	sub	sp, #32
 800bae8:	af04      	add	r7, sp, #16
 800baea:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800baec:	2302      	movs	r3, #2
 800baee:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800baf0:	2300      	movs	r3, #0
 800baf2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d102      	bne.n	800bb06 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2203      	movs	r2, #3
 800bb04:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	781b      	ldrb	r3, [r3, #0]
 800bb0a:	b2db      	uxtb	r3, r3
 800bb0c:	2b0b      	cmp	r3, #11
 800bb0e:	f200 81be 	bhi.w	800be8e <USBH_Process+0x3aa>
 800bb12:	a201      	add	r2, pc, #4	; (adr r2, 800bb18 <USBH_Process+0x34>)
 800bb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb18:	0800bb49 	.word	0x0800bb49
 800bb1c:	0800bb7b 	.word	0x0800bb7b
 800bb20:	0800bbe3 	.word	0x0800bbe3
 800bb24:	0800be29 	.word	0x0800be29
 800bb28:	0800be8f 	.word	0x0800be8f
 800bb2c:	0800bc87 	.word	0x0800bc87
 800bb30:	0800bdcf 	.word	0x0800bdcf
 800bb34:	0800bcbd 	.word	0x0800bcbd
 800bb38:	0800bcdd 	.word	0x0800bcdd
 800bb3c:	0800bcfd 	.word	0x0800bcfd
 800bb40:	0800bd41 	.word	0x0800bd41
 800bb44:	0800be11 	.word	0x0800be11
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f000 819e 	beq.w	800be92 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2201      	movs	r2, #1
 800bb5a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800bb5c:	20c8      	movs	r0, #200	; 0xc8
 800bb5e:	f005 facd 	bl	80110fc <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800bb62:	6878      	ldr	r0, [r7, #4]
 800bb64:	f005 f9c3 	bl	8010eee <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bb78:	e18b      	b.n	800be92 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800bb80:	2b01      	cmp	r3, #1
 800bb82:	d107      	bne.n	800bb94 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2202      	movs	r2, #2
 800bb90:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bb92:	e18d      	b.n	800beb0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bb9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bb9e:	d914      	bls.n	800bbca <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800bba6:	3301      	adds	r3, #1
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800bbb6:	2b03      	cmp	r3, #3
 800bbb8:	d903      	bls.n	800bbc2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	220d      	movs	r2, #13
 800bbbe:	701a      	strb	r2, [r3, #0]
      break;
 800bbc0:	e176      	b.n	800beb0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	701a      	strb	r2, [r3, #0]
      break;
 800bbc8:	e172      	b.n	800beb0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bbd0:	f103 020a 	add.w	r2, r3, #10
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800bbda:	200a      	movs	r0, #10
 800bbdc:	f005 fa8e 	bl	80110fc <USBH_Delay>
      break;
 800bbe0:	e166      	b.n	800beb0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d005      	beq.n	800bbf8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bbf2:	2104      	movs	r1, #4
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800bbf8:	2064      	movs	r0, #100	; 0x64
 800bbfa:	f005 fa7f 	bl	80110fc <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f005 f94e 	bl	8010ea0 <USBH_LL_GetSpeed>
 800bc04:	4603      	mov	r3, r0
 800bc06:	461a      	mov	r2, r3
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2205      	movs	r2, #5
 800bc12:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800bc14:	2100      	movs	r1, #0
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f001 fa29 	bl	800d06e <USBH_AllocPipe>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	461a      	mov	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800bc24:	2180      	movs	r1, #128	; 0x80
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f001 fa21 	bl	800d06e <USBH_AllocPipe>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	461a      	mov	r2, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	7919      	ldrb	r1, [r3, #4]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bc48:	b292      	uxth	r2, r2
 800bc4a:	9202      	str	r2, [sp, #8]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	9201      	str	r2, [sp, #4]
 800bc50:	9300      	str	r3, [sp, #0]
 800bc52:	4603      	mov	r3, r0
 800bc54:	2280      	movs	r2, #128	; 0x80
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f001 f9da 	bl	800d010 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	7959      	ldrb	r1, [r3, #5]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800bc70:	b292      	uxth	r2, r2
 800bc72:	9202      	str	r2, [sp, #8]
 800bc74:	2200      	movs	r2, #0
 800bc76:	9201      	str	r2, [sp, #4]
 800bc78:	9300      	str	r3, [sp, #0]
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f001 f9c6 	bl	800d010 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bc84:	e114      	b.n	800beb0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f000 f918 	bl	800bebc <USBH_HandleEnum>
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800bc90:	7bbb      	ldrb	r3, [r7, #14]
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	f040 80fe 	bne.w	800be96 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	d103      	bne.n	800bcb4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2208      	movs	r2, #8
 800bcb0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bcb2:	e0f0      	b.n	800be96 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2207      	movs	r2, #7
 800bcb8:	701a      	strb	r2, [r3, #0]
      break;
 800bcba:	e0ec      	b.n	800be96 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	f000 80e9 	beq.w	800be9a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bcce:	2101      	movs	r1, #1
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2208      	movs	r2, #8
 800bcd8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800bcda:	e0de      	b.n	800be9a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	4619      	mov	r1, r3
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f000 fc2c 	bl	800c544 <USBH_SetCfg>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	f040 80d5 	bne.w	800be9e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2209      	movs	r2, #9
 800bcf8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bcfa:	e0d0      	b.n	800be9e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800bd02:	f003 0320 	and.w	r3, r3, #32
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d016      	beq.n	800bd38 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800bd0a:	2101      	movs	r1, #1
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f000 fc3c 	bl	800c58a <USBH_SetFeature>
 800bd12:	4603      	mov	r3, r0
 800bd14:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bd16:	7bbb      	ldrb	r3, [r7, #14]
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d103      	bne.n	800bd26 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	220a      	movs	r2, #10
 800bd22:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bd24:	e0bd      	b.n	800bea2 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800bd26:	7bbb      	ldrb	r3, [r7, #14]
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	f040 80b9 	bne.w	800bea2 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	220a      	movs	r2, #10
 800bd34:	701a      	strb	r2, [r3, #0]
      break;
 800bd36:	e0b4      	b.n	800bea2 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	220a      	movs	r2, #10
 800bd3c:	701a      	strb	r2, [r3, #0]
      break;
 800bd3e:	e0b0      	b.n	800bea2 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f000 80ad 	beq.w	800bea6 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bd54:	2300      	movs	r3, #0
 800bd56:	73fb      	strb	r3, [r7, #15]
 800bd58:	e016      	b.n	800bd88 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800bd5a:	7bfa      	ldrb	r2, [r7, #15]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	32de      	adds	r2, #222	; 0xde
 800bd60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd64:	791a      	ldrb	r2, [r3, #4]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d108      	bne.n	800bd82 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800bd70:	7bfa      	ldrb	r2, [r7, #15]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	32de      	adds	r2, #222	; 0xde
 800bd76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800bd80:	e005      	b.n	800bd8e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bd82:	7bfb      	ldrb	r3, [r7, #15]
 800bd84:	3301      	adds	r3, #1
 800bd86:	73fb      	strb	r3, [r7, #15]
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d0e5      	beq.n	800bd5a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d016      	beq.n	800bdc6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd9e:	689b      	ldr	r3, [r3, #8]
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	4798      	blx	r3
 800bda4:	4603      	mov	r3, r0
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d109      	bne.n	800bdbe <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2206      	movs	r2, #6
 800bdae:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bdb6:	2103      	movs	r1, #3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bdbc:	e073      	b.n	800bea6 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	220d      	movs	r2, #13
 800bdc2:	701a      	strb	r2, [r3, #0]
      break;
 800bdc4:	e06f      	b.n	800bea6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	220d      	movs	r2, #13
 800bdca:	701a      	strb	r2, [r3, #0]
      break;
 800bdcc:	e06b      	b.n	800bea6 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d017      	beq.n	800be08 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bdde:	691b      	ldr	r3, [r3, #16]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	4798      	blx	r3
 800bde4:	4603      	mov	r3, r0
 800bde6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bde8:	7bbb      	ldrb	r3, [r7, #14]
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d103      	bne.n	800bdf8 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	220b      	movs	r2, #11
 800bdf4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bdf6:	e058      	b.n	800beaa <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800bdf8:	7bbb      	ldrb	r3, [r7, #14]
 800bdfa:	b2db      	uxtb	r3, r3
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	d154      	bne.n	800beaa <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	220d      	movs	r2, #13
 800be04:	701a      	strb	r2, [r3, #0]
      break;
 800be06:	e050      	b.n	800beaa <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	220d      	movs	r2, #13
 800be0c:	701a      	strb	r2, [r3, #0]
      break;
 800be0e:	e04c      	b.n	800beaa <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be16:	2b00      	cmp	r3, #0
 800be18:	d049      	beq.n	800beae <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be20:	695b      	ldr	r3, [r3, #20]
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	4798      	blx	r3
      }
      break;
 800be26:	e042      	b.n	800beae <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7ff fd67 	bl	800b904 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d009      	beq.n	800be54 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be46:	68db      	ldr	r3, [r3, #12]
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	2200      	movs	r2, #0
 800be50:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d005      	beq.n	800be6a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800be64:	2105      	movs	r1, #5
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800be70:	b2db      	uxtb	r3, r3
 800be72:	2b01      	cmp	r3, #1
 800be74:	d107      	bne.n	800be86 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2200      	movs	r2, #0
 800be7a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f7ff fe20 	bl	800bac4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800be84:	e014      	b.n	800beb0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f004 ffd4 	bl	8010e34 <USBH_LL_Start>
      break;
 800be8c:	e010      	b.n	800beb0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800be8e:	bf00      	nop
 800be90:	e00e      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800be92:	bf00      	nop
 800be94:	e00c      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800be96:	bf00      	nop
 800be98:	e00a      	b.n	800beb0 <USBH_Process+0x3cc>
    break;
 800be9a:	bf00      	nop
 800be9c:	e008      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800be9e:	bf00      	nop
 800bea0:	e006      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800bea2:	bf00      	nop
 800bea4:	e004      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800bea6:	bf00      	nop
 800bea8:	e002      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800beaa:	bf00      	nop
 800beac:	e000      	b.n	800beb0 <USBH_Process+0x3cc>
      break;
 800beae:	bf00      	nop
  }
  return USBH_OK;
 800beb0:	2300      	movs	r3, #0
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3710      	adds	r7, #16
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop

0800bebc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b088      	sub	sp, #32
 800bec0:	af04      	add	r7, sp, #16
 800bec2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bec4:	2301      	movs	r3, #1
 800bec6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bec8:	2301      	movs	r3, #1
 800beca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	785b      	ldrb	r3, [r3, #1]
 800bed0:	2b07      	cmp	r3, #7
 800bed2:	f200 81c1 	bhi.w	800c258 <USBH_HandleEnum+0x39c>
 800bed6:	a201      	add	r2, pc, #4	; (adr r2, 800bedc <USBH_HandleEnum+0x20>)
 800bed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bedc:	0800befd 	.word	0x0800befd
 800bee0:	0800bfbb 	.word	0x0800bfbb
 800bee4:	0800c025 	.word	0x0800c025
 800bee8:	0800c0b3 	.word	0x0800c0b3
 800beec:	0800c11d 	.word	0x0800c11d
 800bef0:	0800c18d 	.word	0x0800c18d
 800bef4:	0800c1d3 	.word	0x0800c1d3
 800bef8:	0800c219 	.word	0x0800c219
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800befc:	2108      	movs	r1, #8
 800befe:	6878      	ldr	r0, [r7, #4]
 800bf00:	f000 fa50 	bl	800c3a4 <USBH_Get_DevDesc>
 800bf04:	4603      	mov	r3, r0
 800bf06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bf08:	7bbb      	ldrb	r3, [r7, #14]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d130      	bne.n	800bf70 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	7919      	ldrb	r1, [r3, #4]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bf32:	b292      	uxth	r2, r2
 800bf34:	9202      	str	r2, [sp, #8]
 800bf36:	2200      	movs	r2, #0
 800bf38:	9201      	str	r2, [sp, #4]
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	2280      	movs	r2, #128	; 0x80
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f001 f865 	bl	800d010 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	7959      	ldrb	r1, [r3, #5]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bf5a:	b292      	uxth	r2, r2
 800bf5c:	9202      	str	r2, [sp, #8]
 800bf5e:	2200      	movs	r2, #0
 800bf60:	9201      	str	r2, [sp, #4]
 800bf62:	9300      	str	r3, [sp, #0]
 800bf64:	4603      	mov	r3, r0
 800bf66:	2200      	movs	r2, #0
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f001 f851 	bl	800d010 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bf6e:	e175      	b.n	800c25c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	2b03      	cmp	r3, #3
 800bf74:	f040 8172 	bne.w	800c25c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bf7e:	3301      	adds	r3, #1
 800bf80:	b2da      	uxtb	r2, r3
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bf8e:	2b03      	cmp	r3, #3
 800bf90:	d903      	bls.n	800bf9a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	220d      	movs	r2, #13
 800bf96:	701a      	strb	r2, [r3, #0]
      break;
 800bf98:	e160      	b.n	800c25c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	795b      	ldrb	r3, [r3, #5]
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f001 f885 	bl	800d0b0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	791b      	ldrb	r3, [r3, #4]
 800bfaa:	4619      	mov	r1, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f001 f87f 	bl	800d0b0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	701a      	strb	r2, [r3, #0]
      break;
 800bfb8:	e150      	b.n	800c25c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bfba:	2112      	movs	r1, #18
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f000 f9f1 	bl	800c3a4 <USBH_Get_DevDesc>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bfc6:	7bbb      	ldrb	r3, [r7, #14]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d103      	bne.n	800bfd4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2202      	movs	r2, #2
 800bfd0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bfd2:	e145      	b.n	800c260 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bfd4:	7bbb      	ldrb	r3, [r7, #14]
 800bfd6:	2b03      	cmp	r3, #3
 800bfd8:	f040 8142 	bne.w	800c260 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bfe2:	3301      	adds	r3, #1
 800bfe4:	b2da      	uxtb	r2, r3
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bff2:	2b03      	cmp	r3, #3
 800bff4:	d903      	bls.n	800bffe <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	220d      	movs	r2, #13
 800bffa:	701a      	strb	r2, [r3, #0]
      break;
 800bffc:	e130      	b.n	800c260 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	795b      	ldrb	r3, [r3, #5]
 800c002:	4619      	mov	r1, r3
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f001 f853 	bl	800d0b0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	791b      	ldrb	r3, [r3, #4]
 800c00e:	4619      	mov	r1, r3
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f001 f84d 	bl	800d0b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	701a      	strb	r2, [r3, #0]
      break;
 800c022:	e11d      	b.n	800c260 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c024:	2101      	movs	r1, #1
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f000 fa68 	bl	800c4fc <USBH_SetAddress>
 800c02c:	4603      	mov	r3, r0
 800c02e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c030:	7bbb      	ldrb	r3, [r7, #14]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d132      	bne.n	800c09c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800c036:	2002      	movs	r0, #2
 800c038:	f005 f860 	bl	80110fc <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2203      	movs	r2, #3
 800c048:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	7919      	ldrb	r1, [r3, #4]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c05e:	b292      	uxth	r2, r2
 800c060:	9202      	str	r2, [sp, #8]
 800c062:	2200      	movs	r2, #0
 800c064:	9201      	str	r2, [sp, #4]
 800c066:	9300      	str	r3, [sp, #0]
 800c068:	4603      	mov	r3, r0
 800c06a:	2280      	movs	r2, #128	; 0x80
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f000 ffcf 	bl	800d010 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	7959      	ldrb	r1, [r3, #5]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c086:	b292      	uxth	r2, r2
 800c088:	9202      	str	r2, [sp, #8]
 800c08a:	2200      	movs	r2, #0
 800c08c:	9201      	str	r2, [sp, #4]
 800c08e:	9300      	str	r3, [sp, #0]
 800c090:	4603      	mov	r3, r0
 800c092:	2200      	movs	r2, #0
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f000 ffbb 	bl	800d010 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c09a:	e0e3      	b.n	800c264 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c09c:	7bbb      	ldrb	r3, [r7, #14]
 800c09e:	2b03      	cmp	r3, #3
 800c0a0:	f040 80e0 	bne.w	800c264 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	220d      	movs	r2, #13
 800c0a8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	705a      	strb	r2, [r3, #1]
      break;
 800c0b0:	e0d8      	b.n	800c264 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c0b2:	2109      	movs	r1, #9
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 f99d 	bl	800c3f4 <USBH_Get_CfgDesc>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c0be:	7bbb      	ldrb	r3, [r7, #14]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d103      	bne.n	800c0cc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2204      	movs	r2, #4
 800c0c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c0ca:	e0cd      	b.n	800c268 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c0cc:	7bbb      	ldrb	r3, [r7, #14]
 800c0ce:	2b03      	cmp	r3, #3
 800c0d0:	f040 80ca 	bne.w	800c268 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c0da:	3301      	adds	r3, #1
 800c0dc:	b2da      	uxtb	r2, r3
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c0ea:	2b03      	cmp	r3, #3
 800c0ec:	d903      	bls.n	800c0f6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	220d      	movs	r2, #13
 800c0f2:	701a      	strb	r2, [r3, #0]
      break;
 800c0f4:	e0b8      	b.n	800c268 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	795b      	ldrb	r3, [r3, #5]
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 ffd7 	bl	800d0b0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	791b      	ldrb	r3, [r3, #4]
 800c106:	4619      	mov	r1, r3
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 ffd1 	bl	800d0b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2200      	movs	r2, #0
 800c112:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2200      	movs	r2, #0
 800c118:	701a      	strb	r2, [r3, #0]
      break;
 800c11a:	e0a5      	b.n	800c268 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800c122:	4619      	mov	r1, r3
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f000 f965 	bl	800c3f4 <USBH_Get_CfgDesc>
 800c12a:	4603      	mov	r3, r0
 800c12c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c12e:	7bbb      	ldrb	r3, [r7, #14]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d103      	bne.n	800c13c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2205      	movs	r2, #5
 800c138:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c13a:	e097      	b.n	800c26c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c13c:	7bbb      	ldrb	r3, [r7, #14]
 800c13e:	2b03      	cmp	r3, #3
 800c140:	f040 8094 	bne.w	800c26c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c14a:	3301      	adds	r3, #1
 800c14c:	b2da      	uxtb	r2, r3
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c15a:	2b03      	cmp	r3, #3
 800c15c:	d903      	bls.n	800c166 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	220d      	movs	r2, #13
 800c162:	701a      	strb	r2, [r3, #0]
      break;
 800c164:	e082      	b.n	800c26c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	795b      	ldrb	r3, [r3, #5]
 800c16a:	4619      	mov	r1, r3
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 ff9f 	bl	800d0b0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	791b      	ldrb	r3, [r3, #4]
 800c176:	4619      	mov	r1, r3
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f000 ff99 	bl	800d0b0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2200      	movs	r2, #0
 800c188:	701a      	strb	r2, [r3, #0]
      break;
 800c18a:	e06f      	b.n	800c26c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800c192:	2b00      	cmp	r3, #0
 800c194:	d019      	beq.n	800c1ca <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c1a2:	23ff      	movs	r3, #255	; 0xff
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 f949 	bl	800c43c <USBH_Get_StringDesc>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c1ae:	7bbb      	ldrb	r3, [r7, #14]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d103      	bne.n	800c1bc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2206      	movs	r2, #6
 800c1b8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c1ba:	e059      	b.n	800c270 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c1bc:	7bbb      	ldrb	r3, [r7, #14]
 800c1be:	2b03      	cmp	r3, #3
 800c1c0:	d156      	bne.n	800c270 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2206      	movs	r2, #6
 800c1c6:	705a      	strb	r2, [r3, #1]
      break;
 800c1c8:	e052      	b.n	800c270 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2206      	movs	r2, #6
 800c1ce:	705a      	strb	r2, [r3, #1]
      break;
 800c1d0:	e04e      	b.n	800c270 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d019      	beq.n	800c210 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c1e8:	23ff      	movs	r3, #255	; 0xff
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 f926 	bl	800c43c <USBH_Get_StringDesc>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c1f4:	7bbb      	ldrb	r3, [r7, #14]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d103      	bne.n	800c202 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2207      	movs	r2, #7
 800c1fe:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c200:	e038      	b.n	800c274 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c202:	7bbb      	ldrb	r3, [r7, #14]
 800c204:	2b03      	cmp	r3, #3
 800c206:	d135      	bne.n	800c274 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2207      	movs	r2, #7
 800c20c:	705a      	strb	r2, [r3, #1]
      break;
 800c20e:	e031      	b.n	800c274 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2207      	movs	r2, #7
 800c214:	705a      	strb	r2, [r3, #1]
      break;
 800c216:	e02d      	b.n	800c274 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d017      	beq.n	800c252 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c22e:	23ff      	movs	r3, #255	; 0xff
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	f000 f903 	bl	800c43c <USBH_Get_StringDesc>
 800c236:	4603      	mov	r3, r0
 800c238:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c23a:	7bbb      	ldrb	r3, [r7, #14]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d102      	bne.n	800c246 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c240:	2300      	movs	r3, #0
 800c242:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c244:	e018      	b.n	800c278 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c246:	7bbb      	ldrb	r3, [r7, #14]
 800c248:	2b03      	cmp	r3, #3
 800c24a:	d115      	bne.n	800c278 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800c24c:	2300      	movs	r3, #0
 800c24e:	73fb      	strb	r3, [r7, #15]
      break;
 800c250:	e012      	b.n	800c278 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800c252:	2300      	movs	r3, #0
 800c254:	73fb      	strb	r3, [r7, #15]
      break;
 800c256:	e00f      	b.n	800c278 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800c258:	bf00      	nop
 800c25a:	e00e      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c25c:	bf00      	nop
 800c25e:	e00c      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c260:	bf00      	nop
 800c262:	e00a      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c264:	bf00      	nop
 800c266:	e008      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c268:	bf00      	nop
 800c26a:	e006      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c26c:	bf00      	nop
 800c26e:	e004      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c270:	bf00      	nop
 800c272:	e002      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c274:	bf00      	nop
 800c276:	e000      	b.n	800c27a <USBH_HandleEnum+0x3be>
      break;
 800c278:	bf00      	nop
  }
  return Status;
 800c27a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3710      	adds	r7, #16
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	683a      	ldr	r2, [r7, #0]
 800c292:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800c296:	bf00      	nop
 800c298:	370c      	adds	r7, #12
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr

0800c2a2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b082      	sub	sp, #8
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c2b0:	1c5a      	adds	r2, r3, #1
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 f804 	bl	800c2c6 <USBH_HandleSof>
}
 800c2be:	bf00      	nop
 800c2c0:	3708      	adds	r7, #8
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}

0800c2c6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c2c6:	b580      	push	{r7, lr}
 800c2c8:	b082      	sub	sp, #8
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	2b0b      	cmp	r3, #11
 800c2d6:	d10a      	bne.n	800c2ee <USBH_HandleSof+0x28>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d005      	beq.n	800c2ee <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c2e8:	699b      	ldr	r3, [r3, #24]
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	4798      	blx	r3
  }
}
 800c2ee:	bf00      	nop
 800c2f0:	3708      	adds	r7, #8
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}

0800c2f6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c2f6:	b480      	push	{r7}
 800c2f8:	b083      	sub	sp, #12
 800c2fa:	af00      	add	r7, sp, #0
 800c2fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2201      	movs	r2, #1
 800c302:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800c306:	bf00      	nop
}
 800c308:	370c      	adds	r7, #12
 800c30a:	46bd      	mov	sp, r7
 800c30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c310:	4770      	bx	lr

0800c312 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c312:	b480      	push	{r7}
 800c314:	b083      	sub	sp, #12
 800c316:	af00      	add	r7, sp, #0
 800c318:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2200      	movs	r2, #0
 800c31e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800c322:	bf00      	nop
}
 800c324:	370c      	adds	r7, #12
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr

0800c32e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c32e:	b480      	push	{r7}
 800c330:	b083      	sub	sp, #12
 800c332:	af00      	add	r7, sp, #0
 800c334:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2201      	movs	r2, #1
 800c33a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2200      	movs	r2, #0
 800c342:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c34e:	2300      	movs	r3, #0
}
 800c350:	4618      	mov	r0, r3
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr

0800c35c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b082      	sub	sp, #8
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2201      	movs	r2, #1
 800c368:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2200      	movs	r2, #0
 800c370:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2200      	movs	r2, #0
 800c378:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f004 fd74 	bl	8010e6a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	791b      	ldrb	r3, [r3, #4]
 800c386:	4619      	mov	r1, r3
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 fe91 	bl	800d0b0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	795b      	ldrb	r3, [r3, #5]
 800c392:	4619      	mov	r1, r3
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f000 fe8b 	bl	800d0b0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3708      	adds	r7, #8
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b086      	sub	sp, #24
 800c3a8:	af02      	add	r7, sp, #8
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c3b6:	78fb      	ldrb	r3, [r7, #3]
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	9300      	str	r3, [sp, #0]
 800c3bc:	4613      	mov	r3, r2
 800c3be:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f000 f864 	bl	800c492 <USBH_GetDescriptor>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800c3ce:	7bfb      	ldrb	r3, [r7, #15]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d10a      	bne.n	800c3ea <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f203 3026 	addw	r0, r3, #806	; 0x326
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c3e0:	78fa      	ldrb	r2, [r7, #3]
 800c3e2:	b292      	uxth	r2, r2
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	f000 f918 	bl	800c61a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800c3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3710      	adds	r7, #16
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}

0800c3f4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b086      	sub	sp, #24
 800c3f8:	af02      	add	r7, sp, #8
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	331c      	adds	r3, #28
 800c404:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c406:	887b      	ldrh	r3, [r7, #2]
 800c408:	9300      	str	r3, [sp, #0]
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c410:	2100      	movs	r1, #0
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f000 f83d 	bl	800c492 <USBH_GetDescriptor>
 800c418:	4603      	mov	r3, r0
 800c41a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c41c:	7bfb      	ldrb	r3, [r7, #15]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d107      	bne.n	800c432 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c422:	887b      	ldrh	r3, [r7, #2]
 800c424:	461a      	mov	r2, r3
 800c426:	68b9      	ldr	r1, [r7, #8]
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f000 f987 	bl	800c73c <USBH_ParseCfgDesc>
 800c42e:	4603      	mov	r3, r0
 800c430:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c432:	7bfb      	ldrb	r3, [r7, #15]
}
 800c434:	4618      	mov	r0, r3
 800c436:	3710      	adds	r7, #16
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}

0800c43c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b088      	sub	sp, #32
 800c440:	af02      	add	r7, sp, #8
 800c442:	60f8      	str	r0, [r7, #12]
 800c444:	607a      	str	r2, [r7, #4]
 800c446:	461a      	mov	r2, r3
 800c448:	460b      	mov	r3, r1
 800c44a:	72fb      	strb	r3, [r7, #11]
 800c44c:	4613      	mov	r3, r2
 800c44e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800c450:	7afb      	ldrb	r3, [r7, #11]
 800c452:	b29b      	uxth	r3, r3
 800c454:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c458:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c460:	893b      	ldrh	r3, [r7, #8]
 800c462:	9300      	str	r3, [sp, #0]
 800c464:	460b      	mov	r3, r1
 800c466:	2100      	movs	r1, #0
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f000 f812 	bl	800c492 <USBH_GetDescriptor>
 800c46e:	4603      	mov	r3, r0
 800c470:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c472:	7dfb      	ldrb	r3, [r7, #23]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d107      	bne.n	800c488 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c47e:	893a      	ldrh	r2, [r7, #8]
 800c480:	6879      	ldr	r1, [r7, #4]
 800c482:	4618      	mov	r0, r3
 800c484:	f000 fb24 	bl	800cad0 <USBH_ParseStringDesc>
  }

  return status;
 800c488:	7dfb      	ldrb	r3, [r7, #23]
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3718      	adds	r7, #24
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}

0800c492 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b084      	sub	sp, #16
 800c496:	af00      	add	r7, sp, #0
 800c498:	60f8      	str	r0, [r7, #12]
 800c49a:	607b      	str	r3, [r7, #4]
 800c49c:	460b      	mov	r3, r1
 800c49e:	72fb      	strb	r3, [r7, #11]
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	789b      	ldrb	r3, [r3, #2]
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d11c      	bne.n	800c4e6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c4ac:	7afb      	ldrb	r3, [r7, #11]
 800c4ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c4b2:	b2da      	uxtb	r2, r3
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2206      	movs	r2, #6
 800c4bc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	893a      	ldrh	r2, [r7, #8]
 800c4c2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c4c4:	893b      	ldrh	r3, [r7, #8]
 800c4c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c4ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c4ce:	d104      	bne.n	800c4da <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f240 4209 	movw	r2, #1033	; 0x409
 800c4d6:	829a      	strh	r2, [r3, #20]
 800c4d8:	e002      	b.n	800c4e0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	8b3a      	ldrh	r2, [r7, #24]
 800c4e4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c4e6:	8b3b      	ldrh	r3, [r7, #24]
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	6879      	ldr	r1, [r7, #4]
 800c4ec:	68f8      	ldr	r0, [r7, #12]
 800c4ee:	f000 fb3d 	bl	800cb6c <USBH_CtlReq>
 800c4f2:	4603      	mov	r3, r0
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3710      	adds	r7, #16
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	460b      	mov	r3, r1
 800c506:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	789b      	ldrb	r3, [r3, #2]
 800c50c:	2b01      	cmp	r3, #1
 800c50e:	d10f      	bne.n	800c530 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2200      	movs	r2, #0
 800c514:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2205      	movs	r2, #5
 800c51a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c51c:	78fb      	ldrb	r3, [r7, #3]
 800c51e:	b29a      	uxth	r2, r3
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c530:	2200      	movs	r2, #0
 800c532:	2100      	movs	r1, #0
 800c534:	6878      	ldr	r0, [r7, #4]
 800c536:	f000 fb19 	bl	800cb6c <USBH_CtlReq>
 800c53a:	4603      	mov	r3, r0
}
 800c53c:	4618      	mov	r0, r3
 800c53e:	3708      	adds	r7, #8
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}

0800c544 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	460b      	mov	r3, r1
 800c54e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	789b      	ldrb	r3, [r3, #2]
 800c554:	2b01      	cmp	r3, #1
 800c556:	d10e      	bne.n	800c576 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2200      	movs	r2, #0
 800c55c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	2209      	movs	r2, #9
 800c562:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	887a      	ldrh	r2, [r7, #2]
 800c568:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2200      	movs	r2, #0
 800c56e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c576:	2200      	movs	r2, #0
 800c578:	2100      	movs	r1, #0
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 faf6 	bl	800cb6c <USBH_CtlReq>
 800c580:	4603      	mov	r3, r0
}
 800c582:	4618      	mov	r0, r3
 800c584:	3708      	adds	r7, #8
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}

0800c58a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c58a:	b580      	push	{r7, lr}
 800c58c:	b082      	sub	sp, #8
 800c58e:	af00      	add	r7, sp, #0
 800c590:	6078      	str	r0, [r7, #4]
 800c592:	460b      	mov	r3, r1
 800c594:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	789b      	ldrb	r3, [r3, #2]
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d10f      	bne.n	800c5be <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2203      	movs	r2, #3
 800c5a8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c5aa:	78fb      	ldrb	r3, [r7, #3]
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c5be:	2200      	movs	r2, #0
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 fad2 	bl	800cb6c <USBH_CtlReq>
 800c5c8:	4603      	mov	r3, r0
}
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	3708      	adds	r7, #8
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}

0800c5d2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c5d2:	b580      	push	{r7, lr}
 800c5d4:	b082      	sub	sp, #8
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
 800c5da:	460b      	mov	r3, r1
 800c5dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	789b      	ldrb	r3, [r3, #2]
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	d10f      	bne.n	800c606 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2202      	movs	r2, #2
 800c5ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c5f8:	78fb      	ldrb	r3, [r7, #3]
 800c5fa:	b29a      	uxth	r2, r3
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2200      	movs	r2, #0
 800c604:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800c606:	2200      	movs	r2, #0
 800c608:	2100      	movs	r1, #0
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 faae 	bl	800cb6c <USBH_CtlReq>
 800c610:	4603      	mov	r3, r0
}
 800c612:	4618      	mov	r0, r3
 800c614:	3708      	adds	r7, #8
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800c61a:	b480      	push	{r7}
 800c61c:	b085      	sub	sp, #20
 800c61e:	af00      	add	r7, sp, #0
 800c620:	60f8      	str	r0, [r7, #12]
 800c622:	60b9      	str	r1, [r7, #8]
 800c624:	4613      	mov	r3, r2
 800c626:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	781a      	ldrb	r2, [r3, #0]
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	785a      	ldrb	r2, [r3, #1]
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	3302      	adds	r3, #2
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	b29a      	uxth	r2, r3
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	3303      	adds	r3, #3
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	b29b      	uxth	r3, r3
 800c648:	021b      	lsls	r3, r3, #8
 800c64a:	b29b      	uxth	r3, r3
 800c64c:	4313      	orrs	r3, r2
 800c64e:	b29a      	uxth	r2, r3
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	791a      	ldrb	r2, [r3, #4]
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	795a      	ldrb	r2, [r3, #5]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	799a      	ldrb	r2, [r3, #6]
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	79da      	ldrb	r2, [r3, #7]
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	79db      	ldrb	r3, [r3, #7]
 800c678:	2b20      	cmp	r3, #32
 800c67a:	dc11      	bgt.n	800c6a0 <USBH_ParseDevDesc+0x86>
 800c67c:	2b08      	cmp	r3, #8
 800c67e:	db16      	blt.n	800c6ae <USBH_ParseDevDesc+0x94>
 800c680:	3b08      	subs	r3, #8
 800c682:	2201      	movs	r2, #1
 800c684:	fa02 f303 	lsl.w	r3, r2, r3
 800c688:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800c68c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c690:	2b00      	cmp	r3, #0
 800c692:	bf14      	ite	ne
 800c694:	2301      	movne	r3, #1
 800c696:	2300      	moveq	r3, #0
 800c698:	b2db      	uxtb	r3, r3
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d102      	bne.n	800c6a4 <USBH_ParseDevDesc+0x8a>
 800c69e:	e006      	b.n	800c6ae <USBH_ParseDevDesc+0x94>
 800c6a0:	2b40      	cmp	r3, #64	; 0x40
 800c6a2:	d104      	bne.n	800c6ae <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	79da      	ldrb	r2, [r3, #7]
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	71da      	strb	r2, [r3, #7]
      break;
 800c6ac:	e003      	b.n	800c6b6 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	2240      	movs	r2, #64	; 0x40
 800c6b2:	71da      	strb	r2, [r3, #7]
      break;
 800c6b4:	bf00      	nop
  }

  if (length > 8U)
 800c6b6:	88fb      	ldrh	r3, [r7, #6]
 800c6b8:	2b08      	cmp	r3, #8
 800c6ba:	d939      	bls.n	800c730 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	3308      	adds	r3, #8
 800c6c0:	781b      	ldrb	r3, [r3, #0]
 800c6c2:	b29a      	uxth	r2, r3
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	3309      	adds	r3, #9
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	b29b      	uxth	r3, r3
 800c6cc:	021b      	lsls	r3, r3, #8
 800c6ce:	b29b      	uxth	r3, r3
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	b29a      	uxth	r2, r3
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	330a      	adds	r3, #10
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	b29a      	uxth	r2, r3
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	330b      	adds	r3, #11
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	021b      	lsls	r3, r3, #8
 800c6ea:	b29b      	uxth	r3, r3
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	b29a      	uxth	r2, r3
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	330c      	adds	r3, #12
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	b29a      	uxth	r2, r3
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	330d      	adds	r3, #13
 800c700:	781b      	ldrb	r3, [r3, #0]
 800c702:	b29b      	uxth	r3, r3
 800c704:	021b      	lsls	r3, r3, #8
 800c706:	b29b      	uxth	r3, r3
 800c708:	4313      	orrs	r3, r2
 800c70a:	b29a      	uxth	r2, r3
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	7b9a      	ldrb	r2, [r3, #14]
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	7bda      	ldrb	r2, [r3, #15]
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	7c1a      	ldrb	r2, [r3, #16]
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	7c5a      	ldrb	r2, [r3, #17]
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	745a      	strb	r2, [r3, #17]
  }
}
 800c730:	bf00      	nop
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr

0800c73c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b08c      	sub	sp, #48	; 0x30
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	4613      	mov	r3, r2
 800c748:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c750:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c752:	2300      	movs	r3, #0
 800c754:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c75c:	2300      	movs	r3, #0
 800c75e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c762:	2300      	movs	r3, #0
 800c764:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	781a      	ldrb	r2, [r3, #0]
 800c770:	6a3b      	ldr	r3, [r7, #32]
 800c772:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800c774:	68bb      	ldr	r3, [r7, #8]
 800c776:	785a      	ldrb	r2, [r3, #1]
 800c778:	6a3b      	ldr	r3, [r7, #32]
 800c77a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	3302      	adds	r3, #2
 800c780:	781b      	ldrb	r3, [r3, #0]
 800c782:	b29a      	uxth	r2, r3
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	3303      	adds	r3, #3
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	b29b      	uxth	r3, r3
 800c78c:	021b      	lsls	r3, r3, #8
 800c78e:	b29b      	uxth	r3, r3
 800c790:	4313      	orrs	r3, r2
 800c792:	b29b      	uxth	r3, r3
 800c794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c798:	bf28      	it	cs
 800c79a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c79e:	b29a      	uxth	r2, r3
 800c7a0:	6a3b      	ldr	r3, [r7, #32]
 800c7a2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	791a      	ldrb	r2, [r3, #4]
 800c7a8:	6a3b      	ldr	r3, [r7, #32]
 800c7aa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	795a      	ldrb	r2, [r3, #5]
 800c7b0:	6a3b      	ldr	r3, [r7, #32]
 800c7b2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	799a      	ldrb	r2, [r3, #6]
 800c7b8:	6a3b      	ldr	r3, [r7, #32]
 800c7ba:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	79da      	ldrb	r2, [r3, #7]
 800c7c0:	6a3b      	ldr	r3, [r7, #32]
 800c7c2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	7a1a      	ldrb	r2, [r3, #8]
 800c7c8:	6a3b      	ldr	r3, [r7, #32]
 800c7ca:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800c7cc:	6a3b      	ldr	r3, [r7, #32]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	2b09      	cmp	r3, #9
 800c7d2:	d002      	beq.n	800c7da <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c7d4:	6a3b      	ldr	r3, [r7, #32]
 800c7d6:	2209      	movs	r2, #9
 800c7d8:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c7da:	88fb      	ldrh	r3, [r7, #6]
 800c7dc:	2b09      	cmp	r3, #9
 800c7de:	f240 809d 	bls.w	800c91c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800c7e2:	2309      	movs	r3, #9
 800c7e4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c7ea:	e081      	b.n	800c8f0 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c7ec:	f107 0316 	add.w	r3, r7, #22
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c7f4:	f000 f99f 	bl	800cb36 <USBH_GetNextDesc>
 800c7f8:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7fc:	785b      	ldrb	r3, [r3, #1]
 800c7fe:	2b04      	cmp	r3, #4
 800c800:	d176      	bne.n	800c8f0 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c804:	781b      	ldrb	r3, [r3, #0]
 800c806:	2b09      	cmp	r3, #9
 800c808:	d002      	beq.n	800c810 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c80a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c80c:	2209      	movs	r2, #9
 800c80e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c814:	221a      	movs	r2, #26
 800c816:	fb02 f303 	mul.w	r3, r2, r3
 800c81a:	3308      	adds	r3, #8
 800c81c:	6a3a      	ldr	r2, [r7, #32]
 800c81e:	4413      	add	r3, r2
 800c820:	3302      	adds	r3, #2
 800c822:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c824:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c826:	69f8      	ldr	r0, [r7, #28]
 800c828:	f000 f87e 	bl	800c928 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c82c:	2300      	movs	r3, #0
 800c82e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c832:	2300      	movs	r3, #0
 800c834:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c836:	e043      	b.n	800c8c0 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c838:	f107 0316 	add.w	r3, r7, #22
 800c83c:	4619      	mov	r1, r3
 800c83e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c840:	f000 f979 	bl	800cb36 <USBH_GetNextDesc>
 800c844:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c848:	785b      	ldrb	r3, [r3, #1]
 800c84a:	2b05      	cmp	r3, #5
 800c84c:	d138      	bne.n	800c8c0 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	795b      	ldrb	r3, [r3, #5]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d10f      	bne.n	800c876 <USBH_ParseCfgDesc+0x13a>
 800c856:	69fb      	ldr	r3, [r7, #28]
 800c858:	799b      	ldrb	r3, [r3, #6]
 800c85a:	2b02      	cmp	r3, #2
 800c85c:	d10b      	bne.n	800c876 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	79db      	ldrb	r3, [r3, #7]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d10f      	bne.n	800c886 <USBH_ParseCfgDesc+0x14a>
 800c866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	2b09      	cmp	r3, #9
 800c86c:	d00b      	beq.n	800c886 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800c86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c870:	2209      	movs	r2, #9
 800c872:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c874:	e007      	b.n	800c886 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800c876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	2b07      	cmp	r3, #7
 800c87c:	d004      	beq.n	800c888 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c880:	2207      	movs	r2, #7
 800c882:	701a      	strb	r2, [r3, #0]
 800c884:	e000      	b.n	800c888 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c886:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c88c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c890:	3201      	adds	r2, #1
 800c892:	00d2      	lsls	r2, r2, #3
 800c894:	211a      	movs	r1, #26
 800c896:	fb01 f303 	mul.w	r3, r1, r3
 800c89a:	4413      	add	r3, r2
 800c89c:	3308      	adds	r3, #8
 800c89e:	6a3a      	ldr	r2, [r7, #32]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	3304      	adds	r3, #4
 800c8a4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c8a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8a8:	69b9      	ldr	r1, [r7, #24]
 800c8aa:	68f8      	ldr	r0, [r7, #12]
 800c8ac:	f000 f86b 	bl	800c986 <USBH_ParseEPDesc>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c8b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	791b      	ldrb	r3, [r3, #4]
 800c8c4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d204      	bcs.n	800c8d6 <USBH_ParseCfgDesc+0x19a>
 800c8cc:	6a3b      	ldr	r3, [r7, #32]
 800c8ce:	885a      	ldrh	r2, [r3, #2]
 800c8d0:	8afb      	ldrh	r3, [r7, #22]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d8b0      	bhi.n	800c838 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c8d6:	69fb      	ldr	r3, [r7, #28]
 800c8d8:	791b      	ldrb	r3, [r3, #4]
 800c8da:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c8de:	429a      	cmp	r2, r3
 800c8e0:	d201      	bcs.n	800c8e6 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800c8e2:	2303      	movs	r3, #3
 800c8e4:	e01c      	b.n	800c920 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800c8e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c8f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d805      	bhi.n	800c904 <USBH_ParseCfgDesc+0x1c8>
 800c8f8:	6a3b      	ldr	r3, [r7, #32]
 800c8fa:	885a      	ldrh	r2, [r3, #2]
 800c8fc:	8afb      	ldrh	r3, [r7, #22]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	f63f af74 	bhi.w	800c7ec <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c904:	6a3b      	ldr	r3, [r7, #32]
 800c906:	791b      	ldrb	r3, [r3, #4]
 800c908:	2b02      	cmp	r3, #2
 800c90a:	bf28      	it	cs
 800c90c:	2302      	movcs	r3, #2
 800c90e:	b2db      	uxtb	r3, r3
 800c910:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c914:	429a      	cmp	r2, r3
 800c916:	d201      	bcs.n	800c91c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800c918:	2303      	movs	r3, #3
 800c91a:	e001      	b.n	800c920 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800c91c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c920:	4618      	mov	r0, r3
 800c922:	3730      	adds	r7, #48	; 0x30
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	781a      	ldrb	r2, [r3, #0]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	785a      	ldrb	r2, [r3, #1]
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	789a      	ldrb	r2, [r3, #2]
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	78da      	ldrb	r2, [r3, #3]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	791a      	ldrb	r2, [r3, #4]
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	795a      	ldrb	r2, [r3, #5]
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	799a      	ldrb	r2, [r3, #6]
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	79da      	ldrb	r2, [r3, #7]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	7a1a      	ldrb	r2, [r3, #8]
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	721a      	strb	r2, [r3, #8]
}
 800c97a:	bf00      	nop
 800c97c:	370c      	adds	r7, #12
 800c97e:	46bd      	mov	sp, r7
 800c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c984:	4770      	bx	lr

0800c986 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800c986:	b480      	push	{r7}
 800c988:	b087      	sub	sp, #28
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	60f8      	str	r0, [r7, #12]
 800c98e:	60b9      	str	r1, [r7, #8]
 800c990:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c992:	2300      	movs	r3, #0
 800c994:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	781a      	ldrb	r2, [r3, #0]
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	785a      	ldrb	r2, [r3, #1]
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	789a      	ldrb	r2, [r3, #2]
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	78da      	ldrb	r2, [r3, #3]
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	3304      	adds	r3, #4
 800c9ba:	781b      	ldrb	r3, [r3, #0]
 800c9bc:	b29a      	uxth	r2, r3
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	3305      	adds	r3, #5
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	021b      	lsls	r3, r3, #8
 800c9c8:	b29b      	uxth	r3, r3
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	b29a      	uxth	r2, r3
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	799a      	ldrb	r2, [r3, #6]
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	889b      	ldrh	r3, [r3, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d102      	bne.n	800c9e8 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800c9e2:	2303      	movs	r3, #3
 800c9e4:	75fb      	strb	r3, [r7, #23]
 800c9e6:	e033      	b.n	800ca50 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	889b      	ldrh	r3, [r3, #4]
 800c9ec:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c9f0:	f023 0307 	bic.w	r3, r3, #7
 800c9f4:	b29a      	uxth	r2, r3
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	889b      	ldrh	r3, [r3, #4]
 800c9fe:	b21a      	sxth	r2, r3
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	3304      	adds	r3, #4
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	b299      	uxth	r1, r3
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	3305      	adds	r3, #5
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	b29b      	uxth	r3, r3
 800ca10:	021b      	lsls	r3, r3, #8
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	430b      	orrs	r3, r1
 800ca16:	b29b      	uxth	r3, r3
 800ca18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d110      	bne.n	800ca42 <USBH_ParseEPDesc+0xbc>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	3304      	adds	r3, #4
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	b299      	uxth	r1, r3
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	3305      	adds	r3, #5
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	021b      	lsls	r3, r3, #8
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	430b      	orrs	r3, r1
 800ca36:	b29b      	uxth	r3, r3
 800ca38:	b21b      	sxth	r3, r3
 800ca3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca3e:	b21b      	sxth	r3, r3
 800ca40:	e001      	b.n	800ca46 <USBH_ParseEPDesc+0xc0>
 800ca42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ca46:	4313      	orrs	r3, r2
 800ca48:	b21b      	sxth	r3, r3
 800ca4a:	b29a      	uxth	r2, r3
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d116      	bne.n	800ca88 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	78db      	ldrb	r3, [r3, #3]
 800ca5e:	f003 0303 	and.w	r3, r3, #3
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	d005      	beq.n	800ca72 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	78db      	ldrb	r3, [r3, #3]
 800ca6a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ca6e:	2b03      	cmp	r3, #3
 800ca70:	d127      	bne.n	800cac2 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	799b      	ldrb	r3, [r3, #6]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d003      	beq.n	800ca82 <USBH_ParseEPDesc+0xfc>
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	799b      	ldrb	r3, [r3, #6]
 800ca7e:	2b10      	cmp	r3, #16
 800ca80:	d91f      	bls.n	800cac2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800ca82:	2303      	movs	r3, #3
 800ca84:	75fb      	strb	r3, [r7, #23]
 800ca86:	e01c      	b.n	800cac2 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	78db      	ldrb	r3, [r3, #3]
 800ca8c:	f003 0303 	and.w	r3, r3, #3
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d10a      	bne.n	800caaa <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	799b      	ldrb	r3, [r3, #6]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d003      	beq.n	800caa4 <USBH_ParseEPDesc+0x11e>
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	799b      	ldrb	r3, [r3, #6]
 800caa0:	2b10      	cmp	r3, #16
 800caa2:	d90e      	bls.n	800cac2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800caa4:	2303      	movs	r3, #3
 800caa6:	75fb      	strb	r3, [r7, #23]
 800caa8:	e00b      	b.n	800cac2 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	78db      	ldrb	r3, [r3, #3]
 800caae:	f003 0303 	and.w	r3, r3, #3
 800cab2:	2b03      	cmp	r3, #3
 800cab4:	d105      	bne.n	800cac2 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	799b      	ldrb	r3, [r3, #6]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d101      	bne.n	800cac2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800cabe:	2303      	movs	r3, #3
 800cac0:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800cac2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	371c      	adds	r7, #28
 800cac8:	46bd      	mov	sp, r7
 800caca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cace:	4770      	bx	lr

0800cad0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800cad0:	b480      	push	{r7}
 800cad2:	b087      	sub	sp, #28
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	60f8      	str	r0, [r7, #12]
 800cad8:	60b9      	str	r1, [r7, #8]
 800cada:	4613      	mov	r3, r2
 800cadc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3301      	adds	r3, #1
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	2b03      	cmp	r3, #3
 800cae6:	d120      	bne.n	800cb2a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	1e9a      	subs	r2, r3, #2
 800caee:	88fb      	ldrh	r3, [r7, #6]
 800caf0:	4293      	cmp	r3, r2
 800caf2:	bf28      	it	cs
 800caf4:	4613      	movcs	r3, r2
 800caf6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	3302      	adds	r3, #2
 800cafc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800cafe:	2300      	movs	r3, #0
 800cb00:	82fb      	strh	r3, [r7, #22]
 800cb02:	e00b      	b.n	800cb1c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800cb04:	8afb      	ldrh	r3, [r7, #22]
 800cb06:	68fa      	ldr	r2, [r7, #12]
 800cb08:	4413      	add	r3, r2
 800cb0a:	781a      	ldrb	r2, [r3, #0]
 800cb0c:	68bb      	ldr	r3, [r7, #8]
 800cb0e:	701a      	strb	r2, [r3, #0]
      pdest++;
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	3301      	adds	r3, #1
 800cb14:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800cb16:	8afb      	ldrh	r3, [r7, #22]
 800cb18:	3302      	adds	r3, #2
 800cb1a:	82fb      	strh	r3, [r7, #22]
 800cb1c:	8afa      	ldrh	r2, [r7, #22]
 800cb1e:	8abb      	ldrh	r3, [r7, #20]
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d3ef      	bcc.n	800cb04 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	2200      	movs	r2, #0
 800cb28:	701a      	strb	r2, [r3, #0]
  }
}
 800cb2a:	bf00      	nop
 800cb2c:	371c      	adds	r7, #28
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb34:	4770      	bx	lr

0800cb36 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800cb36:	b480      	push	{r7}
 800cb38:	b085      	sub	sp, #20
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
 800cb3e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	881a      	ldrh	r2, [r3, #0]
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	781b      	ldrb	r3, [r3, #0]
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	4413      	add	r3, r2
 800cb4c:	b29a      	uxth	r2, r3
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	4413      	add	r3, r2
 800cb5c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cb5e:	68fb      	ldr	r3, [r7, #12]
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3714      	adds	r7, #20
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr

0800cb6c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b086      	sub	sp, #24
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	4613      	mov	r3, r2
 800cb78:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	789b      	ldrb	r3, [r3, #2]
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d002      	beq.n	800cb8c <USBH_CtlReq+0x20>
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	d00f      	beq.n	800cbaa <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800cb8a:	e027      	b.n	800cbdc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	68ba      	ldr	r2, [r7, #8]
 800cb90:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	88fa      	ldrh	r2, [r7, #6]
 800cb96:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	2202      	movs	r2, #2
 800cba2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800cba4:	2301      	movs	r3, #1
 800cba6:	75fb      	strb	r3, [r7, #23]
      break;
 800cba8:	e018      	b.n	800cbdc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800cbaa:	68f8      	ldr	r0, [r7, #12]
 800cbac:	f000 f81c 	bl	800cbe8 <USBH_HandleControl>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800cbb4:	7dfb      	ldrb	r3, [r7, #23]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d002      	beq.n	800cbc0 <USBH_CtlReq+0x54>
 800cbba:	7dfb      	ldrb	r3, [r7, #23]
 800cbbc:	2b03      	cmp	r3, #3
 800cbbe:	d106      	bne.n	800cbce <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	761a      	strb	r2, [r3, #24]
      break;
 800cbcc:	e005      	b.n	800cbda <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800cbce:	7dfb      	ldrb	r3, [r7, #23]
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	d102      	bne.n	800cbda <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	709a      	strb	r2, [r3, #2]
      break;
 800cbda:	bf00      	nop
  }
  return status;
 800cbdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3718      	adds	r7, #24
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bd80      	pop	{r7, pc}
	...

0800cbe8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b086      	sub	sp, #24
 800cbec:	af02      	add	r7, sp, #8
 800cbee:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	7e1b      	ldrb	r3, [r3, #24]
 800cbfc:	3b01      	subs	r3, #1
 800cbfe:	2b0a      	cmp	r3, #10
 800cc00:	f200 8156 	bhi.w	800ceb0 <USBH_HandleControl+0x2c8>
 800cc04:	a201      	add	r2, pc, #4	; (adr r2, 800cc0c <USBH_HandleControl+0x24>)
 800cc06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc0a:	bf00      	nop
 800cc0c:	0800cc39 	.word	0x0800cc39
 800cc10:	0800cc53 	.word	0x0800cc53
 800cc14:	0800ccbd 	.word	0x0800ccbd
 800cc18:	0800cce3 	.word	0x0800cce3
 800cc1c:	0800cd1b 	.word	0x0800cd1b
 800cc20:	0800cd45 	.word	0x0800cd45
 800cc24:	0800cd97 	.word	0x0800cd97
 800cc28:	0800cdb9 	.word	0x0800cdb9
 800cc2c:	0800cdf5 	.word	0x0800cdf5
 800cc30:	0800ce1b 	.word	0x0800ce1b
 800cc34:	0800ce59 	.word	0x0800ce59
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f103 0110 	add.w	r1, r3, #16
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	795b      	ldrb	r3, [r3, #5]
 800cc42:	461a      	mov	r2, r3
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f000 f943 	bl	800ced0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	761a      	strb	r2, [r3, #24]
      break;
 800cc50:	e139      	b.n	800cec6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	795b      	ldrb	r3, [r3, #5]
 800cc56:	4619      	mov	r1, r3
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f004 f9f5 	bl	8011048 <USBH_LL_GetURBState>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800cc62:	7bbb      	ldrb	r3, [r7, #14]
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	d11e      	bne.n	800cca6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	7c1b      	ldrb	r3, [r3, #16]
 800cc6c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cc70:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	8adb      	ldrh	r3, [r3, #22]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00a      	beq.n	800cc90 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800cc7a:	7b7b      	ldrb	r3, [r7, #13]
 800cc7c:	2b80      	cmp	r3, #128	; 0x80
 800cc7e:	d103      	bne.n	800cc88 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2203      	movs	r2, #3
 800cc84:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cc86:	e115      	b.n	800ceb4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2205      	movs	r2, #5
 800cc8c:	761a      	strb	r2, [r3, #24]
      break;
 800cc8e:	e111      	b.n	800ceb4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800cc90:	7b7b      	ldrb	r3, [r7, #13]
 800cc92:	2b80      	cmp	r3, #128	; 0x80
 800cc94:	d103      	bne.n	800cc9e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2209      	movs	r2, #9
 800cc9a:	761a      	strb	r2, [r3, #24]
      break;
 800cc9c:	e10a      	b.n	800ceb4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2207      	movs	r2, #7
 800cca2:	761a      	strb	r2, [r3, #24]
      break;
 800cca4:	e106      	b.n	800ceb4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cca6:	7bbb      	ldrb	r3, [r7, #14]
 800cca8:	2b04      	cmp	r3, #4
 800ccaa:	d003      	beq.n	800ccb4 <USBH_HandleControl+0xcc>
 800ccac:	7bbb      	ldrb	r3, [r7, #14]
 800ccae:	2b02      	cmp	r3, #2
 800ccb0:	f040 8100 	bne.w	800ceb4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	220b      	movs	r2, #11
 800ccb8:	761a      	strb	r2, [r3, #24]
      break;
 800ccba:	e0fb      	b.n	800ceb4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ccc2:	b29a      	uxth	r2, r3
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	6899      	ldr	r1, [r3, #8]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	899a      	ldrh	r2, [r3, #12]
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	791b      	ldrb	r3, [r3, #4]
 800ccd4:	6878      	ldr	r0, [r7, #4]
 800ccd6:	f000 f93a 	bl	800cf4e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2204      	movs	r2, #4
 800ccde:	761a      	strb	r2, [r3, #24]
      break;
 800cce0:	e0f1      	b.n	800cec6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	791b      	ldrb	r3, [r3, #4]
 800cce6:	4619      	mov	r1, r3
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f004 f9ad 	bl	8011048 <USBH_LL_GetURBState>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ccf2:	7bbb      	ldrb	r3, [r7, #14]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d102      	bne.n	800ccfe <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2209      	movs	r2, #9
 800ccfc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ccfe:	7bbb      	ldrb	r3, [r7, #14]
 800cd00:	2b05      	cmp	r3, #5
 800cd02:	d102      	bne.n	800cd0a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800cd04:	2303      	movs	r3, #3
 800cd06:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cd08:	e0d6      	b.n	800ceb8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800cd0a:	7bbb      	ldrb	r3, [r7, #14]
 800cd0c:	2b04      	cmp	r3, #4
 800cd0e:	f040 80d3 	bne.w	800ceb8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	220b      	movs	r2, #11
 800cd16:	761a      	strb	r2, [r3, #24]
      break;
 800cd18:	e0ce      	b.n	800ceb8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	6899      	ldr	r1, [r3, #8]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	899a      	ldrh	r2, [r3, #12]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	795b      	ldrb	r3, [r3, #5]
 800cd26:	2001      	movs	r0, #1
 800cd28:	9000      	str	r0, [sp, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 f8ea 	bl	800cf04 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cd36:	b29a      	uxth	r2, r3
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2206      	movs	r2, #6
 800cd40:	761a      	strb	r2, [r3, #24]
      break;
 800cd42:	e0c0      	b.n	800cec6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	795b      	ldrb	r3, [r3, #5]
 800cd48:	4619      	mov	r1, r3
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f004 f97c 	bl	8011048 <USBH_LL_GetURBState>
 800cd50:	4603      	mov	r3, r0
 800cd52:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cd54:	7bbb      	ldrb	r3, [r7, #14]
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d103      	bne.n	800cd62 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2207      	movs	r2, #7
 800cd5e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cd60:	e0ac      	b.n	800cebc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800cd62:	7bbb      	ldrb	r3, [r7, #14]
 800cd64:	2b05      	cmp	r3, #5
 800cd66:	d105      	bne.n	800cd74 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	220c      	movs	r2, #12
 800cd6c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800cd6e:	2303      	movs	r3, #3
 800cd70:	73fb      	strb	r3, [r7, #15]
      break;
 800cd72:	e0a3      	b.n	800cebc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cd74:	7bbb      	ldrb	r3, [r7, #14]
 800cd76:	2b02      	cmp	r3, #2
 800cd78:	d103      	bne.n	800cd82 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2205      	movs	r2, #5
 800cd7e:	761a      	strb	r2, [r3, #24]
      break;
 800cd80:	e09c      	b.n	800cebc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800cd82:	7bbb      	ldrb	r3, [r7, #14]
 800cd84:	2b04      	cmp	r3, #4
 800cd86:	f040 8099 	bne.w	800cebc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	220b      	movs	r2, #11
 800cd8e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800cd90:	2302      	movs	r3, #2
 800cd92:	73fb      	strb	r3, [r7, #15]
      break;
 800cd94:	e092      	b.n	800cebc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	791b      	ldrb	r3, [r3, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	2100      	movs	r1, #0
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f000 f8d5 	bl	800cf4e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cdaa:	b29a      	uxth	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2208      	movs	r2, #8
 800cdb4:	761a      	strb	r2, [r3, #24]

      break;
 800cdb6:	e086      	b.n	800cec6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	791b      	ldrb	r3, [r3, #4]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f004 f942 	bl	8011048 <USBH_LL_GetURBState>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cdc8:	7bbb      	ldrb	r3, [r7, #14]
 800cdca:	2b01      	cmp	r3, #1
 800cdcc:	d105      	bne.n	800cdda <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	220d      	movs	r2, #13
 800cdd2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cdd8:	e072      	b.n	800cec0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800cdda:	7bbb      	ldrb	r3, [r7, #14]
 800cddc:	2b04      	cmp	r3, #4
 800cdde:	d103      	bne.n	800cde8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	220b      	movs	r2, #11
 800cde4:	761a      	strb	r2, [r3, #24]
      break;
 800cde6:	e06b      	b.n	800cec0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800cde8:	7bbb      	ldrb	r3, [r7, #14]
 800cdea:	2b05      	cmp	r3, #5
 800cdec:	d168      	bne.n	800cec0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800cdee:	2303      	movs	r3, #3
 800cdf0:	73fb      	strb	r3, [r7, #15]
      break;
 800cdf2:	e065      	b.n	800cec0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	795b      	ldrb	r3, [r3, #5]
 800cdf8:	2201      	movs	r2, #1
 800cdfa:	9200      	str	r2, [sp, #0]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	2100      	movs	r1, #0
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f000 f87f 	bl	800cf04 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ce0c:	b29a      	uxth	r2, r3
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	220a      	movs	r2, #10
 800ce16:	761a      	strb	r2, [r3, #24]
      break;
 800ce18:	e055      	b.n	800cec6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	795b      	ldrb	r3, [r3, #5]
 800ce1e:	4619      	mov	r1, r3
 800ce20:	6878      	ldr	r0, [r7, #4]
 800ce22:	f004 f911 	bl	8011048 <USBH_LL_GetURBState>
 800ce26:	4603      	mov	r3, r0
 800ce28:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ce2a:	7bbb      	ldrb	r3, [r7, #14]
 800ce2c:	2b01      	cmp	r3, #1
 800ce2e:	d105      	bne.n	800ce3c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ce30:	2300      	movs	r3, #0
 800ce32:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	220d      	movs	r2, #13
 800ce38:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ce3a:	e043      	b.n	800cec4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ce3c:	7bbb      	ldrb	r3, [r7, #14]
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d103      	bne.n	800ce4a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2209      	movs	r2, #9
 800ce46:	761a      	strb	r2, [r3, #24]
      break;
 800ce48:	e03c      	b.n	800cec4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ce4a:	7bbb      	ldrb	r3, [r7, #14]
 800ce4c:	2b04      	cmp	r3, #4
 800ce4e:	d139      	bne.n	800cec4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	220b      	movs	r2, #11
 800ce54:	761a      	strb	r2, [r3, #24]
      break;
 800ce56:	e035      	b.n	800cec4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	7e5b      	ldrb	r3, [r3, #25]
 800ce5c:	3301      	adds	r3, #1
 800ce5e:	b2da      	uxtb	r2, r3
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	765a      	strb	r2, [r3, #25]
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	7e5b      	ldrb	r3, [r3, #25]
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d806      	bhi.n	800ce7a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	2201      	movs	r2, #1
 800ce76:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ce78:	e025      	b.n	800cec6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ce80:	2106      	movs	r1, #6
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2200      	movs	r2, #0
 800ce8a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	795b      	ldrb	r3, [r3, #5]
 800ce90:	4619      	mov	r1, r3
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 f90c 	bl	800d0b0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	791b      	ldrb	r3, [r3, #4]
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 f906 	bl	800d0b0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2200      	movs	r2, #0
 800cea8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ceaa:	2302      	movs	r3, #2
 800ceac:	73fb      	strb	r3, [r7, #15]
      break;
 800ceae:	e00a      	b.n	800cec6 <USBH_HandleControl+0x2de>

    default:
      break;
 800ceb0:	bf00      	nop
 800ceb2:	e008      	b.n	800cec6 <USBH_HandleControl+0x2de>
      break;
 800ceb4:	bf00      	nop
 800ceb6:	e006      	b.n	800cec6 <USBH_HandleControl+0x2de>
      break;
 800ceb8:	bf00      	nop
 800ceba:	e004      	b.n	800cec6 <USBH_HandleControl+0x2de>
      break;
 800cebc:	bf00      	nop
 800cebe:	e002      	b.n	800cec6 <USBH_HandleControl+0x2de>
      break;
 800cec0:	bf00      	nop
 800cec2:	e000      	b.n	800cec6 <USBH_HandleControl+0x2de>
      break;
 800cec4:	bf00      	nop
  }

  return status;
 800cec6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cec8:	4618      	mov	r0, r3
 800ceca:	3710      	adds	r7, #16
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}

0800ced0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b088      	sub	sp, #32
 800ced4:	af04      	add	r7, sp, #16
 800ced6:	60f8      	str	r0, [r7, #12]
 800ced8:	60b9      	str	r1, [r7, #8]
 800ceda:	4613      	mov	r3, r2
 800cedc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cede:	79f9      	ldrb	r1, [r7, #7]
 800cee0:	2300      	movs	r3, #0
 800cee2:	9303      	str	r3, [sp, #12]
 800cee4:	2308      	movs	r3, #8
 800cee6:	9302      	str	r3, [sp, #8]
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	9301      	str	r3, [sp, #4]
 800ceec:	2300      	movs	r3, #0
 800ceee:	9300      	str	r3, [sp, #0]
 800cef0:	2300      	movs	r3, #0
 800cef2:	2200      	movs	r2, #0
 800cef4:	68f8      	ldr	r0, [r7, #12]
 800cef6:	f004 f876 	bl	8010fe6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cefa:	2300      	movs	r3, #0
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b088      	sub	sp, #32
 800cf08:	af04      	add	r7, sp, #16
 800cf0a:	60f8      	str	r0, [r7, #12]
 800cf0c:	60b9      	str	r1, [r7, #8]
 800cf0e:	4611      	mov	r1, r2
 800cf10:	461a      	mov	r2, r3
 800cf12:	460b      	mov	r3, r1
 800cf14:	80fb      	strh	r3, [r7, #6]
 800cf16:	4613      	mov	r3, r2
 800cf18:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d001      	beq.n	800cf28 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cf24:	2300      	movs	r3, #0
 800cf26:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cf28:	7979      	ldrb	r1, [r7, #5]
 800cf2a:	7e3b      	ldrb	r3, [r7, #24]
 800cf2c:	9303      	str	r3, [sp, #12]
 800cf2e:	88fb      	ldrh	r3, [r7, #6]
 800cf30:	9302      	str	r3, [sp, #8]
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	9301      	str	r3, [sp, #4]
 800cf36:	2301      	movs	r3, #1
 800cf38:	9300      	str	r3, [sp, #0]
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	68f8      	ldr	r0, [r7, #12]
 800cf40:	f004 f851 	bl	8010fe6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cf44:	2300      	movs	r3, #0
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3710      	adds	r7, #16
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}

0800cf4e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cf4e:	b580      	push	{r7, lr}
 800cf50:	b088      	sub	sp, #32
 800cf52:	af04      	add	r7, sp, #16
 800cf54:	60f8      	str	r0, [r7, #12]
 800cf56:	60b9      	str	r1, [r7, #8]
 800cf58:	4611      	mov	r1, r2
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	80fb      	strh	r3, [r7, #6]
 800cf60:	4613      	mov	r3, r2
 800cf62:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cf64:	7979      	ldrb	r1, [r7, #5]
 800cf66:	2300      	movs	r3, #0
 800cf68:	9303      	str	r3, [sp, #12]
 800cf6a:	88fb      	ldrh	r3, [r7, #6]
 800cf6c:	9302      	str	r3, [sp, #8]
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	9301      	str	r3, [sp, #4]
 800cf72:	2301      	movs	r3, #1
 800cf74:	9300      	str	r3, [sp, #0]
 800cf76:	2300      	movs	r3, #0
 800cf78:	2201      	movs	r2, #1
 800cf7a:	68f8      	ldr	r0, [r7, #12]
 800cf7c:	f004 f833 	bl	8010fe6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cf80:	2300      	movs	r3, #0

}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3710      	adds	r7, #16
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b088      	sub	sp, #32
 800cf8e:	af04      	add	r7, sp, #16
 800cf90:	60f8      	str	r0, [r7, #12]
 800cf92:	60b9      	str	r1, [r7, #8]
 800cf94:	4611      	mov	r1, r2
 800cf96:	461a      	mov	r2, r3
 800cf98:	460b      	mov	r3, r1
 800cf9a:	80fb      	strh	r3, [r7, #6]
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d001      	beq.n	800cfae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cfae:	7979      	ldrb	r1, [r7, #5]
 800cfb0:	7e3b      	ldrb	r3, [r7, #24]
 800cfb2:	9303      	str	r3, [sp, #12]
 800cfb4:	88fb      	ldrh	r3, [r7, #6]
 800cfb6:	9302      	str	r3, [sp, #8]
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	9301      	str	r3, [sp, #4]
 800cfbc:	2301      	movs	r3, #1
 800cfbe:	9300      	str	r3, [sp, #0]
 800cfc0:	2302      	movs	r3, #2
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	68f8      	ldr	r0, [r7, #12]
 800cfc6:	f004 f80e 	bl	8010fe6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cfca:	2300      	movs	r3, #0
}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	3710      	adds	r7, #16
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	bd80      	pop	{r7, pc}

0800cfd4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b088      	sub	sp, #32
 800cfd8:	af04      	add	r7, sp, #16
 800cfda:	60f8      	str	r0, [r7, #12]
 800cfdc:	60b9      	str	r1, [r7, #8]
 800cfde:	4611      	mov	r1, r2
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	80fb      	strh	r3, [r7, #6]
 800cfe6:	4613      	mov	r3, r2
 800cfe8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cfea:	7979      	ldrb	r1, [r7, #5]
 800cfec:	2300      	movs	r3, #0
 800cfee:	9303      	str	r3, [sp, #12]
 800cff0:	88fb      	ldrh	r3, [r7, #6]
 800cff2:	9302      	str	r3, [sp, #8]
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	9301      	str	r3, [sp, #4]
 800cff8:	2301      	movs	r3, #1
 800cffa:	9300      	str	r3, [sp, #0]
 800cffc:	2302      	movs	r3, #2
 800cffe:	2201      	movs	r2, #1
 800d000:	68f8      	ldr	r0, [r7, #12]
 800d002:	f003 fff0 	bl	8010fe6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3710      	adds	r7, #16
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}

0800d010 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b086      	sub	sp, #24
 800d014:	af04      	add	r7, sp, #16
 800d016:	6078      	str	r0, [r7, #4]
 800d018:	4608      	mov	r0, r1
 800d01a:	4611      	mov	r1, r2
 800d01c:	461a      	mov	r2, r3
 800d01e:	4603      	mov	r3, r0
 800d020:	70fb      	strb	r3, [r7, #3]
 800d022:	460b      	mov	r3, r1
 800d024:	70bb      	strb	r3, [r7, #2]
 800d026:	4613      	mov	r3, r2
 800d028:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d02a:	7878      	ldrb	r0, [r7, #1]
 800d02c:	78ba      	ldrb	r2, [r7, #2]
 800d02e:	78f9      	ldrb	r1, [r7, #3]
 800d030:	8b3b      	ldrh	r3, [r7, #24]
 800d032:	9302      	str	r3, [sp, #8]
 800d034:	7d3b      	ldrb	r3, [r7, #20]
 800d036:	9301      	str	r3, [sp, #4]
 800d038:	7c3b      	ldrb	r3, [r7, #16]
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	4603      	mov	r3, r0
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f003 ff83 	bl	8010f4a <USBH_LL_OpenPipe>

  return USBH_OK;
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3708      	adds	r7, #8
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}

0800d04e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d04e:	b580      	push	{r7, lr}
 800d050:	b082      	sub	sp, #8
 800d052:	af00      	add	r7, sp, #0
 800d054:	6078      	str	r0, [r7, #4]
 800d056:	460b      	mov	r3, r1
 800d058:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d05a:	78fb      	ldrb	r3, [r7, #3]
 800d05c:	4619      	mov	r1, r3
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f003 ffa2 	bl	8010fa8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d064:	2300      	movs	r3, #0
}
 800d066:	4618      	mov	r0, r3
 800d068:	3708      	adds	r7, #8
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d06e:	b580      	push	{r7, lr}
 800d070:	b084      	sub	sp, #16
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
 800d076:	460b      	mov	r3, r1
 800d078:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d07a:	6878      	ldr	r0, [r7, #4]
 800d07c:	f000 f836 	bl	800d0ec <USBH_GetFreePipe>
 800d080:	4603      	mov	r3, r0
 800d082:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d084:	89fb      	ldrh	r3, [r7, #14]
 800d086:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d00a      	beq.n	800d0a4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d08e:	78fa      	ldrb	r2, [r7, #3]
 800d090:	89fb      	ldrh	r3, [r7, #14]
 800d092:	f003 030f 	and.w	r3, r3, #15
 800d096:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d09a:	6879      	ldr	r1, [r7, #4]
 800d09c:	33e0      	adds	r3, #224	; 0xe0
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	440b      	add	r3, r1
 800d0a2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d0a4:	89fb      	ldrh	r3, [r7, #14]
 800d0a6:	b2db      	uxtb	r3, r3
}
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	3710      	adds	r7, #16
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	bd80      	pop	{r7, pc}

0800d0b0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b083      	sub	sp, #12
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d0bc:	78fb      	ldrb	r3, [r7, #3]
 800d0be:	2b0f      	cmp	r3, #15
 800d0c0:	d80d      	bhi.n	800d0de <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d0c2:	78fb      	ldrb	r3, [r7, #3]
 800d0c4:	687a      	ldr	r2, [r7, #4]
 800d0c6:	33e0      	adds	r3, #224	; 0xe0
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	4413      	add	r3, r2
 800d0cc:	685a      	ldr	r2, [r3, #4]
 800d0ce:	78fb      	ldrb	r3, [r7, #3]
 800d0d0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d0d4:	6879      	ldr	r1, [r7, #4]
 800d0d6:	33e0      	adds	r3, #224	; 0xe0
 800d0d8:	009b      	lsls	r3, r3, #2
 800d0da:	440b      	add	r3, r1
 800d0dc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d0de:	2300      	movs	r3, #0
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	370c      	adds	r7, #12
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr

0800d0ec <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b085      	sub	sp, #20
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	73fb      	strb	r3, [r7, #15]
 800d0fc:	e00f      	b.n	800d11e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d0fe:	7bfb      	ldrb	r3, [r7, #15]
 800d100:	687a      	ldr	r2, [r7, #4]
 800d102:	33e0      	adds	r3, #224	; 0xe0
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	4413      	add	r3, r2
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d102      	bne.n	800d118 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d112:	7bfb      	ldrb	r3, [r7, #15]
 800d114:	b29b      	uxth	r3, r3
 800d116:	e007      	b.n	800d128 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d118:	7bfb      	ldrb	r3, [r7, #15]
 800d11a:	3301      	adds	r3, #1
 800d11c:	73fb      	strb	r3, [r7, #15]
 800d11e:	7bfb      	ldrb	r3, [r7, #15]
 800d120:	2b0f      	cmp	r3, #15
 800d122:	d9ec      	bls.n	800d0fe <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d124:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3714      	adds	r7, #20
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr

0800d134 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af00      	add	r7, sp, #0
 800d13a:	4603      	mov	r3, r0
 800d13c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d13e:	79fb      	ldrb	r3, [r7, #7]
 800d140:	4a08      	ldr	r2, [pc, #32]	; (800d164 <disk_status+0x30>)
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	4413      	add	r3, r2
 800d146:	685b      	ldr	r3, [r3, #4]
 800d148:	685b      	ldr	r3, [r3, #4]
 800d14a:	79fa      	ldrb	r2, [r7, #7]
 800d14c:	4905      	ldr	r1, [pc, #20]	; (800d164 <disk_status+0x30>)
 800d14e:	440a      	add	r2, r1
 800d150:	7a12      	ldrb	r2, [r2, #8]
 800d152:	4610      	mov	r0, r2
 800d154:	4798      	blx	r3
 800d156:	4603      	mov	r3, r0
 800d158:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}
 800d164:	20003270 	.word	0x20003270

0800d168 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b084      	sub	sp, #16
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	4603      	mov	r3, r0
 800d170:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d172:	2300      	movs	r3, #0
 800d174:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d176:	79fb      	ldrb	r3, [r7, #7]
 800d178:	4a0d      	ldr	r2, [pc, #52]	; (800d1b0 <disk_initialize+0x48>)
 800d17a:	5cd3      	ldrb	r3, [r2, r3]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d111      	bne.n	800d1a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d180:	79fb      	ldrb	r3, [r7, #7]
 800d182:	4a0b      	ldr	r2, [pc, #44]	; (800d1b0 <disk_initialize+0x48>)
 800d184:	2101      	movs	r1, #1
 800d186:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d188:	79fb      	ldrb	r3, [r7, #7]
 800d18a:	4a09      	ldr	r2, [pc, #36]	; (800d1b0 <disk_initialize+0x48>)
 800d18c:	009b      	lsls	r3, r3, #2
 800d18e:	4413      	add	r3, r2
 800d190:	685b      	ldr	r3, [r3, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	79fa      	ldrb	r2, [r7, #7]
 800d196:	4906      	ldr	r1, [pc, #24]	; (800d1b0 <disk_initialize+0x48>)
 800d198:	440a      	add	r2, r1
 800d19a:	7a12      	ldrb	r2, [r2, #8]
 800d19c:	4610      	mov	r0, r2
 800d19e:	4798      	blx	r3
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d1a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3710      	adds	r7, #16
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	20003270 	.word	0x20003270

0800d1b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d1b4:	b590      	push	{r4, r7, lr}
 800d1b6:	b087      	sub	sp, #28
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	60b9      	str	r1, [r7, #8]
 800d1bc:	607a      	str	r2, [r7, #4]
 800d1be:	603b      	str	r3, [r7, #0]
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d1c4:	7bfb      	ldrb	r3, [r7, #15]
 800d1c6:	4a0a      	ldr	r2, [pc, #40]	; (800d1f0 <disk_read+0x3c>)
 800d1c8:	009b      	lsls	r3, r3, #2
 800d1ca:	4413      	add	r3, r2
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	689c      	ldr	r4, [r3, #8]
 800d1d0:	7bfb      	ldrb	r3, [r7, #15]
 800d1d2:	4a07      	ldr	r2, [pc, #28]	; (800d1f0 <disk_read+0x3c>)
 800d1d4:	4413      	add	r3, r2
 800d1d6:	7a18      	ldrb	r0, [r3, #8]
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	68b9      	ldr	r1, [r7, #8]
 800d1de:	47a0      	blx	r4
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	75fb      	strb	r3, [r7, #23]
  return res;
 800d1e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	371c      	adds	r7, #28
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd90      	pop	{r4, r7, pc}
 800d1ee:	bf00      	nop
 800d1f0:	20003270 	.word	0x20003270

0800d1f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d1f4:	b590      	push	{r4, r7, lr}
 800d1f6:	b087      	sub	sp, #28
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	60b9      	str	r1, [r7, #8]
 800d1fc:	607a      	str	r2, [r7, #4]
 800d1fe:	603b      	str	r3, [r7, #0]
 800d200:	4603      	mov	r3, r0
 800d202:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d204:	7bfb      	ldrb	r3, [r7, #15]
 800d206:	4a0a      	ldr	r2, [pc, #40]	; (800d230 <disk_write+0x3c>)
 800d208:	009b      	lsls	r3, r3, #2
 800d20a:	4413      	add	r3, r2
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	68dc      	ldr	r4, [r3, #12]
 800d210:	7bfb      	ldrb	r3, [r7, #15]
 800d212:	4a07      	ldr	r2, [pc, #28]	; (800d230 <disk_write+0x3c>)
 800d214:	4413      	add	r3, r2
 800d216:	7a18      	ldrb	r0, [r3, #8]
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	687a      	ldr	r2, [r7, #4]
 800d21c:	68b9      	ldr	r1, [r7, #8]
 800d21e:	47a0      	blx	r4
 800d220:	4603      	mov	r3, r0
 800d222:	75fb      	strb	r3, [r7, #23]
  return res;
 800d224:	7dfb      	ldrb	r3, [r7, #23]
}
 800d226:	4618      	mov	r0, r3
 800d228:	371c      	adds	r7, #28
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd90      	pop	{r4, r7, pc}
 800d22e:	bf00      	nop
 800d230:	20003270 	.word	0x20003270

0800d234 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b084      	sub	sp, #16
 800d238:	af00      	add	r7, sp, #0
 800d23a:	4603      	mov	r3, r0
 800d23c:	603a      	str	r2, [r7, #0]
 800d23e:	71fb      	strb	r3, [r7, #7]
 800d240:	460b      	mov	r3, r1
 800d242:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d244:	79fb      	ldrb	r3, [r7, #7]
 800d246:	4a09      	ldr	r2, [pc, #36]	; (800d26c <disk_ioctl+0x38>)
 800d248:	009b      	lsls	r3, r3, #2
 800d24a:	4413      	add	r3, r2
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	691b      	ldr	r3, [r3, #16]
 800d250:	79fa      	ldrb	r2, [r7, #7]
 800d252:	4906      	ldr	r1, [pc, #24]	; (800d26c <disk_ioctl+0x38>)
 800d254:	440a      	add	r2, r1
 800d256:	7a10      	ldrb	r0, [r2, #8]
 800d258:	79b9      	ldrb	r1, [r7, #6]
 800d25a:	683a      	ldr	r2, [r7, #0]
 800d25c:	4798      	blx	r3
 800d25e:	4603      	mov	r3, r0
 800d260:	73fb      	strb	r3, [r7, #15]
  return res;
 800d262:	7bfb      	ldrb	r3, [r7, #15]
}
 800d264:	4618      	mov	r0, r3
 800d266:	3710      	adds	r7, #16
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}
 800d26c:	20003270 	.word	0x20003270

0800d270 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d270:	b480      	push	{r7}
 800d272:	b085      	sub	sp, #20
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	3301      	adds	r3, #1
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d280:	89fb      	ldrh	r3, [r7, #14]
 800d282:	021b      	lsls	r3, r3, #8
 800d284:	b21a      	sxth	r2, r3
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	b21b      	sxth	r3, r3
 800d28c:	4313      	orrs	r3, r2
 800d28e:	b21b      	sxth	r3, r3
 800d290:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d292:	89fb      	ldrh	r3, [r7, #14]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3714      	adds	r7, #20
 800d298:	46bd      	mov	sp, r7
 800d29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29e:	4770      	bx	lr

0800d2a0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	b085      	sub	sp, #20
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	3303      	adds	r3, #3
 800d2ac:	781b      	ldrb	r3, [r3, #0]
 800d2ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	021b      	lsls	r3, r3, #8
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	3202      	adds	r2, #2
 800d2b8:	7812      	ldrb	r2, [r2, #0]
 800d2ba:	4313      	orrs	r3, r2
 800d2bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	021b      	lsls	r3, r3, #8
 800d2c2:	687a      	ldr	r2, [r7, #4]
 800d2c4:	3201      	adds	r2, #1
 800d2c6:	7812      	ldrb	r2, [r2, #0]
 800d2c8:	4313      	orrs	r3, r2
 800d2ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	021b      	lsls	r3, r3, #8
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	7812      	ldrb	r2, [r2, #0]
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	60fb      	str	r3, [r7, #12]
	return rv;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3714      	adds	r7, #20
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr

0800d2e6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d2e6:	b480      	push	{r7}
 800d2e8:	b083      	sub	sp, #12
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
 800d2ee:	460b      	mov	r3, r1
 800d2f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	1c5a      	adds	r2, r3, #1
 800d2f6:	607a      	str	r2, [r7, #4]
 800d2f8:	887a      	ldrh	r2, [r7, #2]
 800d2fa:	b2d2      	uxtb	r2, r2
 800d2fc:	701a      	strb	r2, [r3, #0]
 800d2fe:	887b      	ldrh	r3, [r7, #2]
 800d300:	0a1b      	lsrs	r3, r3, #8
 800d302:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	1c5a      	adds	r2, r3, #1
 800d308:	607a      	str	r2, [r7, #4]
 800d30a:	887a      	ldrh	r2, [r7, #2]
 800d30c:	b2d2      	uxtb	r2, r2
 800d30e:	701a      	strb	r2, [r3, #0]
}
 800d310:	bf00      	nop
 800d312:	370c      	adds	r7, #12
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr

0800d31c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	1c5a      	adds	r2, r3, #1
 800d32a:	607a      	str	r2, [r7, #4]
 800d32c:	683a      	ldr	r2, [r7, #0]
 800d32e:	b2d2      	uxtb	r2, r2
 800d330:	701a      	strb	r2, [r3, #0]
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	0a1b      	lsrs	r3, r3, #8
 800d336:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	1c5a      	adds	r2, r3, #1
 800d33c:	607a      	str	r2, [r7, #4]
 800d33e:	683a      	ldr	r2, [r7, #0]
 800d340:	b2d2      	uxtb	r2, r2
 800d342:	701a      	strb	r2, [r3, #0]
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	0a1b      	lsrs	r3, r3, #8
 800d348:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	1c5a      	adds	r2, r3, #1
 800d34e:	607a      	str	r2, [r7, #4]
 800d350:	683a      	ldr	r2, [r7, #0]
 800d352:	b2d2      	uxtb	r2, r2
 800d354:	701a      	strb	r2, [r3, #0]
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	0a1b      	lsrs	r3, r3, #8
 800d35a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	1c5a      	adds	r2, r3, #1
 800d360:	607a      	str	r2, [r7, #4]
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	b2d2      	uxtb	r2, r2
 800d366:	701a      	strb	r2, [r3, #0]
}
 800d368:	bf00      	nop
 800d36a:	370c      	adds	r7, #12
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d374:	b480      	push	{r7}
 800d376:	b087      	sub	sp, #28
 800d378:	af00      	add	r7, sp, #0
 800d37a:	60f8      	str	r0, [r7, #12]
 800d37c:	60b9      	str	r1, [r7, #8]
 800d37e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00d      	beq.n	800d3aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d38e:	693a      	ldr	r2, [r7, #16]
 800d390:	1c53      	adds	r3, r2, #1
 800d392:	613b      	str	r3, [r7, #16]
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	1c59      	adds	r1, r3, #1
 800d398:	6179      	str	r1, [r7, #20]
 800d39a:	7812      	ldrb	r2, [r2, #0]
 800d39c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	3b01      	subs	r3, #1
 800d3a2:	607b      	str	r3, [r7, #4]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d1f1      	bne.n	800d38e <mem_cpy+0x1a>
	}
}
 800d3aa:	bf00      	nop
 800d3ac:	371c      	adds	r7, #28
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b4:	4770      	bx	lr

0800d3b6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d3b6:	b480      	push	{r7}
 800d3b8:	b087      	sub	sp, #28
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	60f8      	str	r0, [r7, #12]
 800d3be:	60b9      	str	r1, [r7, #8]
 800d3c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	1c5a      	adds	r2, r3, #1
 800d3ca:	617a      	str	r2, [r7, #20]
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	b2d2      	uxtb	r2, r2
 800d3d0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	607b      	str	r3, [r7, #4]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d1f3      	bne.n	800d3c6 <mem_set+0x10>
}
 800d3de:	bf00      	nop
 800d3e0:	bf00      	nop
 800d3e2:	371c      	adds	r7, #28
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr

0800d3ec <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d3ec:	b480      	push	{r7}
 800d3ee:	b089      	sub	sp, #36	; 0x24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	60f8      	str	r0, [r7, #12]
 800d3f4:	60b9      	str	r1, [r7, #8]
 800d3f6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	61fb      	str	r3, [r7, #28]
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d400:	2300      	movs	r3, #0
 800d402:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d404:	69fb      	ldr	r3, [r7, #28]
 800d406:	1c5a      	adds	r2, r3, #1
 800d408:	61fa      	str	r2, [r7, #28]
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	4619      	mov	r1, r3
 800d40e:	69bb      	ldr	r3, [r7, #24]
 800d410:	1c5a      	adds	r2, r3, #1
 800d412:	61ba      	str	r2, [r7, #24]
 800d414:	781b      	ldrb	r3, [r3, #0]
 800d416:	1acb      	subs	r3, r1, r3
 800d418:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	3b01      	subs	r3, #1
 800d41e:	607b      	str	r3, [r7, #4]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d002      	beq.n	800d42c <mem_cmp+0x40>
 800d426:	697b      	ldr	r3, [r7, #20]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d0eb      	beq.n	800d404 <mem_cmp+0x18>

	return r;
 800d42c:	697b      	ldr	r3, [r7, #20]
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3724      	adds	r7, #36	; 0x24
 800d432:	46bd      	mov	sp, r7
 800d434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d438:	4770      	bx	lr

0800d43a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d43a:	b480      	push	{r7}
 800d43c:	b083      	sub	sp, #12
 800d43e:	af00      	add	r7, sp, #0
 800d440:	6078      	str	r0, [r7, #4]
 800d442:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d444:	e002      	b.n	800d44c <chk_chr+0x12>
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	3301      	adds	r3, #1
 800d44a:	607b      	str	r3, [r7, #4]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d005      	beq.n	800d460 <chk_chr+0x26>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	781b      	ldrb	r3, [r3, #0]
 800d458:	461a      	mov	r2, r3
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d1f2      	bne.n	800d446 <chk_chr+0xc>
	return *str;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	781b      	ldrb	r3, [r3, #0]
}
 800d464:	4618      	mov	r0, r3
 800d466:	370c      	adds	r7, #12
 800d468:	46bd      	mov	sp, r7
 800d46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46e:	4770      	bx	lr

0800d470 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d470:	b480      	push	{r7}
 800d472:	b085      	sub	sp, #20
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
 800d478:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d47a:	2300      	movs	r3, #0
 800d47c:	60bb      	str	r3, [r7, #8]
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	60fb      	str	r3, [r7, #12]
 800d482:	e029      	b.n	800d4d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d484:	4a27      	ldr	r2, [pc, #156]	; (800d524 <chk_lock+0xb4>)
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	011b      	lsls	r3, r3, #4
 800d48a:	4413      	add	r3, r2
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d01d      	beq.n	800d4ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d492:	4a24      	ldr	r2, [pc, #144]	; (800d524 <chk_lock+0xb4>)
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	011b      	lsls	r3, r3, #4
 800d498:	4413      	add	r3, r2
 800d49a:	681a      	ldr	r2, [r3, #0]
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d116      	bne.n	800d4d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d4a4:	4a1f      	ldr	r2, [pc, #124]	; (800d524 <chk_lock+0xb4>)
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	011b      	lsls	r3, r3, #4
 800d4aa:	4413      	add	r3, r2
 800d4ac:	3304      	adds	r3, #4
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	d10c      	bne.n	800d4d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d4b8:	4a1a      	ldr	r2, [pc, #104]	; (800d524 <chk_lock+0xb4>)
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	011b      	lsls	r3, r3, #4
 800d4be:	4413      	add	r3, r2
 800d4c0:	3308      	adds	r3, #8
 800d4c2:	681a      	ldr	r2, [r3, #0]
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d102      	bne.n	800d4d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d4cc:	e007      	b.n	800d4de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	60fb      	str	r3, [r7, #12]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d9d2      	bls.n	800d484 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d109      	bne.n	800d4f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d102      	bne.n	800d4f0 <chk_lock+0x80>
 800d4ea:	683b      	ldr	r3, [r7, #0]
 800d4ec:	2b02      	cmp	r3, #2
 800d4ee:	d101      	bne.n	800d4f4 <chk_lock+0x84>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	e010      	b.n	800d516 <chk_lock+0xa6>
 800d4f4:	2312      	movs	r3, #18
 800d4f6:	e00e      	b.n	800d516 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d108      	bne.n	800d510 <chk_lock+0xa0>
 800d4fe:	4a09      	ldr	r2, [pc, #36]	; (800d524 <chk_lock+0xb4>)
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	011b      	lsls	r3, r3, #4
 800d504:	4413      	add	r3, r2
 800d506:	330c      	adds	r3, #12
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d50e:	d101      	bne.n	800d514 <chk_lock+0xa4>
 800d510:	2310      	movs	r3, #16
 800d512:	e000      	b.n	800d516 <chk_lock+0xa6>
 800d514:	2300      	movs	r3, #0
}
 800d516:	4618      	mov	r0, r3
 800d518:	3714      	adds	r7, #20
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	20003050 	.word	0x20003050

0800d528 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d528:	b480      	push	{r7}
 800d52a:	b083      	sub	sp, #12
 800d52c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d52e:	2300      	movs	r3, #0
 800d530:	607b      	str	r3, [r7, #4]
 800d532:	e002      	b.n	800d53a <enq_lock+0x12>
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	3301      	adds	r3, #1
 800d538:	607b      	str	r3, [r7, #4]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2b01      	cmp	r3, #1
 800d53e:	d806      	bhi.n	800d54e <enq_lock+0x26>
 800d540:	4a09      	ldr	r2, [pc, #36]	; (800d568 <enq_lock+0x40>)
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	011b      	lsls	r3, r3, #4
 800d546:	4413      	add	r3, r2
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d1f2      	bne.n	800d534 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2b02      	cmp	r3, #2
 800d552:	bf14      	ite	ne
 800d554:	2301      	movne	r3, #1
 800d556:	2300      	moveq	r3, #0
 800d558:	b2db      	uxtb	r3, r3
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	370c      	adds	r7, #12
 800d55e:	46bd      	mov	sp, r7
 800d560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d564:	4770      	bx	lr
 800d566:	bf00      	nop
 800d568:	20003050 	.word	0x20003050

0800d56c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d56c:	b480      	push	{r7}
 800d56e:	b085      	sub	sp, #20
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
 800d574:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d576:	2300      	movs	r3, #0
 800d578:	60fb      	str	r3, [r7, #12]
 800d57a:	e01f      	b.n	800d5bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d57c:	4a41      	ldr	r2, [pc, #260]	; (800d684 <inc_lock+0x118>)
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	011b      	lsls	r3, r3, #4
 800d582:	4413      	add	r3, r2
 800d584:	681a      	ldr	r2, [r3, #0]
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d113      	bne.n	800d5b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d58e:	4a3d      	ldr	r2, [pc, #244]	; (800d684 <inc_lock+0x118>)
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	011b      	lsls	r3, r3, #4
 800d594:	4413      	add	r3, r2
 800d596:	3304      	adds	r3, #4
 800d598:	681a      	ldr	r2, [r3, #0]
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d109      	bne.n	800d5b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d5a2:	4a38      	ldr	r2, [pc, #224]	; (800d684 <inc_lock+0x118>)
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	011b      	lsls	r3, r3, #4
 800d5a8:	4413      	add	r3, r2
 800d5aa:	3308      	adds	r3, #8
 800d5ac:	681a      	ldr	r2, [r3, #0]
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d006      	beq.n	800d5c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	60fb      	str	r3, [r7, #12]
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2b01      	cmp	r3, #1
 800d5c0:	d9dc      	bls.n	800d57c <inc_lock+0x10>
 800d5c2:	e000      	b.n	800d5c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d5c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	2b02      	cmp	r3, #2
 800d5ca:	d132      	bne.n	800d632 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	60fb      	str	r3, [r7, #12]
 800d5d0:	e002      	b.n	800d5d8 <inc_lock+0x6c>
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	3301      	adds	r3, #1
 800d5d6:	60fb      	str	r3, [r7, #12]
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2b01      	cmp	r3, #1
 800d5dc:	d806      	bhi.n	800d5ec <inc_lock+0x80>
 800d5de:	4a29      	ldr	r2, [pc, #164]	; (800d684 <inc_lock+0x118>)
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	011b      	lsls	r3, r3, #4
 800d5e4:	4413      	add	r3, r2
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d1f2      	bne.n	800d5d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	2b02      	cmp	r3, #2
 800d5f0:	d101      	bne.n	800d5f6 <inc_lock+0x8a>
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	e040      	b.n	800d678 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681a      	ldr	r2, [r3, #0]
 800d5fa:	4922      	ldr	r1, [pc, #136]	; (800d684 <inc_lock+0x118>)
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	011b      	lsls	r3, r3, #4
 800d600:	440b      	add	r3, r1
 800d602:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	689a      	ldr	r2, [r3, #8]
 800d608:	491e      	ldr	r1, [pc, #120]	; (800d684 <inc_lock+0x118>)
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	011b      	lsls	r3, r3, #4
 800d60e:	440b      	add	r3, r1
 800d610:	3304      	adds	r3, #4
 800d612:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	695a      	ldr	r2, [r3, #20]
 800d618:	491a      	ldr	r1, [pc, #104]	; (800d684 <inc_lock+0x118>)
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	011b      	lsls	r3, r3, #4
 800d61e:	440b      	add	r3, r1
 800d620:	3308      	adds	r3, #8
 800d622:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d624:	4a17      	ldr	r2, [pc, #92]	; (800d684 <inc_lock+0x118>)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	011b      	lsls	r3, r3, #4
 800d62a:	4413      	add	r3, r2
 800d62c:	330c      	adds	r3, #12
 800d62e:	2200      	movs	r2, #0
 800d630:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d009      	beq.n	800d64c <inc_lock+0xe0>
 800d638:	4a12      	ldr	r2, [pc, #72]	; (800d684 <inc_lock+0x118>)
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	011b      	lsls	r3, r3, #4
 800d63e:	4413      	add	r3, r2
 800d640:	330c      	adds	r3, #12
 800d642:	881b      	ldrh	r3, [r3, #0]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d001      	beq.n	800d64c <inc_lock+0xe0>
 800d648:	2300      	movs	r3, #0
 800d64a:	e015      	b.n	800d678 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d108      	bne.n	800d664 <inc_lock+0xf8>
 800d652:	4a0c      	ldr	r2, [pc, #48]	; (800d684 <inc_lock+0x118>)
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	011b      	lsls	r3, r3, #4
 800d658:	4413      	add	r3, r2
 800d65a:	330c      	adds	r3, #12
 800d65c:	881b      	ldrh	r3, [r3, #0]
 800d65e:	3301      	adds	r3, #1
 800d660:	b29a      	uxth	r2, r3
 800d662:	e001      	b.n	800d668 <inc_lock+0xfc>
 800d664:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d668:	4906      	ldr	r1, [pc, #24]	; (800d684 <inc_lock+0x118>)
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	011b      	lsls	r3, r3, #4
 800d66e:	440b      	add	r3, r1
 800d670:	330c      	adds	r3, #12
 800d672:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	3301      	adds	r3, #1
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3714      	adds	r7, #20
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr
 800d684:	20003050 	.word	0x20003050

0800d688 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d688:	b480      	push	{r7}
 800d68a:	b085      	sub	sp, #20
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	3b01      	subs	r3, #1
 800d694:	607b      	str	r3, [r7, #4]
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2b01      	cmp	r3, #1
 800d69a:	d825      	bhi.n	800d6e8 <dec_lock+0x60>
		n = Files[i].ctr;
 800d69c:	4a17      	ldr	r2, [pc, #92]	; (800d6fc <dec_lock+0x74>)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	011b      	lsls	r3, r3, #4
 800d6a2:	4413      	add	r3, r2
 800d6a4:	330c      	adds	r3, #12
 800d6a6:	881b      	ldrh	r3, [r3, #0]
 800d6a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d6aa:	89fb      	ldrh	r3, [r7, #14]
 800d6ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d6b0:	d101      	bne.n	800d6b6 <dec_lock+0x2e>
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d6b6:	89fb      	ldrh	r3, [r7, #14]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d002      	beq.n	800d6c2 <dec_lock+0x3a>
 800d6bc:	89fb      	ldrh	r3, [r7, #14]
 800d6be:	3b01      	subs	r3, #1
 800d6c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d6c2:	4a0e      	ldr	r2, [pc, #56]	; (800d6fc <dec_lock+0x74>)
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	011b      	lsls	r3, r3, #4
 800d6c8:	4413      	add	r3, r2
 800d6ca:	330c      	adds	r3, #12
 800d6cc:	89fa      	ldrh	r2, [r7, #14]
 800d6ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d6d0:	89fb      	ldrh	r3, [r7, #14]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d105      	bne.n	800d6e2 <dec_lock+0x5a>
 800d6d6:	4a09      	ldr	r2, [pc, #36]	; (800d6fc <dec_lock+0x74>)
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	011b      	lsls	r3, r3, #4
 800d6dc:	4413      	add	r3, r2
 800d6de:	2200      	movs	r2, #0
 800d6e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	737b      	strb	r3, [r7, #13]
 800d6e6:	e001      	b.n	800d6ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d6e8:	2302      	movs	r3, #2
 800d6ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d6ec:	7b7b      	ldrb	r3, [r7, #13]
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3714      	adds	r7, #20
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f8:	4770      	bx	lr
 800d6fa:	bf00      	nop
 800d6fc:	20003050 	.word	0x20003050

0800d700 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d700:	b480      	push	{r7}
 800d702:	b085      	sub	sp, #20
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d708:	2300      	movs	r3, #0
 800d70a:	60fb      	str	r3, [r7, #12]
 800d70c:	e010      	b.n	800d730 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d70e:	4a0d      	ldr	r2, [pc, #52]	; (800d744 <clear_lock+0x44>)
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	011b      	lsls	r3, r3, #4
 800d714:	4413      	add	r3, r2
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	687a      	ldr	r2, [r7, #4]
 800d71a:	429a      	cmp	r2, r3
 800d71c:	d105      	bne.n	800d72a <clear_lock+0x2a>
 800d71e:	4a09      	ldr	r2, [pc, #36]	; (800d744 <clear_lock+0x44>)
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	011b      	lsls	r3, r3, #4
 800d724:	4413      	add	r3, r2
 800d726:	2200      	movs	r2, #0
 800d728:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	3301      	adds	r3, #1
 800d72e:	60fb      	str	r3, [r7, #12]
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b01      	cmp	r3, #1
 800d734:	d9eb      	bls.n	800d70e <clear_lock+0xe>
	}
}
 800d736:	bf00      	nop
 800d738:	bf00      	nop
 800d73a:	3714      	adds	r7, #20
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr
 800d744:	20003050 	.word	0x20003050

0800d748 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b086      	sub	sp, #24
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d750:	2300      	movs	r3, #0
 800d752:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	78db      	ldrb	r3, [r3, #3]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d034      	beq.n	800d7c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d760:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	7858      	ldrb	r0, [r3, #1]
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d76c:	2301      	movs	r3, #1
 800d76e:	697a      	ldr	r2, [r7, #20]
 800d770:	f7ff fd40 	bl	800d1f4 <disk_write>
 800d774:	4603      	mov	r3, r0
 800d776:	2b00      	cmp	r3, #0
 800d778:	d002      	beq.n	800d780 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d77a:	2301      	movs	r3, #1
 800d77c:	73fb      	strb	r3, [r7, #15]
 800d77e:	e022      	b.n	800d7c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2200      	movs	r2, #0
 800d784:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d78a:	697a      	ldr	r2, [r7, #20]
 800d78c:	1ad2      	subs	r2, r2, r3
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	6a1b      	ldr	r3, [r3, #32]
 800d792:	429a      	cmp	r2, r3
 800d794:	d217      	bcs.n	800d7c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	789b      	ldrb	r3, [r3, #2]
 800d79a:	613b      	str	r3, [r7, #16]
 800d79c:	e010      	b.n	800d7c0 <sync_window+0x78>
					wsect += fs->fsize;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	6a1b      	ldr	r3, [r3, #32]
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	7858      	ldrb	r0, [r3, #1]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	697a      	ldr	r2, [r7, #20]
 800d7b6:	f7ff fd1d 	bl	800d1f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	3b01      	subs	r3, #1
 800d7be:	613b      	str	r3, [r7, #16]
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2b01      	cmp	r3, #1
 800d7c4:	d8eb      	bhi.n	800d79e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d7c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	3718      	adds	r7, #24
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b084      	sub	sp, #16
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7e2:	683a      	ldr	r2, [r7, #0]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d01b      	beq.n	800d820 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f7ff ffad 	bl	800d748 <sync_window>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d7f2:	7bfb      	ldrb	r3, [r7, #15]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d113      	bne.n	800d820 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	7858      	ldrb	r0, [r3, #1]
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d802:	2301      	movs	r3, #1
 800d804:	683a      	ldr	r2, [r7, #0]
 800d806:	f7ff fcd5 	bl	800d1b4 <disk_read>
 800d80a:	4603      	mov	r3, r0
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d004      	beq.n	800d81a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d810:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d814:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d816:	2301      	movs	r3, #1
 800d818:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	683a      	ldr	r2, [r7, #0]
 800d81e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800d820:	7bfb      	ldrb	r3, [r7, #15]
}
 800d822:	4618      	mov	r0, r3
 800d824:	3710      	adds	r7, #16
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
	...

0800d82c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d82c:	b580      	push	{r7, lr}
 800d82e:	b084      	sub	sp, #16
 800d830:	af00      	add	r7, sp, #0
 800d832:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d834:	6878      	ldr	r0, [r7, #4]
 800d836:	f7ff ff87 	bl	800d748 <sync_window>
 800d83a:	4603      	mov	r3, r0
 800d83c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d83e:	7bfb      	ldrb	r3, [r7, #15]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d159      	bne.n	800d8f8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	2b03      	cmp	r3, #3
 800d84a:	d149      	bne.n	800d8e0 <sync_fs+0xb4>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	791b      	ldrb	r3, [r3, #4]
 800d850:	2b01      	cmp	r3, #1
 800d852:	d145      	bne.n	800d8e0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	899b      	ldrh	r3, [r3, #12]
 800d85e:	461a      	mov	r2, r3
 800d860:	2100      	movs	r1, #0
 800d862:	f7ff fda8 	bl	800d3b6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	3338      	adds	r3, #56	; 0x38
 800d86a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d86e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d872:	4618      	mov	r0, r3
 800d874:	f7ff fd37 	bl	800d2e6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	3338      	adds	r3, #56	; 0x38
 800d87c:	4921      	ldr	r1, [pc, #132]	; (800d904 <sync_fs+0xd8>)
 800d87e:	4618      	mov	r0, r3
 800d880:	f7ff fd4c 	bl	800d31c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	3338      	adds	r3, #56	; 0x38
 800d888:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d88c:	491e      	ldr	r1, [pc, #120]	; (800d908 <sync_fs+0xdc>)
 800d88e:	4618      	mov	r0, r3
 800d890:	f7ff fd44 	bl	800d31c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	3338      	adds	r3, #56	; 0x38
 800d898:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	699b      	ldr	r3, [r3, #24]
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	4610      	mov	r0, r2
 800d8a4:	f7ff fd3a 	bl	800d31c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	3338      	adds	r3, #56	; 0x38
 800d8ac:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	695b      	ldr	r3, [r3, #20]
 800d8b4:	4619      	mov	r1, r3
 800d8b6:	4610      	mov	r0, r2
 800d8b8:	f7ff fd30 	bl	800d31c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8c0:	1c5a      	adds	r2, r3, #1
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	7858      	ldrb	r0, [r3, #1]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	f7ff fc8d 	bl	800d1f4 <disk_write>
			fs->fsi_flag = 0;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	785b      	ldrb	r3, [r3, #1]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	2100      	movs	r1, #0
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	f7ff fca3 	bl	800d234 <disk_ioctl>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d001      	beq.n	800d8f8 <sync_fs+0xcc>
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3710      	adds	r7, #16
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}
 800d902:	bf00      	nop
 800d904:	41615252 	.word	0x41615252
 800d908:	61417272 	.word	0x61417272

0800d90c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d90c:	b480      	push	{r7}
 800d90e:	b083      	sub	sp, #12
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	3b02      	subs	r3, #2
 800d91a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	69db      	ldr	r3, [r3, #28]
 800d920:	3b02      	subs	r3, #2
 800d922:	683a      	ldr	r2, [r7, #0]
 800d924:	429a      	cmp	r2, r3
 800d926:	d301      	bcc.n	800d92c <clust2sect+0x20>
 800d928:	2300      	movs	r3, #0
 800d92a:	e008      	b.n	800d93e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	895b      	ldrh	r3, [r3, #10]
 800d930:	461a      	mov	r2, r3
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	fb03 f202 	mul.w	r2, r3, r2
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d93c:	4413      	add	r3, r2
}
 800d93e:	4618      	mov	r0, r3
 800d940:	370c      	adds	r7, #12
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr

0800d94a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d94a:	b580      	push	{r7, lr}
 800d94c:	b086      	sub	sp, #24
 800d94e:	af00      	add	r7, sp, #0
 800d950:	6078      	str	r0, [r7, #4]
 800d952:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	d904      	bls.n	800d96a <get_fat+0x20>
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	69db      	ldr	r3, [r3, #28]
 800d964:	683a      	ldr	r2, [r7, #0]
 800d966:	429a      	cmp	r2, r3
 800d968:	d302      	bcc.n	800d970 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d96a:	2301      	movs	r3, #1
 800d96c:	617b      	str	r3, [r7, #20]
 800d96e:	e0bb      	b.n	800dae8 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d970:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d974:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	781b      	ldrb	r3, [r3, #0]
 800d97a:	2b03      	cmp	r3, #3
 800d97c:	f000 8083 	beq.w	800da86 <get_fat+0x13c>
 800d980:	2b03      	cmp	r3, #3
 800d982:	f300 80a7 	bgt.w	800dad4 <get_fat+0x18a>
 800d986:	2b01      	cmp	r3, #1
 800d988:	d002      	beq.n	800d990 <get_fat+0x46>
 800d98a:	2b02      	cmp	r3, #2
 800d98c:	d056      	beq.n	800da3c <get_fat+0xf2>
 800d98e:	e0a1      	b.n	800dad4 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	60fb      	str	r3, [r7, #12]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	085b      	lsrs	r3, r3, #1
 800d998:	68fa      	ldr	r2, [r7, #12]
 800d99a:	4413      	add	r3, r2
 800d99c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	899b      	ldrh	r3, [r3, #12]
 800d9a6:	4619      	mov	r1, r3
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	fbb3 f3f1 	udiv	r3, r3, r1
 800d9ae:	4413      	add	r3, r2
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	6938      	ldr	r0, [r7, #16]
 800d9b4:	f7ff ff0c 	bl	800d7d0 <move_window>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	f040 808d 	bne.w	800dada <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	1c5a      	adds	r2, r3, #1
 800d9c4:	60fa      	str	r2, [r7, #12]
 800d9c6:	693a      	ldr	r2, [r7, #16]
 800d9c8:	8992      	ldrh	r2, [r2, #12]
 800d9ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800d9ce:	fb01 f202 	mul.w	r2, r1, r2
 800d9d2:	1a9b      	subs	r3, r3, r2
 800d9d4:	693a      	ldr	r2, [r7, #16]
 800d9d6:	4413      	add	r3, r2
 800d9d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d9dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d9de:	693b      	ldr	r3, [r7, #16]
 800d9e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d9e2:	693b      	ldr	r3, [r7, #16]
 800d9e4:	899b      	ldrh	r3, [r3, #12]
 800d9e6:	4619      	mov	r1, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	fbb3 f3f1 	udiv	r3, r3, r1
 800d9ee:	4413      	add	r3, r2
 800d9f0:	4619      	mov	r1, r3
 800d9f2:	6938      	ldr	r0, [r7, #16]
 800d9f4:	f7ff feec 	bl	800d7d0 <move_window>
 800d9f8:	4603      	mov	r3, r0
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d16f      	bne.n	800dade <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	899b      	ldrh	r3, [r3, #12]
 800da02:	461a      	mov	r2, r3
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	fbb3 f1f2 	udiv	r1, r3, r2
 800da0a:	fb01 f202 	mul.w	r2, r1, r2
 800da0e:	1a9b      	subs	r3, r3, r2
 800da10:	693a      	ldr	r2, [r7, #16]
 800da12:	4413      	add	r3, r2
 800da14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800da18:	021b      	lsls	r3, r3, #8
 800da1a:	461a      	mov	r2, r3
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	4313      	orrs	r3, r2
 800da20:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	f003 0301 	and.w	r3, r3, #1
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d002      	beq.n	800da32 <get_fat+0xe8>
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	091b      	lsrs	r3, r3, #4
 800da30:	e002      	b.n	800da38 <get_fat+0xee>
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800da38:	617b      	str	r3, [r7, #20]
			break;
 800da3a:	e055      	b.n	800dae8 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	899b      	ldrh	r3, [r3, #12]
 800da44:	085b      	lsrs	r3, r3, #1
 800da46:	b29b      	uxth	r3, r3
 800da48:	4619      	mov	r1, r3
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800da50:	4413      	add	r3, r2
 800da52:	4619      	mov	r1, r3
 800da54:	6938      	ldr	r0, [r7, #16]
 800da56:	f7ff febb 	bl	800d7d0 <move_window>
 800da5a:	4603      	mov	r3, r0
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d140      	bne.n	800dae2 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800da60:	693b      	ldr	r3, [r7, #16]
 800da62:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	005b      	lsls	r3, r3, #1
 800da6a:	693a      	ldr	r2, [r7, #16]
 800da6c:	8992      	ldrh	r2, [r2, #12]
 800da6e:	fbb3 f0f2 	udiv	r0, r3, r2
 800da72:	fb00 f202 	mul.w	r2, r0, r2
 800da76:	1a9b      	subs	r3, r3, r2
 800da78:	440b      	add	r3, r1
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7ff fbf8 	bl	800d270 <ld_word>
 800da80:	4603      	mov	r3, r0
 800da82:	617b      	str	r3, [r7, #20]
			break;
 800da84:	e030      	b.n	800dae8 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800da86:	693b      	ldr	r3, [r7, #16]
 800da88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800da8a:	693b      	ldr	r3, [r7, #16]
 800da8c:	899b      	ldrh	r3, [r3, #12]
 800da8e:	089b      	lsrs	r3, r3, #2
 800da90:	b29b      	uxth	r3, r3
 800da92:	4619      	mov	r1, r3
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	fbb3 f3f1 	udiv	r3, r3, r1
 800da9a:	4413      	add	r3, r2
 800da9c:	4619      	mov	r1, r3
 800da9e:	6938      	ldr	r0, [r7, #16]
 800daa0:	f7ff fe96 	bl	800d7d0 <move_window>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d11d      	bne.n	800dae6 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800daaa:	693b      	ldr	r3, [r7, #16]
 800daac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	009b      	lsls	r3, r3, #2
 800dab4:	693a      	ldr	r2, [r7, #16]
 800dab6:	8992      	ldrh	r2, [r2, #12]
 800dab8:	fbb3 f0f2 	udiv	r0, r3, r2
 800dabc:	fb00 f202 	mul.w	r2, r0, r2
 800dac0:	1a9b      	subs	r3, r3, r2
 800dac2:	440b      	add	r3, r1
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7ff fbeb 	bl	800d2a0 <ld_dword>
 800daca:	4603      	mov	r3, r0
 800dacc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800dad0:	617b      	str	r3, [r7, #20]
			break;
 800dad2:	e009      	b.n	800dae8 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800dad4:	2301      	movs	r3, #1
 800dad6:	617b      	str	r3, [r7, #20]
 800dad8:	e006      	b.n	800dae8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dada:	bf00      	nop
 800dadc:	e004      	b.n	800dae8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dade:	bf00      	nop
 800dae0:	e002      	b.n	800dae8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dae2:	bf00      	nop
 800dae4:	e000      	b.n	800dae8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800dae6:	bf00      	nop
		}
	}

	return val;
 800dae8:	697b      	ldr	r3, [r7, #20]
}
 800daea:	4618      	mov	r0, r3
 800daec:	3718      	adds	r7, #24
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}

0800daf2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800daf2:	b590      	push	{r4, r7, lr}
 800daf4:	b089      	sub	sp, #36	; 0x24
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	60f8      	str	r0, [r7, #12]
 800dafa:	60b9      	str	r1, [r7, #8]
 800dafc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800dafe:	2302      	movs	r3, #2
 800db00:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	2b01      	cmp	r3, #1
 800db06:	f240 8102 	bls.w	800dd0e <put_fat+0x21c>
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	69db      	ldr	r3, [r3, #28]
 800db0e:	68ba      	ldr	r2, [r7, #8]
 800db10:	429a      	cmp	r2, r3
 800db12:	f080 80fc 	bcs.w	800dd0e <put_fat+0x21c>
		switch (fs->fs_type) {
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	2b03      	cmp	r3, #3
 800db1c:	f000 80b6 	beq.w	800dc8c <put_fat+0x19a>
 800db20:	2b03      	cmp	r3, #3
 800db22:	f300 80fd 	bgt.w	800dd20 <put_fat+0x22e>
 800db26:	2b01      	cmp	r3, #1
 800db28:	d003      	beq.n	800db32 <put_fat+0x40>
 800db2a:	2b02      	cmp	r3, #2
 800db2c:	f000 8083 	beq.w	800dc36 <put_fat+0x144>
 800db30:	e0f6      	b.n	800dd20 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	61bb      	str	r3, [r7, #24]
 800db36:	69bb      	ldr	r3, [r7, #24]
 800db38:	085b      	lsrs	r3, r3, #1
 800db3a:	69ba      	ldr	r2, [r7, #24]
 800db3c:	4413      	add	r3, r2
 800db3e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	899b      	ldrh	r3, [r3, #12]
 800db48:	4619      	mov	r1, r3
 800db4a:	69bb      	ldr	r3, [r7, #24]
 800db4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800db50:	4413      	add	r3, r2
 800db52:	4619      	mov	r1, r3
 800db54:	68f8      	ldr	r0, [r7, #12]
 800db56:	f7ff fe3b 	bl	800d7d0 <move_window>
 800db5a:	4603      	mov	r3, r0
 800db5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db5e:	7ffb      	ldrb	r3, [r7, #31]
 800db60:	2b00      	cmp	r3, #0
 800db62:	f040 80d6 	bne.w	800dd12 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	1c5a      	adds	r2, r3, #1
 800db70:	61ba      	str	r2, [r7, #24]
 800db72:	68fa      	ldr	r2, [r7, #12]
 800db74:	8992      	ldrh	r2, [r2, #12]
 800db76:	fbb3 f0f2 	udiv	r0, r3, r2
 800db7a:	fb00 f202 	mul.w	r2, r0, r2
 800db7e:	1a9b      	subs	r3, r3, r2
 800db80:	440b      	add	r3, r1
 800db82:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800db84:	68bb      	ldr	r3, [r7, #8]
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d00d      	beq.n	800dbaa <put_fat+0xb8>
 800db8e:	697b      	ldr	r3, [r7, #20]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	b25b      	sxtb	r3, r3
 800db94:	f003 030f 	and.w	r3, r3, #15
 800db98:	b25a      	sxtb	r2, r3
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	011b      	lsls	r3, r3, #4
 800dba0:	b25b      	sxtb	r3, r3
 800dba2:	4313      	orrs	r3, r2
 800dba4:	b25b      	sxtb	r3, r3
 800dba6:	b2db      	uxtb	r3, r3
 800dba8:	e001      	b.n	800dbae <put_fat+0xbc>
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	697a      	ldr	r2, [r7, #20]
 800dbb0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	2201      	movs	r2, #1
 800dbb6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	899b      	ldrh	r3, [r3, #12]
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	69bb      	ldr	r3, [r7, #24]
 800dbc4:	fbb3 f3f1 	udiv	r3, r3, r1
 800dbc8:	4413      	add	r3, r2
 800dbca:	4619      	mov	r1, r3
 800dbcc:	68f8      	ldr	r0, [r7, #12]
 800dbce:	f7ff fdff 	bl	800d7d0 <move_window>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dbd6:	7ffb      	ldrb	r3, [r7, #31]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	f040 809c 	bne.w	800dd16 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	899b      	ldrh	r3, [r3, #12]
 800dbe8:	461a      	mov	r2, r3
 800dbea:	69bb      	ldr	r3, [r7, #24]
 800dbec:	fbb3 f0f2 	udiv	r0, r3, r2
 800dbf0:	fb00 f202 	mul.w	r2, r0, r2
 800dbf4:	1a9b      	subs	r3, r3, r2
 800dbf6:	440b      	add	r3, r1
 800dbf8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	f003 0301 	and.w	r3, r3, #1
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d003      	beq.n	800dc0c <put_fat+0x11a>
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	091b      	lsrs	r3, r3, #4
 800dc08:	b2db      	uxtb	r3, r3
 800dc0a:	e00e      	b.n	800dc2a <put_fat+0x138>
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	781b      	ldrb	r3, [r3, #0]
 800dc10:	b25b      	sxtb	r3, r3
 800dc12:	f023 030f 	bic.w	r3, r3, #15
 800dc16:	b25a      	sxtb	r2, r3
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	0a1b      	lsrs	r3, r3, #8
 800dc1c:	b25b      	sxtb	r3, r3
 800dc1e:	f003 030f 	and.w	r3, r3, #15
 800dc22:	b25b      	sxtb	r3, r3
 800dc24:	4313      	orrs	r3, r2
 800dc26:	b25b      	sxtb	r3, r3
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	697a      	ldr	r2, [r7, #20]
 800dc2c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2201      	movs	r2, #1
 800dc32:	70da      	strb	r2, [r3, #3]
			break;
 800dc34:	e074      	b.n	800dd20 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	899b      	ldrh	r3, [r3, #12]
 800dc3e:	085b      	lsrs	r3, r3, #1
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	4619      	mov	r1, r3
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	fbb3 f3f1 	udiv	r3, r3, r1
 800dc4a:	4413      	add	r3, r2
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	68f8      	ldr	r0, [r7, #12]
 800dc50:	f7ff fdbe 	bl	800d7d0 <move_window>
 800dc54:	4603      	mov	r3, r0
 800dc56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc58:	7ffb      	ldrb	r3, [r7, #31]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d15d      	bne.n	800dd1a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	005b      	lsls	r3, r3, #1
 800dc68:	68fa      	ldr	r2, [r7, #12]
 800dc6a:	8992      	ldrh	r2, [r2, #12]
 800dc6c:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc70:	fb00 f202 	mul.w	r2, r0, r2
 800dc74:	1a9b      	subs	r3, r3, r2
 800dc76:	440b      	add	r3, r1
 800dc78:	687a      	ldr	r2, [r7, #4]
 800dc7a:	b292      	uxth	r2, r2
 800dc7c:	4611      	mov	r1, r2
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7ff fb31 	bl	800d2e6 <st_word>
			fs->wflag = 1;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	2201      	movs	r2, #1
 800dc88:	70da      	strb	r2, [r3, #3]
			break;
 800dc8a:	e049      	b.n	800dd20 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	899b      	ldrh	r3, [r3, #12]
 800dc94:	089b      	lsrs	r3, r3, #2
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	4619      	mov	r1, r3
 800dc9a:	68bb      	ldr	r3, [r7, #8]
 800dc9c:	fbb3 f3f1 	udiv	r3, r3, r1
 800dca0:	4413      	add	r3, r2
 800dca2:	4619      	mov	r1, r3
 800dca4:	68f8      	ldr	r0, [r7, #12]
 800dca6:	f7ff fd93 	bl	800d7d0 <move_window>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dcae:	7ffb      	ldrb	r3, [r7, #31]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d134      	bne.n	800dd1e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	009b      	lsls	r3, r3, #2
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	8992      	ldrh	r2, [r2, #12]
 800dcc8:	fbb3 f0f2 	udiv	r0, r3, r2
 800dccc:	fb00 f202 	mul.w	r2, r0, r2
 800dcd0:	1a9b      	subs	r3, r3, r2
 800dcd2:	440b      	add	r3, r1
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f7ff fae3 	bl	800d2a0 <ld_dword>
 800dcda:	4603      	mov	r3, r0
 800dcdc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dce0:	4323      	orrs	r3, r4
 800dce2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800dcea:	68bb      	ldr	r3, [r7, #8]
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	68fa      	ldr	r2, [r7, #12]
 800dcf0:	8992      	ldrh	r2, [r2, #12]
 800dcf2:	fbb3 f0f2 	udiv	r0, r3, r2
 800dcf6:	fb00 f202 	mul.w	r2, r0, r2
 800dcfa:	1a9b      	subs	r3, r3, r2
 800dcfc:	440b      	add	r3, r1
 800dcfe:	6879      	ldr	r1, [r7, #4]
 800dd00:	4618      	mov	r0, r3
 800dd02:	f7ff fb0b 	bl	800d31c <st_dword>
			fs->wflag = 1;
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	2201      	movs	r2, #1
 800dd0a:	70da      	strb	r2, [r3, #3]
			break;
 800dd0c:	e008      	b.n	800dd20 <put_fat+0x22e>
		}
	}
 800dd0e:	bf00      	nop
 800dd10:	e006      	b.n	800dd20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800dd12:	bf00      	nop
 800dd14:	e004      	b.n	800dd20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800dd16:	bf00      	nop
 800dd18:	e002      	b.n	800dd20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800dd1a:	bf00      	nop
 800dd1c:	e000      	b.n	800dd20 <put_fat+0x22e>
			if (res != FR_OK) break;
 800dd1e:	bf00      	nop
	return res;
 800dd20:	7ffb      	ldrb	r3, [r7, #31]
}
 800dd22:	4618      	mov	r0, r3
 800dd24:	3724      	adds	r7, #36	; 0x24
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd90      	pop	{r4, r7, pc}

0800dd2a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b088      	sub	sp, #32
 800dd2e:	af00      	add	r7, sp, #0
 800dd30:	60f8      	str	r0, [r7, #12]
 800dd32:	60b9      	str	r1, [r7, #8]
 800dd34:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800dd36:	2300      	movs	r3, #0
 800dd38:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	2b01      	cmp	r3, #1
 800dd44:	d904      	bls.n	800dd50 <remove_chain+0x26>
 800dd46:	69bb      	ldr	r3, [r7, #24]
 800dd48:	69db      	ldr	r3, [r3, #28]
 800dd4a:	68ba      	ldr	r2, [r7, #8]
 800dd4c:	429a      	cmp	r2, r3
 800dd4e:	d301      	bcc.n	800dd54 <remove_chain+0x2a>
 800dd50:	2302      	movs	r3, #2
 800dd52:	e04b      	b.n	800ddec <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d00c      	beq.n	800dd74 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dd5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd5e:	6879      	ldr	r1, [r7, #4]
 800dd60:	69b8      	ldr	r0, [r7, #24]
 800dd62:	f7ff fec6 	bl	800daf2 <put_fat>
 800dd66:	4603      	mov	r3, r0
 800dd68:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dd6a:	7ffb      	ldrb	r3, [r7, #31]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d001      	beq.n	800dd74 <remove_chain+0x4a>
 800dd70:	7ffb      	ldrb	r3, [r7, #31]
 800dd72:	e03b      	b.n	800ddec <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dd74:	68b9      	ldr	r1, [r7, #8]
 800dd76:	68f8      	ldr	r0, [r7, #12]
 800dd78:	f7ff fde7 	bl	800d94a <get_fat>
 800dd7c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dd7e:	697b      	ldr	r3, [r7, #20]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d031      	beq.n	800dde8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dd84:	697b      	ldr	r3, [r7, #20]
 800dd86:	2b01      	cmp	r3, #1
 800dd88:	d101      	bne.n	800dd8e <remove_chain+0x64>
 800dd8a:	2302      	movs	r3, #2
 800dd8c:	e02e      	b.n	800ddec <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd94:	d101      	bne.n	800dd9a <remove_chain+0x70>
 800dd96:	2301      	movs	r3, #1
 800dd98:	e028      	b.n	800ddec <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	68b9      	ldr	r1, [r7, #8]
 800dd9e:	69b8      	ldr	r0, [r7, #24]
 800dda0:	f7ff fea7 	bl	800daf2 <put_fat>
 800dda4:	4603      	mov	r3, r0
 800dda6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800dda8:	7ffb      	ldrb	r3, [r7, #31]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d001      	beq.n	800ddb2 <remove_chain+0x88>
 800ddae:	7ffb      	ldrb	r3, [r7, #31]
 800ddb0:	e01c      	b.n	800ddec <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ddb2:	69bb      	ldr	r3, [r7, #24]
 800ddb4:	699a      	ldr	r2, [r3, #24]
 800ddb6:	69bb      	ldr	r3, [r7, #24]
 800ddb8:	69db      	ldr	r3, [r3, #28]
 800ddba:	3b02      	subs	r3, #2
 800ddbc:	429a      	cmp	r2, r3
 800ddbe:	d20b      	bcs.n	800ddd8 <remove_chain+0xae>
			fs->free_clst++;
 800ddc0:	69bb      	ldr	r3, [r7, #24]
 800ddc2:	699b      	ldr	r3, [r3, #24]
 800ddc4:	1c5a      	adds	r2, r3, #1
 800ddc6:	69bb      	ldr	r3, [r7, #24]
 800ddc8:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	791b      	ldrb	r3, [r3, #4]
 800ddce:	f043 0301 	orr.w	r3, r3, #1
 800ddd2:	b2da      	uxtb	r2, r3
 800ddd4:	69bb      	ldr	r3, [r7, #24]
 800ddd6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800dddc:	69bb      	ldr	r3, [r7, #24]
 800ddde:	69db      	ldr	r3, [r3, #28]
 800dde0:	68ba      	ldr	r2, [r7, #8]
 800dde2:	429a      	cmp	r2, r3
 800dde4:	d3c6      	bcc.n	800dd74 <remove_chain+0x4a>
 800dde6:	e000      	b.n	800ddea <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800dde8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ddea:	2300      	movs	r3, #0
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	3720      	adds	r7, #32
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd80      	pop	{r7, pc}

0800ddf4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b088      	sub	sp, #32
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
 800ddfc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d10d      	bne.n	800de26 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	695b      	ldr	r3, [r3, #20]
 800de0e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800de10:	69bb      	ldr	r3, [r7, #24]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d004      	beq.n	800de20 <create_chain+0x2c>
 800de16:	693b      	ldr	r3, [r7, #16]
 800de18:	69db      	ldr	r3, [r3, #28]
 800de1a:	69ba      	ldr	r2, [r7, #24]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d31b      	bcc.n	800de58 <create_chain+0x64>
 800de20:	2301      	movs	r3, #1
 800de22:	61bb      	str	r3, [r7, #24]
 800de24:	e018      	b.n	800de58 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800de26:	6839      	ldr	r1, [r7, #0]
 800de28:	6878      	ldr	r0, [r7, #4]
 800de2a:	f7ff fd8e 	bl	800d94a <get_fat>
 800de2e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	2b01      	cmp	r3, #1
 800de34:	d801      	bhi.n	800de3a <create_chain+0x46>
 800de36:	2301      	movs	r3, #1
 800de38:	e070      	b.n	800df1c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de40:	d101      	bne.n	800de46 <create_chain+0x52>
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	e06a      	b.n	800df1c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	69db      	ldr	r3, [r3, #28]
 800de4a:	68fa      	ldr	r2, [r7, #12]
 800de4c:	429a      	cmp	r2, r3
 800de4e:	d201      	bcs.n	800de54 <create_chain+0x60>
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	e063      	b.n	800df1c <create_chain+0x128>
		scl = clst;
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800de58:	69bb      	ldr	r3, [r7, #24]
 800de5a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800de5c:	69fb      	ldr	r3, [r7, #28]
 800de5e:	3301      	adds	r3, #1
 800de60:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	69db      	ldr	r3, [r3, #28]
 800de66:	69fa      	ldr	r2, [r7, #28]
 800de68:	429a      	cmp	r2, r3
 800de6a:	d307      	bcc.n	800de7c <create_chain+0x88>
				ncl = 2;
 800de6c:	2302      	movs	r3, #2
 800de6e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800de70:	69fa      	ldr	r2, [r7, #28]
 800de72:	69bb      	ldr	r3, [r7, #24]
 800de74:	429a      	cmp	r2, r3
 800de76:	d901      	bls.n	800de7c <create_chain+0x88>
 800de78:	2300      	movs	r3, #0
 800de7a:	e04f      	b.n	800df1c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800de7c:	69f9      	ldr	r1, [r7, #28]
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f7ff fd63 	bl	800d94a <get_fat>
 800de84:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d00e      	beq.n	800deaa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2b01      	cmp	r3, #1
 800de90:	d003      	beq.n	800de9a <create_chain+0xa6>
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de98:	d101      	bne.n	800de9e <create_chain+0xaa>
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	e03e      	b.n	800df1c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800de9e:	69fa      	ldr	r2, [r7, #28]
 800dea0:	69bb      	ldr	r3, [r7, #24]
 800dea2:	429a      	cmp	r2, r3
 800dea4:	d1da      	bne.n	800de5c <create_chain+0x68>
 800dea6:	2300      	movs	r3, #0
 800dea8:	e038      	b.n	800df1c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800deaa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800deac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800deb0:	69f9      	ldr	r1, [r7, #28]
 800deb2:	6938      	ldr	r0, [r7, #16]
 800deb4:	f7ff fe1d 	bl	800daf2 <put_fat>
 800deb8:	4603      	mov	r3, r0
 800deba:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800debc:	7dfb      	ldrb	r3, [r7, #23]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d109      	bne.n	800ded6 <create_chain+0xe2>
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d006      	beq.n	800ded6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800dec8:	69fa      	ldr	r2, [r7, #28]
 800deca:	6839      	ldr	r1, [r7, #0]
 800decc:	6938      	ldr	r0, [r7, #16]
 800dece:	f7ff fe10 	bl	800daf2 <put_fat>
 800ded2:	4603      	mov	r3, r0
 800ded4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ded6:	7dfb      	ldrb	r3, [r7, #23]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d116      	bne.n	800df0a <create_chain+0x116>
		fs->last_clst = ncl;
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	69fa      	ldr	r2, [r7, #28]
 800dee0:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	699a      	ldr	r2, [r3, #24]
 800dee6:	693b      	ldr	r3, [r7, #16]
 800dee8:	69db      	ldr	r3, [r3, #28]
 800deea:	3b02      	subs	r3, #2
 800deec:	429a      	cmp	r2, r3
 800deee:	d804      	bhi.n	800defa <create_chain+0x106>
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	699b      	ldr	r3, [r3, #24]
 800def4:	1e5a      	subs	r2, r3, #1
 800def6:	693b      	ldr	r3, [r7, #16]
 800def8:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	791b      	ldrb	r3, [r3, #4]
 800defe:	f043 0301 	orr.w	r3, r3, #1
 800df02:	b2da      	uxtb	r2, r3
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	711a      	strb	r2, [r3, #4]
 800df08:	e007      	b.n	800df1a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800df0a:	7dfb      	ldrb	r3, [r7, #23]
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	d102      	bne.n	800df16 <create_chain+0x122>
 800df10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df14:	e000      	b.n	800df18 <create_chain+0x124>
 800df16:	2301      	movs	r3, #1
 800df18:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800df1a:	69fb      	ldr	r3, [r7, #28]
}
 800df1c:	4618      	mov	r0, r3
 800df1e:	3720      	adds	r7, #32
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}

0800df24 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800df24:	b480      	push	{r7}
 800df26:	b087      	sub	sp, #28
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df38:	3304      	adds	r3, #4
 800df3a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	899b      	ldrh	r3, [r3, #12]
 800df40:	461a      	mov	r2, r3
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	fbb3 f3f2 	udiv	r3, r3, r2
 800df48:	68fa      	ldr	r2, [r7, #12]
 800df4a:	8952      	ldrh	r2, [r2, #10]
 800df4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800df50:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df52:	693b      	ldr	r3, [r7, #16]
 800df54:	1d1a      	adds	r2, r3, #4
 800df56:	613a      	str	r2, [r7, #16]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d101      	bne.n	800df66 <clmt_clust+0x42>
 800df62:	2300      	movs	r3, #0
 800df64:	e010      	b.n	800df88 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800df66:	697a      	ldr	r2, [r7, #20]
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	429a      	cmp	r2, r3
 800df6c:	d307      	bcc.n	800df7e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800df6e:	697a      	ldr	r2, [r7, #20]
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	1ad3      	subs	r3, r2, r3
 800df74:	617b      	str	r3, [r7, #20]
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	3304      	adds	r3, #4
 800df7a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df7c:	e7e9      	b.n	800df52 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800df7e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	681a      	ldr	r2, [r3, #0]
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	4413      	add	r3, r2
}
 800df88:	4618      	mov	r0, r3
 800df8a:	371c      	adds	r7, #28
 800df8c:	46bd      	mov	sp, r7
 800df8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df92:	4770      	bx	lr

0800df94 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b086      	sub	sp, #24
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dfaa:	d204      	bcs.n	800dfb6 <dir_sdi+0x22>
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	f003 031f 	and.w	r3, r3, #31
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d001      	beq.n	800dfba <dir_sdi+0x26>
		return FR_INT_ERR;
 800dfb6:	2302      	movs	r3, #2
 800dfb8:	e071      	b.n	800e09e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	683a      	ldr	r2, [r7, #0]
 800dfbe:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	689b      	ldr	r3, [r3, #8]
 800dfc4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d106      	bne.n	800dfda <dir_sdi+0x46>
 800dfcc:	693b      	ldr	r3, [r7, #16]
 800dfce:	781b      	ldrb	r3, [r3, #0]
 800dfd0:	2b02      	cmp	r3, #2
 800dfd2:	d902      	bls.n	800dfda <dir_sdi+0x46>
		clst = fs->dirbase;
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d10c      	bne.n	800dffa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	095b      	lsrs	r3, r3, #5
 800dfe4:	693a      	ldr	r2, [r7, #16]
 800dfe6:	8912      	ldrh	r2, [r2, #8]
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d301      	bcc.n	800dff0 <dir_sdi+0x5c>
 800dfec:	2302      	movs	r3, #2
 800dfee:	e056      	b.n	800e09e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800dff0:	693b      	ldr	r3, [r7, #16]
 800dff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	61da      	str	r2, [r3, #28]
 800dff8:	e02d      	b.n	800e056 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dffa:	693b      	ldr	r3, [r7, #16]
 800dffc:	895b      	ldrh	r3, [r3, #10]
 800dffe:	461a      	mov	r2, r3
 800e000:	693b      	ldr	r3, [r7, #16]
 800e002:	899b      	ldrh	r3, [r3, #12]
 800e004:	fb02 f303 	mul.w	r3, r2, r3
 800e008:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e00a:	e019      	b.n	800e040 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6979      	ldr	r1, [r7, #20]
 800e010:	4618      	mov	r0, r3
 800e012:	f7ff fc9a 	bl	800d94a <get_fat>
 800e016:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e01e:	d101      	bne.n	800e024 <dir_sdi+0x90>
 800e020:	2301      	movs	r3, #1
 800e022:	e03c      	b.n	800e09e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e024:	697b      	ldr	r3, [r7, #20]
 800e026:	2b01      	cmp	r3, #1
 800e028:	d904      	bls.n	800e034 <dir_sdi+0xa0>
 800e02a:	693b      	ldr	r3, [r7, #16]
 800e02c:	69db      	ldr	r3, [r3, #28]
 800e02e:	697a      	ldr	r2, [r7, #20]
 800e030:	429a      	cmp	r2, r3
 800e032:	d301      	bcc.n	800e038 <dir_sdi+0xa4>
 800e034:	2302      	movs	r3, #2
 800e036:	e032      	b.n	800e09e <dir_sdi+0x10a>
			ofs -= csz;
 800e038:	683a      	ldr	r2, [r7, #0]
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	1ad3      	subs	r3, r2, r3
 800e03e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e040:	683a      	ldr	r2, [r7, #0]
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	429a      	cmp	r2, r3
 800e046:	d2e1      	bcs.n	800e00c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800e048:	6979      	ldr	r1, [r7, #20]
 800e04a:	6938      	ldr	r0, [r7, #16]
 800e04c:	f7ff fc5e 	bl	800d90c <clust2sect>
 800e050:	4602      	mov	r2, r0
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	697a      	ldr	r2, [r7, #20]
 800e05a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	69db      	ldr	r3, [r3, #28]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d101      	bne.n	800e068 <dir_sdi+0xd4>
 800e064:	2302      	movs	r3, #2
 800e066:	e01a      	b.n	800e09e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	69da      	ldr	r2, [r3, #28]
 800e06c:	693b      	ldr	r3, [r7, #16]
 800e06e:	899b      	ldrh	r3, [r3, #12]
 800e070:	4619      	mov	r1, r3
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	fbb3 f3f1 	udiv	r3, r3, r1
 800e078:	441a      	add	r2, r3
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800e084:	693b      	ldr	r3, [r7, #16]
 800e086:	899b      	ldrh	r3, [r3, #12]
 800e088:	461a      	mov	r2, r3
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	fbb3 f0f2 	udiv	r0, r3, r2
 800e090:	fb00 f202 	mul.w	r2, r0, r2
 800e094:	1a9b      	subs	r3, r3, r2
 800e096:	18ca      	adds	r2, r1, r3
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e09c:	2300      	movs	r3, #0
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3718      	adds	r7, #24
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}

0800e0a6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e0a6:	b580      	push	{r7, lr}
 800e0a8:	b086      	sub	sp, #24
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
 800e0ae:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	695b      	ldr	r3, [r3, #20]
 800e0ba:	3320      	adds	r3, #32
 800e0bc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	69db      	ldr	r3, [r3, #28]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d003      	beq.n	800e0ce <dir_next+0x28>
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e0cc:	d301      	bcc.n	800e0d2 <dir_next+0x2c>
 800e0ce:	2304      	movs	r3, #4
 800e0d0:	e0bb      	b.n	800e24a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	899b      	ldrh	r3, [r3, #12]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	68bb      	ldr	r3, [r7, #8]
 800e0da:	fbb3 f1f2 	udiv	r1, r3, r2
 800e0de:	fb01 f202 	mul.w	r2, r1, r2
 800e0e2:	1a9b      	subs	r3, r3, r2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	f040 809d 	bne.w	800e224 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	69db      	ldr	r3, [r3, #28]
 800e0ee:	1c5a      	adds	r2, r3, #1
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	699b      	ldr	r3, [r3, #24]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10b      	bne.n	800e114 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	095b      	lsrs	r3, r3, #5
 800e100:	68fa      	ldr	r2, [r7, #12]
 800e102:	8912      	ldrh	r2, [r2, #8]
 800e104:	4293      	cmp	r3, r2
 800e106:	f0c0 808d 	bcc.w	800e224 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	61da      	str	r2, [r3, #28]
 800e110:	2304      	movs	r3, #4
 800e112:	e09a      	b.n	800e24a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	899b      	ldrh	r3, [r3, #12]
 800e118:	461a      	mov	r2, r3
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e120:	68fa      	ldr	r2, [r7, #12]
 800e122:	8952      	ldrh	r2, [r2, #10]
 800e124:	3a01      	subs	r2, #1
 800e126:	4013      	ands	r3, r2
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d17b      	bne.n	800e224 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e12c:	687a      	ldr	r2, [r7, #4]
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	699b      	ldr	r3, [r3, #24]
 800e132:	4619      	mov	r1, r3
 800e134:	4610      	mov	r0, r2
 800e136:	f7ff fc08 	bl	800d94a <get_fat>
 800e13a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e13c:	697b      	ldr	r3, [r7, #20]
 800e13e:	2b01      	cmp	r3, #1
 800e140:	d801      	bhi.n	800e146 <dir_next+0xa0>
 800e142:	2302      	movs	r3, #2
 800e144:	e081      	b.n	800e24a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e14c:	d101      	bne.n	800e152 <dir_next+0xac>
 800e14e:	2301      	movs	r3, #1
 800e150:	e07b      	b.n	800e24a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	69db      	ldr	r3, [r3, #28]
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	429a      	cmp	r2, r3
 800e15a:	d359      	bcc.n	800e210 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d104      	bne.n	800e16c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2200      	movs	r2, #0
 800e166:	61da      	str	r2, [r3, #28]
 800e168:	2304      	movs	r3, #4
 800e16a:	e06e      	b.n	800e24a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e16c:	687a      	ldr	r2, [r7, #4]
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	699b      	ldr	r3, [r3, #24]
 800e172:	4619      	mov	r1, r3
 800e174:	4610      	mov	r0, r2
 800e176:	f7ff fe3d 	bl	800ddf4 <create_chain>
 800e17a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d101      	bne.n	800e186 <dir_next+0xe0>
 800e182:	2307      	movs	r3, #7
 800e184:	e061      	b.n	800e24a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e186:	697b      	ldr	r3, [r7, #20]
 800e188:	2b01      	cmp	r3, #1
 800e18a:	d101      	bne.n	800e190 <dir_next+0xea>
 800e18c:	2302      	movs	r3, #2
 800e18e:	e05c      	b.n	800e24a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e196:	d101      	bne.n	800e19c <dir_next+0xf6>
 800e198:	2301      	movs	r3, #1
 800e19a:	e056      	b.n	800e24a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e19c:	68f8      	ldr	r0, [r7, #12]
 800e19e:	f7ff fad3 	bl	800d748 <sync_window>
 800e1a2:	4603      	mov	r3, r0
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d001      	beq.n	800e1ac <dir_next+0x106>
 800e1a8:	2301      	movs	r3, #1
 800e1aa:	e04e      	b.n	800e24a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	899b      	ldrh	r3, [r3, #12]
 800e1b6:	461a      	mov	r2, r3
 800e1b8:	2100      	movs	r1, #0
 800e1ba:	f7ff f8fc 	bl	800d3b6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e1be:	2300      	movs	r3, #0
 800e1c0:	613b      	str	r3, [r7, #16]
 800e1c2:	6979      	ldr	r1, [r7, #20]
 800e1c4:	68f8      	ldr	r0, [r7, #12]
 800e1c6:	f7ff fba1 	bl	800d90c <clust2sect>
 800e1ca:	4602      	mov	r2, r0
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	635a      	str	r2, [r3, #52]	; 0x34
 800e1d0:	e012      	b.n	800e1f8 <dir_next+0x152>
						fs->wflag = 1;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	2201      	movs	r2, #1
 800e1d6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e1d8:	68f8      	ldr	r0, [r7, #12]
 800e1da:	f7ff fab5 	bl	800d748 <sync_window>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d001      	beq.n	800e1e8 <dir_next+0x142>
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	e030      	b.n	800e24a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	3301      	adds	r3, #1
 800e1ec:	613b      	str	r3, [r7, #16]
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1f2:	1c5a      	adds	r2, r3, #1
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	635a      	str	r2, [r3, #52]	; 0x34
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	895b      	ldrh	r3, [r3, #10]
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	693b      	ldr	r3, [r7, #16]
 800e200:	4293      	cmp	r3, r2
 800e202:	d3e6      	bcc.n	800e1d2 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e208:	693b      	ldr	r3, [r7, #16]
 800e20a:	1ad2      	subs	r2, r2, r3
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	697a      	ldr	r2, [r7, #20]
 800e214:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e216:	6979      	ldr	r1, [r7, #20]
 800e218:	68f8      	ldr	r0, [r7, #12]
 800e21a:	f7ff fb77 	bl	800d90c <clust2sect>
 800e21e:	4602      	mov	r2, r0
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	68ba      	ldr	r2, [r7, #8]
 800e228:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	899b      	ldrh	r3, [r3, #12]
 800e234:	461a      	mov	r2, r3
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	fbb3 f0f2 	udiv	r0, r3, r2
 800e23c:	fb00 f202 	mul.w	r2, r0, r2
 800e240:	1a9b      	subs	r3, r3, r2
 800e242:	18ca      	adds	r2, r1, r3
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e248:	2300      	movs	r3, #0
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e252:	b580      	push	{r7, lr}
 800e254:	b086      	sub	sp, #24
 800e256:	af00      	add	r7, sp, #0
 800e258:	6078      	str	r0, [r7, #4]
 800e25a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e262:	2100      	movs	r1, #0
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f7ff fe95 	bl	800df94 <dir_sdi>
 800e26a:	4603      	mov	r3, r0
 800e26c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e26e:	7dfb      	ldrb	r3, [r7, #23]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d12b      	bne.n	800e2cc <dir_alloc+0x7a>
		n = 0;
 800e274:	2300      	movs	r3, #0
 800e276:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	69db      	ldr	r3, [r3, #28]
 800e27c:	4619      	mov	r1, r3
 800e27e:	68f8      	ldr	r0, [r7, #12]
 800e280:	f7ff faa6 	bl	800d7d0 <move_window>
 800e284:	4603      	mov	r3, r0
 800e286:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e288:	7dfb      	ldrb	r3, [r7, #23]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d11d      	bne.n	800e2ca <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a1b      	ldr	r3, [r3, #32]
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	2be5      	cmp	r3, #229	; 0xe5
 800e296:	d004      	beq.n	800e2a2 <dir_alloc+0x50>
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6a1b      	ldr	r3, [r3, #32]
 800e29c:	781b      	ldrb	r3, [r3, #0]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d107      	bne.n	800e2b2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	613b      	str	r3, [r7, #16]
 800e2a8:	693a      	ldr	r2, [r7, #16]
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	429a      	cmp	r2, r3
 800e2ae:	d102      	bne.n	800e2b6 <dir_alloc+0x64>
 800e2b0:	e00c      	b.n	800e2cc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e2b6:	2101      	movs	r1, #1
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f7ff fef4 	bl	800e0a6 <dir_next>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e2c2:	7dfb      	ldrb	r3, [r7, #23]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d0d7      	beq.n	800e278 <dir_alloc+0x26>
 800e2c8:	e000      	b.n	800e2cc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e2ca:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e2cc:	7dfb      	ldrb	r3, [r7, #23]
 800e2ce:	2b04      	cmp	r3, #4
 800e2d0:	d101      	bne.n	800e2d6 <dir_alloc+0x84>
 800e2d2:	2307      	movs	r3, #7
 800e2d4:	75fb      	strb	r3, [r7, #23]
	return res;
 800e2d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2d8:	4618      	mov	r0, r3
 800e2da:	3718      	adds	r7, #24
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}

0800e2e0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b084      	sub	sp, #16
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
 800e2e8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	331a      	adds	r3, #26
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f7fe ffbe 	bl	800d270 <ld_word>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	781b      	ldrb	r3, [r3, #0]
 800e2fc:	2b03      	cmp	r3, #3
 800e2fe:	d109      	bne.n	800e314 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	3314      	adds	r3, #20
 800e304:	4618      	mov	r0, r3
 800e306:	f7fe ffb3 	bl	800d270 <ld_word>
 800e30a:	4603      	mov	r3, r0
 800e30c:	041b      	lsls	r3, r3, #16
 800e30e:	68fa      	ldr	r2, [r7, #12]
 800e310:	4313      	orrs	r3, r2
 800e312:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e314:	68fb      	ldr	r3, [r7, #12]
}
 800e316:	4618      	mov	r0, r3
 800e318:	3710      	adds	r7, #16
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}

0800e31e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e31e:	b580      	push	{r7, lr}
 800e320:	b084      	sub	sp, #16
 800e322:	af00      	add	r7, sp, #0
 800e324:	60f8      	str	r0, [r7, #12]
 800e326:	60b9      	str	r1, [r7, #8]
 800e328:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	331a      	adds	r3, #26
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	b292      	uxth	r2, r2
 800e332:	4611      	mov	r1, r2
 800e334:	4618      	mov	r0, r3
 800e336:	f7fe ffd6 	bl	800d2e6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	2b03      	cmp	r3, #3
 800e340:	d109      	bne.n	800e356 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e342:	68bb      	ldr	r3, [r7, #8]
 800e344:	f103 0214 	add.w	r2, r3, #20
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	0c1b      	lsrs	r3, r3, #16
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	4619      	mov	r1, r3
 800e350:	4610      	mov	r0, r2
 800e352:	f7fe ffc8 	bl	800d2e6 <st_word>
	}
}
 800e356:	bf00      	nop
 800e358:	3710      	adds	r7, #16
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}
	...

0800e360 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e360:	b590      	push	{r4, r7, lr}
 800e362:	b087      	sub	sp, #28
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	331a      	adds	r3, #26
 800e36e:	4618      	mov	r0, r3
 800e370:	f7fe ff7e 	bl	800d270 <ld_word>
 800e374:	4603      	mov	r3, r0
 800e376:	2b00      	cmp	r3, #0
 800e378:	d001      	beq.n	800e37e <cmp_lfn+0x1e>
 800e37a:	2300      	movs	r3, #0
 800e37c:	e059      	b.n	800e432 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e386:	1e5a      	subs	r2, r3, #1
 800e388:	4613      	mov	r3, r2
 800e38a:	005b      	lsls	r3, r3, #1
 800e38c:	4413      	add	r3, r2
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	4413      	add	r3, r2
 800e392:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e394:	2301      	movs	r3, #1
 800e396:	81fb      	strh	r3, [r7, #14]
 800e398:	2300      	movs	r3, #0
 800e39a:	613b      	str	r3, [r7, #16]
 800e39c:	e033      	b.n	800e406 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e39e:	4a27      	ldr	r2, [pc, #156]	; (800e43c <cmp_lfn+0xdc>)
 800e3a0:	693b      	ldr	r3, [r7, #16]
 800e3a2:	4413      	add	r3, r2
 800e3a4:	781b      	ldrb	r3, [r3, #0]
 800e3a6:	461a      	mov	r2, r3
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	4413      	add	r3, r2
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7fe ff5f 	bl	800d270 <ld_word>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e3b6:	89fb      	ldrh	r3, [r7, #14]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d01a      	beq.n	800e3f2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e3bc:	697b      	ldr	r3, [r7, #20]
 800e3be:	2bfe      	cmp	r3, #254	; 0xfe
 800e3c0:	d812      	bhi.n	800e3e8 <cmp_lfn+0x88>
 800e3c2:	89bb      	ldrh	r3, [r7, #12]
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f002 fb5b 	bl	8010a80 <ff_wtoupper>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	461c      	mov	r4, r3
 800e3ce:	697b      	ldr	r3, [r7, #20]
 800e3d0:	1c5a      	adds	r2, r3, #1
 800e3d2:	617a      	str	r2, [r7, #20]
 800e3d4:	005b      	lsls	r3, r3, #1
 800e3d6:	687a      	ldr	r2, [r7, #4]
 800e3d8:	4413      	add	r3, r2
 800e3da:	881b      	ldrh	r3, [r3, #0]
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f002 fb4f 	bl	8010a80 <ff_wtoupper>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	429c      	cmp	r4, r3
 800e3e6:	d001      	beq.n	800e3ec <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	e022      	b.n	800e432 <cmp_lfn+0xd2>
			}
			wc = uc;
 800e3ec:	89bb      	ldrh	r3, [r7, #12]
 800e3ee:	81fb      	strh	r3, [r7, #14]
 800e3f0:	e006      	b.n	800e400 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e3f2:	89bb      	ldrh	r3, [r7, #12]
 800e3f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d001      	beq.n	800e400 <cmp_lfn+0xa0>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	e018      	b.n	800e432 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	3301      	adds	r3, #1
 800e404:	613b      	str	r3, [r7, #16]
 800e406:	693b      	ldr	r3, [r7, #16]
 800e408:	2b0c      	cmp	r3, #12
 800e40a:	d9c8      	bls.n	800e39e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	781b      	ldrb	r3, [r3, #0]
 800e410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e414:	2b00      	cmp	r3, #0
 800e416:	d00b      	beq.n	800e430 <cmp_lfn+0xd0>
 800e418:	89fb      	ldrh	r3, [r7, #14]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d008      	beq.n	800e430 <cmp_lfn+0xd0>
 800e41e:	697b      	ldr	r3, [r7, #20]
 800e420:	005b      	lsls	r3, r3, #1
 800e422:	687a      	ldr	r2, [r7, #4]
 800e424:	4413      	add	r3, r2
 800e426:	881b      	ldrh	r3, [r3, #0]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d001      	beq.n	800e430 <cmp_lfn+0xd0>
 800e42c:	2300      	movs	r3, #0
 800e42e:	e000      	b.n	800e432 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e430:	2301      	movs	r3, #1
}
 800e432:	4618      	mov	r0, r3
 800e434:	371c      	adds	r7, #28
 800e436:	46bd      	mov	sp, r7
 800e438:	bd90      	pop	{r4, r7, pc}
 800e43a:	bf00      	nop
 800e43c:	08011d2c 	.word	0x08011d2c

0800e440 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b086      	sub	sp, #24
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
 800e448:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	331a      	adds	r3, #26
 800e44e:	4618      	mov	r0, r3
 800e450:	f7fe ff0e 	bl	800d270 <ld_word>
 800e454:	4603      	mov	r3, r0
 800e456:	2b00      	cmp	r3, #0
 800e458:	d001      	beq.n	800e45e <pick_lfn+0x1e>
 800e45a:	2300      	movs	r3, #0
 800e45c:	e04d      	b.n	800e4fa <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e466:	1e5a      	subs	r2, r3, #1
 800e468:	4613      	mov	r3, r2
 800e46a:	005b      	lsls	r3, r3, #1
 800e46c:	4413      	add	r3, r2
 800e46e:	009b      	lsls	r3, r3, #2
 800e470:	4413      	add	r3, r2
 800e472:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e474:	2301      	movs	r3, #1
 800e476:	81fb      	strh	r3, [r7, #14]
 800e478:	2300      	movs	r3, #0
 800e47a:	613b      	str	r3, [r7, #16]
 800e47c:	e028      	b.n	800e4d0 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e47e:	4a21      	ldr	r2, [pc, #132]	; (800e504 <pick_lfn+0xc4>)
 800e480:	693b      	ldr	r3, [r7, #16]
 800e482:	4413      	add	r3, r2
 800e484:	781b      	ldrb	r3, [r3, #0]
 800e486:	461a      	mov	r2, r3
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	4413      	add	r3, r2
 800e48c:	4618      	mov	r0, r3
 800e48e:	f7fe feef 	bl	800d270 <ld_word>
 800e492:	4603      	mov	r3, r0
 800e494:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e496:	89fb      	ldrh	r3, [r7, #14]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d00f      	beq.n	800e4bc <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800e49c:	697b      	ldr	r3, [r7, #20]
 800e49e:	2bfe      	cmp	r3, #254	; 0xfe
 800e4a0:	d901      	bls.n	800e4a6 <pick_lfn+0x66>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	e029      	b.n	800e4fa <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800e4a6:	89bb      	ldrh	r3, [r7, #12]
 800e4a8:	81fb      	strh	r3, [r7, #14]
 800e4aa:	697b      	ldr	r3, [r7, #20]
 800e4ac:	1c5a      	adds	r2, r3, #1
 800e4ae:	617a      	str	r2, [r7, #20]
 800e4b0:	005b      	lsls	r3, r3, #1
 800e4b2:	687a      	ldr	r2, [r7, #4]
 800e4b4:	4413      	add	r3, r2
 800e4b6:	89fa      	ldrh	r2, [r7, #14]
 800e4b8:	801a      	strh	r2, [r3, #0]
 800e4ba:	e006      	b.n	800e4ca <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e4bc:	89bb      	ldrh	r3, [r7, #12]
 800e4be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e4c2:	4293      	cmp	r3, r2
 800e4c4:	d001      	beq.n	800e4ca <pick_lfn+0x8a>
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	e017      	b.n	800e4fa <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e4ca:	693b      	ldr	r3, [r7, #16]
 800e4cc:	3301      	adds	r3, #1
 800e4ce:	613b      	str	r3, [r7, #16]
 800e4d0:	693b      	ldr	r3, [r7, #16]
 800e4d2:	2b0c      	cmp	r3, #12
 800e4d4:	d9d3      	bls.n	800e47e <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	781b      	ldrb	r3, [r3, #0]
 800e4da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00a      	beq.n	800e4f8 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800e4e2:	697b      	ldr	r3, [r7, #20]
 800e4e4:	2bfe      	cmp	r3, #254	; 0xfe
 800e4e6:	d901      	bls.n	800e4ec <pick_lfn+0xac>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	e006      	b.n	800e4fa <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	005b      	lsls	r3, r3, #1
 800e4f0:	687a      	ldr	r2, [r7, #4]
 800e4f2:	4413      	add	r3, r2
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800e4f8:	2301      	movs	r3, #1
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	3718      	adds	r7, #24
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd80      	pop	{r7, pc}
 800e502:	bf00      	nop
 800e504:	08011d2c 	.word	0x08011d2c

0800e508 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b088      	sub	sp, #32
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	4611      	mov	r1, r2
 800e514:	461a      	mov	r2, r3
 800e516:	460b      	mov	r3, r1
 800e518:	71fb      	strb	r3, [r7, #7]
 800e51a:	4613      	mov	r3, r2
 800e51c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e51e:	68bb      	ldr	r3, [r7, #8]
 800e520:	330d      	adds	r3, #13
 800e522:	79ba      	ldrb	r2, [r7, #6]
 800e524:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e526:	68bb      	ldr	r3, [r7, #8]
 800e528:	330b      	adds	r3, #11
 800e52a:	220f      	movs	r2, #15
 800e52c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e52e:	68bb      	ldr	r3, [r7, #8]
 800e530:	330c      	adds	r3, #12
 800e532:	2200      	movs	r2, #0
 800e534:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	331a      	adds	r3, #26
 800e53a:	2100      	movs	r1, #0
 800e53c:	4618      	mov	r0, r3
 800e53e:	f7fe fed2 	bl	800d2e6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e542:	79fb      	ldrb	r3, [r7, #7]
 800e544:	1e5a      	subs	r2, r3, #1
 800e546:	4613      	mov	r3, r2
 800e548:	005b      	lsls	r3, r3, #1
 800e54a:	4413      	add	r3, r2
 800e54c:	009b      	lsls	r3, r3, #2
 800e54e:	4413      	add	r3, r2
 800e550:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e552:	2300      	movs	r3, #0
 800e554:	82fb      	strh	r3, [r7, #22]
 800e556:	2300      	movs	r3, #0
 800e558:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e55a:	8afb      	ldrh	r3, [r7, #22]
 800e55c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e560:	4293      	cmp	r3, r2
 800e562:	d007      	beq.n	800e574 <put_lfn+0x6c>
 800e564:	69fb      	ldr	r3, [r7, #28]
 800e566:	1c5a      	adds	r2, r3, #1
 800e568:	61fa      	str	r2, [r7, #28]
 800e56a:	005b      	lsls	r3, r3, #1
 800e56c:	68fa      	ldr	r2, [r7, #12]
 800e56e:	4413      	add	r3, r2
 800e570:	881b      	ldrh	r3, [r3, #0]
 800e572:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e574:	4a17      	ldr	r2, [pc, #92]	; (800e5d4 <put_lfn+0xcc>)
 800e576:	69bb      	ldr	r3, [r7, #24]
 800e578:	4413      	add	r3, r2
 800e57a:	781b      	ldrb	r3, [r3, #0]
 800e57c:	461a      	mov	r2, r3
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	4413      	add	r3, r2
 800e582:	8afa      	ldrh	r2, [r7, #22]
 800e584:	4611      	mov	r1, r2
 800e586:	4618      	mov	r0, r3
 800e588:	f7fe fead 	bl	800d2e6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e58c:	8afb      	ldrh	r3, [r7, #22]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d102      	bne.n	800e598 <put_lfn+0x90>
 800e592:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e596:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e598:	69bb      	ldr	r3, [r7, #24]
 800e59a:	3301      	adds	r3, #1
 800e59c:	61bb      	str	r3, [r7, #24]
 800e59e:	69bb      	ldr	r3, [r7, #24]
 800e5a0:	2b0c      	cmp	r3, #12
 800e5a2:	d9da      	bls.n	800e55a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e5a4:	8afb      	ldrh	r3, [r7, #22]
 800e5a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e5aa:	4293      	cmp	r3, r2
 800e5ac:	d006      	beq.n	800e5bc <put_lfn+0xb4>
 800e5ae:	69fb      	ldr	r3, [r7, #28]
 800e5b0:	005b      	lsls	r3, r3, #1
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	4413      	add	r3, r2
 800e5b6:	881b      	ldrh	r3, [r3, #0]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d103      	bne.n	800e5c4 <put_lfn+0xbc>
 800e5bc:	79fb      	ldrb	r3, [r7, #7]
 800e5be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5c2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	79fa      	ldrb	r2, [r7, #7]
 800e5c8:	701a      	strb	r2, [r3, #0]
}
 800e5ca:	bf00      	nop
 800e5cc:	3720      	adds	r7, #32
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	08011d2c 	.word	0x08011d2c

0800e5d8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b08c      	sub	sp, #48	; 0x30
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	60f8      	str	r0, [r7, #12]
 800e5e0:	60b9      	str	r1, [r7, #8]
 800e5e2:	607a      	str	r2, [r7, #4]
 800e5e4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e5e6:	220b      	movs	r2, #11
 800e5e8:	68b9      	ldr	r1, [r7, #8]
 800e5ea:	68f8      	ldr	r0, [r7, #12]
 800e5ec:	f7fe fec2 	bl	800d374 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	2b05      	cmp	r3, #5
 800e5f4:	d92b      	bls.n	800e64e <gen_numname+0x76>
		sr = seq;
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e5fa:	e022      	b.n	800e642 <gen_numname+0x6a>
			wc = *lfn++;
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	1c9a      	adds	r2, r3, #2
 800e600:	607a      	str	r2, [r7, #4]
 800e602:	881b      	ldrh	r3, [r3, #0]
 800e604:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800e606:	2300      	movs	r3, #0
 800e608:	62bb      	str	r3, [r7, #40]	; 0x28
 800e60a:	e017      	b.n	800e63c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	005a      	lsls	r2, r3, #1
 800e610:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e612:	f003 0301 	and.w	r3, r3, #1
 800e616:	4413      	add	r3, r2
 800e618:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e61a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e61c:	085b      	lsrs	r3, r3, #1
 800e61e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e620:	69fb      	ldr	r3, [r7, #28]
 800e622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e626:	2b00      	cmp	r3, #0
 800e628:	d005      	beq.n	800e636 <gen_numname+0x5e>
 800e62a:	69fb      	ldr	r3, [r7, #28]
 800e62c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800e630:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800e634:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e638:	3301      	adds	r3, #1
 800e63a:	62bb      	str	r3, [r7, #40]	; 0x28
 800e63c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e63e:	2b0f      	cmp	r3, #15
 800e640:	d9e4      	bls.n	800e60c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	881b      	ldrh	r3, [r3, #0]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d1d8      	bne.n	800e5fc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e64a:	69fb      	ldr	r3, [r7, #28]
 800e64c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e64e:	2307      	movs	r3, #7
 800e650:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	b2db      	uxtb	r3, r3
 800e656:	f003 030f 	and.w	r3, r3, #15
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	3330      	adds	r3, #48	; 0x30
 800e65e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800e662:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e666:	2b39      	cmp	r3, #57	; 0x39
 800e668:	d904      	bls.n	800e674 <gen_numname+0x9c>
 800e66a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e66e:	3307      	adds	r3, #7
 800e670:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800e674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e676:	1e5a      	subs	r2, r3, #1
 800e678:	62ba      	str	r2, [r7, #40]	; 0x28
 800e67a:	3330      	adds	r3, #48	; 0x30
 800e67c:	443b      	add	r3, r7
 800e67e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e682:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	091b      	lsrs	r3, r3, #4
 800e68a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1df      	bne.n	800e652 <gen_numname+0x7a>
	ns[i] = '~';
 800e692:	f107 0214 	add.w	r2, r7, #20
 800e696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e698:	4413      	add	r3, r2
 800e69a:	227e      	movs	r2, #126	; 0x7e
 800e69c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e69e:	2300      	movs	r3, #0
 800e6a0:	627b      	str	r3, [r7, #36]	; 0x24
 800e6a2:	e002      	b.n	800e6aa <gen_numname+0xd2>
 800e6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6a6:	3301      	adds	r3, #1
 800e6a8:	627b      	str	r3, [r7, #36]	; 0x24
 800e6aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6ae:	429a      	cmp	r2, r3
 800e6b0:	d205      	bcs.n	800e6be <gen_numname+0xe6>
 800e6b2:	68fa      	ldr	r2, [r7, #12]
 800e6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6b6:	4413      	add	r3, r2
 800e6b8:	781b      	ldrb	r3, [r3, #0]
 800e6ba:	2b20      	cmp	r3, #32
 800e6bc:	d1f2      	bne.n	800e6a4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c0:	2b07      	cmp	r3, #7
 800e6c2:	d807      	bhi.n	800e6d4 <gen_numname+0xfc>
 800e6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c6:	1c5a      	adds	r2, r3, #1
 800e6c8:	62ba      	str	r2, [r7, #40]	; 0x28
 800e6ca:	3330      	adds	r3, #48	; 0x30
 800e6cc:	443b      	add	r3, r7
 800e6ce:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e6d2:	e000      	b.n	800e6d6 <gen_numname+0xfe>
 800e6d4:	2120      	movs	r1, #32
 800e6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6d8:	1c5a      	adds	r2, r3, #1
 800e6da:	627a      	str	r2, [r7, #36]	; 0x24
 800e6dc:	68fa      	ldr	r2, [r7, #12]
 800e6de:	4413      	add	r3, r2
 800e6e0:	460a      	mov	r2, r1
 800e6e2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6e6:	2b07      	cmp	r3, #7
 800e6e8:	d9e9      	bls.n	800e6be <gen_numname+0xe6>
}
 800e6ea:	bf00      	nop
 800e6ec:	bf00      	nop
 800e6ee:	3730      	adds	r7, #48	; 0x30
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}

0800e6f4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e6f4:	b480      	push	{r7}
 800e6f6:	b085      	sub	sp, #20
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e700:	230b      	movs	r3, #11
 800e702:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e704:	7bfb      	ldrb	r3, [r7, #15]
 800e706:	b2da      	uxtb	r2, r3
 800e708:	0852      	lsrs	r2, r2, #1
 800e70a:	01db      	lsls	r3, r3, #7
 800e70c:	4313      	orrs	r3, r2
 800e70e:	b2da      	uxtb	r2, r3
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	1c59      	adds	r1, r3, #1
 800e714:	6079      	str	r1, [r7, #4]
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	4413      	add	r3, r2
 800e71a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	3b01      	subs	r3, #1
 800e720:	60bb      	str	r3, [r7, #8]
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d1ed      	bne.n	800e704 <sum_sfn+0x10>
	return sum;
 800e728:	7bfb      	ldrb	r3, [r7, #15]
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3714      	adds	r7, #20
 800e72e:	46bd      	mov	sp, r7
 800e730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e734:	4770      	bx	lr

0800e736 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e736:	b580      	push	{r7, lr}
 800e738:	b086      	sub	sp, #24
 800e73a:	af00      	add	r7, sp, #0
 800e73c:	6078      	str	r0, [r7, #4]
 800e73e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e740:	2304      	movs	r3, #4
 800e742:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800e74a:	23ff      	movs	r3, #255	; 0xff
 800e74c:	757b      	strb	r3, [r7, #21]
 800e74e:	23ff      	movs	r3, #255	; 0xff
 800e750:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e752:	e081      	b.n	800e858 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	69db      	ldr	r3, [r3, #28]
 800e758:	4619      	mov	r1, r3
 800e75a:	6938      	ldr	r0, [r7, #16]
 800e75c:	f7ff f838 	bl	800d7d0 <move_window>
 800e760:	4603      	mov	r3, r0
 800e762:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e764:	7dfb      	ldrb	r3, [r7, #23]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d17c      	bne.n	800e864 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	6a1b      	ldr	r3, [r3, #32]
 800e76e:	781b      	ldrb	r3, [r3, #0]
 800e770:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800e772:	7dbb      	ldrb	r3, [r7, #22]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d102      	bne.n	800e77e <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e778:	2304      	movs	r3, #4
 800e77a:	75fb      	strb	r3, [r7, #23]
 800e77c:	e077      	b.n	800e86e <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6a1b      	ldr	r3, [r3, #32]
 800e782:	330b      	adds	r3, #11
 800e784:	781b      	ldrb	r3, [r3, #0]
 800e786:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e78a:	73fb      	strb	r3, [r7, #15]
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	7bfa      	ldrb	r2, [r7, #15]
 800e790:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e792:	7dbb      	ldrb	r3, [r7, #22]
 800e794:	2be5      	cmp	r3, #229	; 0xe5
 800e796:	d00e      	beq.n	800e7b6 <dir_read+0x80>
 800e798:	7dbb      	ldrb	r3, [r7, #22]
 800e79a:	2b2e      	cmp	r3, #46	; 0x2e
 800e79c:	d00b      	beq.n	800e7b6 <dir_read+0x80>
 800e79e:	7bfb      	ldrb	r3, [r7, #15]
 800e7a0:	f023 0320 	bic.w	r3, r3, #32
 800e7a4:	2b08      	cmp	r3, #8
 800e7a6:	bf0c      	ite	eq
 800e7a8:	2301      	moveq	r3, #1
 800e7aa:	2300      	movne	r3, #0
 800e7ac:	b2db      	uxtb	r3, r3
 800e7ae:	461a      	mov	r2, r3
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	4293      	cmp	r3, r2
 800e7b4:	d002      	beq.n	800e7bc <dir_read+0x86>
				ord = 0xFF;
 800e7b6:	23ff      	movs	r3, #255	; 0xff
 800e7b8:	757b      	strb	r3, [r7, #21]
 800e7ba:	e044      	b.n	800e846 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800e7bc:	7bfb      	ldrb	r3, [r7, #15]
 800e7be:	2b0f      	cmp	r3, #15
 800e7c0:	d12f      	bne.n	800e822 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800e7c2:	7dbb      	ldrb	r3, [r7, #22]
 800e7c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d00d      	beq.n	800e7e8 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	6a1b      	ldr	r3, [r3, #32]
 800e7d0:	7b5b      	ldrb	r3, [r3, #13]
 800e7d2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800e7d4:	7dbb      	ldrb	r3, [r7, #22]
 800e7d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e7da:	75bb      	strb	r3, [r7, #22]
 800e7dc:	7dbb      	ldrb	r3, [r7, #22]
 800e7de:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	695a      	ldr	r2, [r3, #20]
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e7e8:	7dba      	ldrb	r2, [r7, #22]
 800e7ea:	7d7b      	ldrb	r3, [r7, #21]
 800e7ec:	429a      	cmp	r2, r3
 800e7ee:	d115      	bne.n	800e81c <dir_read+0xe6>
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6a1b      	ldr	r3, [r3, #32]
 800e7f4:	330d      	adds	r3, #13
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	7d3a      	ldrb	r2, [r7, #20]
 800e7fa:	429a      	cmp	r2, r3
 800e7fc:	d10e      	bne.n	800e81c <dir_read+0xe6>
 800e7fe:	693b      	ldr	r3, [r7, #16]
 800e800:	691a      	ldr	r2, [r3, #16]
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6a1b      	ldr	r3, [r3, #32]
 800e806:	4619      	mov	r1, r3
 800e808:	4610      	mov	r0, r2
 800e80a:	f7ff fe19 	bl	800e440 <pick_lfn>
 800e80e:	4603      	mov	r3, r0
 800e810:	2b00      	cmp	r3, #0
 800e812:	d003      	beq.n	800e81c <dir_read+0xe6>
 800e814:	7d7b      	ldrb	r3, [r7, #21]
 800e816:	3b01      	subs	r3, #1
 800e818:	b2db      	uxtb	r3, r3
 800e81a:	e000      	b.n	800e81e <dir_read+0xe8>
 800e81c:	23ff      	movs	r3, #255	; 0xff
 800e81e:	757b      	strb	r3, [r7, #21]
 800e820:	e011      	b.n	800e846 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e822:	7d7b      	ldrb	r3, [r7, #21]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d109      	bne.n	800e83c <dir_read+0x106>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	6a1b      	ldr	r3, [r3, #32]
 800e82c:	4618      	mov	r0, r3
 800e82e:	f7ff ff61 	bl	800e6f4 <sum_sfn>
 800e832:	4603      	mov	r3, r0
 800e834:	461a      	mov	r2, r3
 800e836:	7d3b      	ldrb	r3, [r7, #20]
 800e838:	4293      	cmp	r3, r2
 800e83a:	d015      	beq.n	800e868 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e842:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800e844:	e010      	b.n	800e868 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e846:	2100      	movs	r1, #0
 800e848:	6878      	ldr	r0, [r7, #4]
 800e84a:	f7ff fc2c 	bl	800e0a6 <dir_next>
 800e84e:	4603      	mov	r3, r0
 800e850:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e852:	7dfb      	ldrb	r3, [r7, #23]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d109      	bne.n	800e86c <dir_read+0x136>
	while (dp->sect) {
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	69db      	ldr	r3, [r3, #28]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	f47f af79 	bne.w	800e754 <dir_read+0x1e>
 800e862:	e004      	b.n	800e86e <dir_read+0x138>
		if (res != FR_OK) break;
 800e864:	bf00      	nop
 800e866:	e002      	b.n	800e86e <dir_read+0x138>
					break;
 800e868:	bf00      	nop
 800e86a:	e000      	b.n	800e86e <dir_read+0x138>
		if (res != FR_OK) break;
 800e86c:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e86e:	7dfb      	ldrb	r3, [r7, #23]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d002      	beq.n	800e87a <dir_read+0x144>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2200      	movs	r2, #0
 800e878:	61da      	str	r2, [r3, #28]
	return res;
 800e87a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	3718      	adds	r7, #24
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}

0800e884 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e884:	b580      	push	{r7, lr}
 800e886:	b086      	sub	sp, #24
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e892:	2100      	movs	r1, #0
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f7ff fb7d 	bl	800df94 <dir_sdi>
 800e89a:	4603      	mov	r3, r0
 800e89c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e89e:	7dfb      	ldrb	r3, [r7, #23]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d001      	beq.n	800e8a8 <dir_find+0x24>
 800e8a4:	7dfb      	ldrb	r3, [r7, #23]
 800e8a6:	e0a9      	b.n	800e9fc <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e8a8:	23ff      	movs	r3, #255	; 0xff
 800e8aa:	753b      	strb	r3, [r7, #20]
 800e8ac:	7d3b      	ldrb	r3, [r7, #20]
 800e8ae:	757b      	strb	r3, [r7, #21]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e8b6:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	69db      	ldr	r3, [r3, #28]
 800e8bc:	4619      	mov	r1, r3
 800e8be:	6938      	ldr	r0, [r7, #16]
 800e8c0:	f7fe ff86 	bl	800d7d0 <move_window>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e8c8:	7dfb      	ldrb	r3, [r7, #23]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	f040 8090 	bne.w	800e9f0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6a1b      	ldr	r3, [r3, #32]
 800e8d4:	781b      	ldrb	r3, [r3, #0]
 800e8d6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e8d8:	7dbb      	ldrb	r3, [r7, #22]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d102      	bne.n	800e8e4 <dir_find+0x60>
 800e8de:	2304      	movs	r3, #4
 800e8e0:	75fb      	strb	r3, [r7, #23]
 800e8e2:	e08a      	b.n	800e9fa <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6a1b      	ldr	r3, [r3, #32]
 800e8e8:	330b      	adds	r3, #11
 800e8ea:	781b      	ldrb	r3, [r3, #0]
 800e8ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e8f0:	73fb      	strb	r3, [r7, #15]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	7bfa      	ldrb	r2, [r7, #15]
 800e8f6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e8f8:	7dbb      	ldrb	r3, [r7, #22]
 800e8fa:	2be5      	cmp	r3, #229	; 0xe5
 800e8fc:	d007      	beq.n	800e90e <dir_find+0x8a>
 800e8fe:	7bfb      	ldrb	r3, [r7, #15]
 800e900:	f003 0308 	and.w	r3, r3, #8
 800e904:	2b00      	cmp	r3, #0
 800e906:	d009      	beq.n	800e91c <dir_find+0x98>
 800e908:	7bfb      	ldrb	r3, [r7, #15]
 800e90a:	2b0f      	cmp	r3, #15
 800e90c:	d006      	beq.n	800e91c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e90e:	23ff      	movs	r3, #255	; 0xff
 800e910:	757b      	strb	r3, [r7, #21]
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e918:	631a      	str	r2, [r3, #48]	; 0x30
 800e91a:	e05e      	b.n	800e9da <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	2b0f      	cmp	r3, #15
 800e920:	d136      	bne.n	800e990 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d154      	bne.n	800e9da <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e930:	7dbb      	ldrb	r3, [r7, #22]
 800e932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e936:	2b00      	cmp	r3, #0
 800e938:	d00d      	beq.n	800e956 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	6a1b      	ldr	r3, [r3, #32]
 800e93e:	7b5b      	ldrb	r3, [r3, #13]
 800e940:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e942:	7dbb      	ldrb	r3, [r7, #22]
 800e944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e948:	75bb      	strb	r3, [r7, #22]
 800e94a:	7dbb      	ldrb	r3, [r7, #22]
 800e94c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	695a      	ldr	r2, [r3, #20]
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e956:	7dba      	ldrb	r2, [r7, #22]
 800e958:	7d7b      	ldrb	r3, [r7, #21]
 800e95a:	429a      	cmp	r2, r3
 800e95c:	d115      	bne.n	800e98a <dir_find+0x106>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6a1b      	ldr	r3, [r3, #32]
 800e962:	330d      	adds	r3, #13
 800e964:	781b      	ldrb	r3, [r3, #0]
 800e966:	7d3a      	ldrb	r2, [r7, #20]
 800e968:	429a      	cmp	r2, r3
 800e96a:	d10e      	bne.n	800e98a <dir_find+0x106>
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	691a      	ldr	r2, [r3, #16]
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	6a1b      	ldr	r3, [r3, #32]
 800e974:	4619      	mov	r1, r3
 800e976:	4610      	mov	r0, r2
 800e978:	f7ff fcf2 	bl	800e360 <cmp_lfn>
 800e97c:	4603      	mov	r3, r0
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d003      	beq.n	800e98a <dir_find+0x106>
 800e982:	7d7b      	ldrb	r3, [r7, #21]
 800e984:	3b01      	subs	r3, #1
 800e986:	b2db      	uxtb	r3, r3
 800e988:	e000      	b.n	800e98c <dir_find+0x108>
 800e98a:	23ff      	movs	r3, #255	; 0xff
 800e98c:	757b      	strb	r3, [r7, #21]
 800e98e:	e024      	b.n	800e9da <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e990:	7d7b      	ldrb	r3, [r7, #21]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d109      	bne.n	800e9aa <dir_find+0x126>
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6a1b      	ldr	r3, [r3, #32]
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7ff feaa 	bl	800e6f4 <sum_sfn>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	461a      	mov	r2, r3
 800e9a4:	7d3b      	ldrb	r3, [r7, #20]
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	d024      	beq.n	800e9f4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e9b0:	f003 0301 	and.w	r3, r3, #1
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d10a      	bne.n	800e9ce <dir_find+0x14a>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	6a18      	ldr	r0, [r3, #32]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	3324      	adds	r3, #36	; 0x24
 800e9c0:	220b      	movs	r2, #11
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	f7fe fd12 	bl	800d3ec <mem_cmp>
 800e9c8:	4603      	mov	r3, r0
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d014      	beq.n	800e9f8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e9ce:	23ff      	movs	r3, #255	; 0xff
 800e9d0:	757b      	strb	r3, [r7, #21]
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e9d8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e9da:	2100      	movs	r1, #0
 800e9dc:	6878      	ldr	r0, [r7, #4]
 800e9de:	f7ff fb62 	bl	800e0a6 <dir_next>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e9e6:	7dfb      	ldrb	r3, [r7, #23]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	f43f af65 	beq.w	800e8b8 <dir_find+0x34>
 800e9ee:	e004      	b.n	800e9fa <dir_find+0x176>
		if (res != FR_OK) break;
 800e9f0:	bf00      	nop
 800e9f2:	e002      	b.n	800e9fa <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e9f4:	bf00      	nop
 800e9f6:	e000      	b.n	800e9fa <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e9f8:	bf00      	nop

	return res;
 800e9fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3718      	adds	r7, #24
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b08c      	sub	sp, #48	; 0x30
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ea18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d001      	beq.n	800ea24 <dir_register+0x20>
 800ea20:	2306      	movs	r3, #6
 800ea22:	e0e0      	b.n	800ebe6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800ea24:	2300      	movs	r3, #0
 800ea26:	627b      	str	r3, [r7, #36]	; 0x24
 800ea28:	e002      	b.n	800ea30 <dir_register+0x2c>
 800ea2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea2c:	3301      	adds	r3, #1
 800ea2e:	627b      	str	r3, [r7, #36]	; 0x24
 800ea30:	69fb      	ldr	r3, [r7, #28]
 800ea32:	691a      	ldr	r2, [r3, #16]
 800ea34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea36:	005b      	lsls	r3, r3, #1
 800ea38:	4413      	add	r3, r2
 800ea3a:	881b      	ldrh	r3, [r3, #0]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d1f4      	bne.n	800ea2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800ea46:	f107 030c 	add.w	r3, r7, #12
 800ea4a:	220c      	movs	r2, #12
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7fe fc91 	bl	800d374 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800ea52:	7dfb      	ldrb	r3, [r7, #23]
 800ea54:	f003 0301 	and.w	r3, r3, #1
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d032      	beq.n	800eac2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2240      	movs	r2, #64	; 0x40
 800ea60:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800ea64:	2301      	movs	r3, #1
 800ea66:	62bb      	str	r3, [r7, #40]	; 0x28
 800ea68:	e016      	b.n	800ea98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800ea70:	69fb      	ldr	r3, [r7, #28]
 800ea72:	691a      	ldr	r2, [r3, #16]
 800ea74:	f107 010c 	add.w	r1, r7, #12
 800ea78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea7a:	f7ff fdad 	bl	800e5d8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800ea7e:	6878      	ldr	r0, [r7, #4]
 800ea80:	f7ff ff00 	bl	800e884 <dir_find>
 800ea84:	4603      	mov	r3, r0
 800ea86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800ea8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d106      	bne.n	800eaa0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ea92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea94:	3301      	adds	r3, #1
 800ea96:	62bb      	str	r3, [r7, #40]	; 0x28
 800ea98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea9a:	2b63      	cmp	r3, #99	; 0x63
 800ea9c:	d9e5      	bls.n	800ea6a <dir_register+0x66>
 800ea9e:	e000      	b.n	800eaa2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800eaa0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800eaa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eaa4:	2b64      	cmp	r3, #100	; 0x64
 800eaa6:	d101      	bne.n	800eaac <dir_register+0xa8>
 800eaa8:	2307      	movs	r3, #7
 800eaaa:	e09c      	b.n	800ebe6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800eaac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eab0:	2b04      	cmp	r3, #4
 800eab2:	d002      	beq.n	800eaba <dir_register+0xb6>
 800eab4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eab8:	e095      	b.n	800ebe6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800eaba:	7dfa      	ldrb	r2, [r7, #23]
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800eac2:	7dfb      	ldrb	r3, [r7, #23]
 800eac4:	f003 0302 	and.w	r3, r3, #2
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d007      	beq.n	800eadc <dir_register+0xd8>
 800eacc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eace:	330c      	adds	r3, #12
 800ead0:	4a47      	ldr	r2, [pc, #284]	; (800ebf0 <dir_register+0x1ec>)
 800ead2:	fba2 2303 	umull	r2, r3, r2, r3
 800ead6:	089b      	lsrs	r3, r3, #2
 800ead8:	3301      	adds	r3, #1
 800eada:	e000      	b.n	800eade <dir_register+0xda>
 800eadc:	2301      	movs	r3, #1
 800eade:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800eae0:	6a39      	ldr	r1, [r7, #32]
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f7ff fbb5 	bl	800e252 <dir_alloc>
 800eae8:	4603      	mov	r3, r0
 800eaea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800eaee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d148      	bne.n	800eb88 <dir_register+0x184>
 800eaf6:	6a3b      	ldr	r3, [r7, #32]
 800eaf8:	3b01      	subs	r3, #1
 800eafa:	623b      	str	r3, [r7, #32]
 800eafc:	6a3b      	ldr	r3, [r7, #32]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d042      	beq.n	800eb88 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	695a      	ldr	r2, [r3, #20]
 800eb06:	6a3b      	ldr	r3, [r7, #32]
 800eb08:	015b      	lsls	r3, r3, #5
 800eb0a:	1ad3      	subs	r3, r2, r3
 800eb0c:	4619      	mov	r1, r3
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f7ff fa40 	bl	800df94 <dir_sdi>
 800eb14:	4603      	mov	r3, r0
 800eb16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800eb1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d132      	bne.n	800eb88 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	3324      	adds	r3, #36	; 0x24
 800eb26:	4618      	mov	r0, r3
 800eb28:	f7ff fde4 	bl	800e6f4 <sum_sfn>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	69db      	ldr	r3, [r3, #28]
 800eb34:	4619      	mov	r1, r3
 800eb36:	69f8      	ldr	r0, [r7, #28]
 800eb38:	f7fe fe4a 	bl	800d7d0 <move_window>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800eb42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d11d      	bne.n	800eb86 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800eb4a:	69fb      	ldr	r3, [r7, #28]
 800eb4c:	6918      	ldr	r0, [r3, #16]
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6a19      	ldr	r1, [r3, #32]
 800eb52:	6a3b      	ldr	r3, [r7, #32]
 800eb54:	b2da      	uxtb	r2, r3
 800eb56:	7efb      	ldrb	r3, [r7, #27]
 800eb58:	f7ff fcd6 	bl	800e508 <put_lfn>
				fs->wflag = 1;
 800eb5c:	69fb      	ldr	r3, [r7, #28]
 800eb5e:	2201      	movs	r2, #1
 800eb60:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800eb62:	2100      	movs	r1, #0
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f7ff fa9e 	bl	800e0a6 <dir_next>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800eb70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d107      	bne.n	800eb88 <dir_register+0x184>
 800eb78:	6a3b      	ldr	r3, [r7, #32]
 800eb7a:	3b01      	subs	r3, #1
 800eb7c:	623b      	str	r3, [r7, #32]
 800eb7e:	6a3b      	ldr	r3, [r7, #32]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d1d5      	bne.n	800eb30 <dir_register+0x12c>
 800eb84:	e000      	b.n	800eb88 <dir_register+0x184>
				if (res != FR_OK) break;
 800eb86:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800eb88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d128      	bne.n	800ebe2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	69db      	ldr	r3, [r3, #28]
 800eb94:	4619      	mov	r1, r3
 800eb96:	69f8      	ldr	r0, [r7, #28]
 800eb98:	f7fe fe1a 	bl	800d7d0 <move_window>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800eba2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d11b      	bne.n	800ebe2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	6a1b      	ldr	r3, [r3, #32]
 800ebae:	2220      	movs	r2, #32
 800ebb0:	2100      	movs	r1, #0
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f7fe fbff 	bl	800d3b6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	6a18      	ldr	r0, [r3, #32]
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	3324      	adds	r3, #36	; 0x24
 800ebc0:	220b      	movs	r2, #11
 800ebc2:	4619      	mov	r1, r3
 800ebc4:	f7fe fbd6 	bl	800d374 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6a1b      	ldr	r3, [r3, #32]
 800ebd2:	330c      	adds	r3, #12
 800ebd4:	f002 0218 	and.w	r2, r2, #24
 800ebd8:	b2d2      	uxtb	r2, r2
 800ebda:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800ebdc:	69fb      	ldr	r3, [r7, #28]
 800ebde:	2201      	movs	r2, #1
 800ebe0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ebe2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	3730      	adds	r7, #48	; 0x30
 800ebea:	46bd      	mov	sp, r7
 800ebec:	bd80      	pop	{r7, pc}
 800ebee:	bf00      	nop
 800ebf0:	4ec4ec4f 	.word	0x4ec4ec4f

0800ebf4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b088      	sub	sp, #32
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	2200      	movs	r2, #0
 800ec08:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	69db      	ldr	r3, [r3, #28]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	f000 80c9 	beq.w	800eda6 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec1c:	d032      	beq.n	800ec84 <get_fileinfo+0x90>
			i = j = 0;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	61bb      	str	r3, [r7, #24]
 800ec22:	69bb      	ldr	r3, [r7, #24]
 800ec24:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ec26:	e01b      	b.n	800ec60 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800ec28:	89fb      	ldrh	r3, [r7, #14]
 800ec2a:	2100      	movs	r1, #0
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	f001 feeb 	bl	8010a08 <ff_convert>
 800ec32:	4603      	mov	r3, r0
 800ec34:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800ec36:	89fb      	ldrh	r3, [r7, #14]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d102      	bne.n	800ec42 <get_fileinfo+0x4e>
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	61fb      	str	r3, [r7, #28]
 800ec40:	e01a      	b.n	800ec78 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800ec42:	69fb      	ldr	r3, [r7, #28]
 800ec44:	2bfe      	cmp	r3, #254	; 0xfe
 800ec46:	d902      	bls.n	800ec4e <get_fileinfo+0x5a>
 800ec48:	2300      	movs	r3, #0
 800ec4a:	61fb      	str	r3, [r7, #28]
 800ec4c:	e014      	b.n	800ec78 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	1c5a      	adds	r2, r3, #1
 800ec52:	61fa      	str	r2, [r7, #28]
 800ec54:	89fa      	ldrh	r2, [r7, #14]
 800ec56:	b2d1      	uxtb	r1, r2
 800ec58:	683a      	ldr	r2, [r7, #0]
 800ec5a:	4413      	add	r3, r2
 800ec5c:	460a      	mov	r2, r1
 800ec5e:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	691a      	ldr	r2, [r3, #16]
 800ec64:	69bb      	ldr	r3, [r7, #24]
 800ec66:	1c59      	adds	r1, r3, #1
 800ec68:	61b9      	str	r1, [r7, #24]
 800ec6a:	005b      	lsls	r3, r3, #1
 800ec6c:	4413      	add	r3, r2
 800ec6e:	881b      	ldrh	r3, [r3, #0]
 800ec70:	81fb      	strh	r3, [r7, #14]
 800ec72:	89fb      	ldrh	r3, [r7, #14]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d1d7      	bne.n	800ec28 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800ec78:	683a      	ldr	r2, [r7, #0]
 800ec7a:	69fb      	ldr	r3, [r7, #28]
 800ec7c:	4413      	add	r3, r2
 800ec7e:	3316      	adds	r3, #22
 800ec80:	2200      	movs	r2, #0
 800ec82:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800ec84:	2300      	movs	r3, #0
 800ec86:	61bb      	str	r3, [r7, #24]
 800ec88:	69bb      	ldr	r3, [r7, #24]
 800ec8a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800ec8c:	683a      	ldr	r2, [r7, #0]
 800ec8e:	69fb      	ldr	r3, [r7, #28]
 800ec90:	4413      	add	r3, r2
 800ec92:	3316      	adds	r3, #22
 800ec94:	781b      	ldrb	r3, [r3, #0]
 800ec96:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800ec98:	e04c      	b.n	800ed34 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6a1a      	ldr	r2, [r3, #32]
 800ec9e:	69fb      	ldr	r3, [r7, #28]
 800eca0:	1c59      	adds	r1, r3, #1
 800eca2:	61f9      	str	r1, [r7, #28]
 800eca4:	4413      	add	r3, r2
 800eca6:	781b      	ldrb	r3, [r3, #0]
 800eca8:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800ecaa:	7dfb      	ldrb	r3, [r7, #23]
 800ecac:	2b20      	cmp	r3, #32
 800ecae:	d100      	bne.n	800ecb2 <get_fileinfo+0xbe>
 800ecb0:	e040      	b.n	800ed34 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800ecb2:	7dfb      	ldrb	r3, [r7, #23]
 800ecb4:	2b05      	cmp	r3, #5
 800ecb6:	d101      	bne.n	800ecbc <get_fileinfo+0xc8>
 800ecb8:	23e5      	movs	r3, #229	; 0xe5
 800ecba:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800ecbc:	69fb      	ldr	r3, [r7, #28]
 800ecbe:	2b09      	cmp	r3, #9
 800ecc0:	d10f      	bne.n	800ece2 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800ecc2:	89bb      	ldrh	r3, [r7, #12]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d105      	bne.n	800ecd4 <get_fileinfo+0xe0>
 800ecc8:	683a      	ldr	r2, [r7, #0]
 800ecca:	69bb      	ldr	r3, [r7, #24]
 800eccc:	4413      	add	r3, r2
 800ecce:	3316      	adds	r3, #22
 800ecd0:	222e      	movs	r2, #46	; 0x2e
 800ecd2:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800ecd4:	69bb      	ldr	r3, [r7, #24]
 800ecd6:	1c5a      	adds	r2, r3, #1
 800ecd8:	61ba      	str	r2, [r7, #24]
 800ecda:	683a      	ldr	r2, [r7, #0]
 800ecdc:	4413      	add	r3, r2
 800ecde:	222e      	movs	r2, #46	; 0x2e
 800ece0:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800ece2:	683a      	ldr	r2, [r7, #0]
 800ece4:	69bb      	ldr	r3, [r7, #24]
 800ece6:	4413      	add	r3, r2
 800ece8:	3309      	adds	r3, #9
 800ecea:	7dfa      	ldrb	r2, [r7, #23]
 800ecec:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800ecee:	89bb      	ldrh	r3, [r7, #12]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d11c      	bne.n	800ed2e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800ecf4:	7dfb      	ldrb	r3, [r7, #23]
 800ecf6:	2b40      	cmp	r3, #64	; 0x40
 800ecf8:	d913      	bls.n	800ed22 <get_fileinfo+0x12e>
 800ecfa:	7dfb      	ldrb	r3, [r7, #23]
 800ecfc:	2b5a      	cmp	r3, #90	; 0x5a
 800ecfe:	d810      	bhi.n	800ed22 <get_fileinfo+0x12e>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6a1b      	ldr	r3, [r3, #32]
 800ed04:	330c      	adds	r3, #12
 800ed06:	781b      	ldrb	r3, [r3, #0]
 800ed08:	461a      	mov	r2, r3
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	2b08      	cmp	r3, #8
 800ed0e:	d901      	bls.n	800ed14 <get_fileinfo+0x120>
 800ed10:	2310      	movs	r3, #16
 800ed12:	e000      	b.n	800ed16 <get_fileinfo+0x122>
 800ed14:	2308      	movs	r3, #8
 800ed16:	4013      	ands	r3, r2
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d002      	beq.n	800ed22 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800ed1c:	7dfb      	ldrb	r3, [r7, #23]
 800ed1e:	3320      	adds	r3, #32
 800ed20:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800ed22:	683a      	ldr	r2, [r7, #0]
 800ed24:	69bb      	ldr	r3, [r7, #24]
 800ed26:	4413      	add	r3, r2
 800ed28:	3316      	adds	r3, #22
 800ed2a:	7dfa      	ldrb	r2, [r7, #23]
 800ed2c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800ed2e:	69bb      	ldr	r3, [r7, #24]
 800ed30:	3301      	adds	r3, #1
 800ed32:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800ed34:	69fb      	ldr	r3, [r7, #28]
 800ed36:	2b0a      	cmp	r3, #10
 800ed38:	d9af      	bls.n	800ec9a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800ed3a:	89bb      	ldrh	r3, [r7, #12]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d10d      	bne.n	800ed5c <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800ed40:	683a      	ldr	r2, [r7, #0]
 800ed42:	69bb      	ldr	r3, [r7, #24]
 800ed44:	4413      	add	r3, r2
 800ed46:	3316      	adds	r3, #22
 800ed48:	2200      	movs	r2, #0
 800ed4a:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6a1b      	ldr	r3, [r3, #32]
 800ed50:	330c      	adds	r3, #12
 800ed52:	781b      	ldrb	r3, [r3, #0]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d101      	bne.n	800ed5c <get_fileinfo+0x168>
 800ed58:	2300      	movs	r3, #0
 800ed5a:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800ed5c:	683a      	ldr	r2, [r7, #0]
 800ed5e:	69bb      	ldr	r3, [r7, #24]
 800ed60:	4413      	add	r3, r2
 800ed62:	3309      	adds	r3, #9
 800ed64:	2200      	movs	r2, #0
 800ed66:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	6a1b      	ldr	r3, [r3, #32]
 800ed6c:	7ada      	ldrb	r2, [r3, #11]
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6a1b      	ldr	r3, [r3, #32]
 800ed76:	331c      	adds	r3, #28
 800ed78:	4618      	mov	r0, r3
 800ed7a:	f7fe fa91 	bl	800d2a0 <ld_dword>
 800ed7e:	4602      	mov	r2, r0
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6a1b      	ldr	r3, [r3, #32]
 800ed88:	3316      	adds	r3, #22
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	f7fe fa88 	bl	800d2a0 <ld_dword>
 800ed90:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	b29a      	uxth	r2, r3
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	80da      	strh	r2, [r3, #6]
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	0c1b      	lsrs	r3, r3, #16
 800ed9e:	b29a      	uxth	r2, r3
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	809a      	strh	r2, [r3, #4]
 800eda4:	e000      	b.n	800eda8 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800eda6:	bf00      	nop
}
 800eda8:	3720      	adds	r7, #32
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
	...

0800edb0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b08a      	sub	sp, #40	; 0x28
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800edba:	683b      	ldr	r3, [r7, #0]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	613b      	str	r3, [r7, #16]
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	691b      	ldr	r3, [r3, #16]
 800edc6:	60fb      	str	r3, [r7, #12]
 800edc8:	2300      	movs	r3, #0
 800edca:	617b      	str	r3, [r7, #20]
 800edcc:	697b      	ldr	r3, [r7, #20]
 800edce:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800edd0:	69bb      	ldr	r3, [r7, #24]
 800edd2:	1c5a      	adds	r2, r3, #1
 800edd4:	61ba      	str	r2, [r7, #24]
 800edd6:	693a      	ldr	r2, [r7, #16]
 800edd8:	4413      	add	r3, r2
 800edda:	781b      	ldrb	r3, [r3, #0]
 800eddc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800edde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ede0:	2b1f      	cmp	r3, #31
 800ede2:	d940      	bls.n	800ee66 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800ede4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ede6:	2b2f      	cmp	r3, #47	; 0x2f
 800ede8:	d006      	beq.n	800edf8 <create_name+0x48>
 800edea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edec:	2b5c      	cmp	r3, #92	; 0x5c
 800edee:	d110      	bne.n	800ee12 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800edf0:	e002      	b.n	800edf8 <create_name+0x48>
 800edf2:	69bb      	ldr	r3, [r7, #24]
 800edf4:	3301      	adds	r3, #1
 800edf6:	61bb      	str	r3, [r7, #24]
 800edf8:	693a      	ldr	r2, [r7, #16]
 800edfa:	69bb      	ldr	r3, [r7, #24]
 800edfc:	4413      	add	r3, r2
 800edfe:	781b      	ldrb	r3, [r3, #0]
 800ee00:	2b2f      	cmp	r3, #47	; 0x2f
 800ee02:	d0f6      	beq.n	800edf2 <create_name+0x42>
 800ee04:	693a      	ldr	r2, [r7, #16]
 800ee06:	69bb      	ldr	r3, [r7, #24]
 800ee08:	4413      	add	r3, r2
 800ee0a:	781b      	ldrb	r3, [r3, #0]
 800ee0c:	2b5c      	cmp	r3, #92	; 0x5c
 800ee0e:	d0f0      	beq.n	800edf2 <create_name+0x42>
			break;
 800ee10:	e02a      	b.n	800ee68 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	2bfe      	cmp	r3, #254	; 0xfe
 800ee16:	d901      	bls.n	800ee1c <create_name+0x6c>
 800ee18:	2306      	movs	r3, #6
 800ee1a:	e17d      	b.n	800f118 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800ee1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800ee22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee24:	2101      	movs	r1, #1
 800ee26:	4618      	mov	r0, r3
 800ee28:	f001 fdee 	bl	8010a08 <ff_convert>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ee30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d101      	bne.n	800ee3a <create_name+0x8a>
 800ee36:	2306      	movs	r3, #6
 800ee38:	e16e      	b.n	800f118 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ee3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee3c:	2b7f      	cmp	r3, #127	; 0x7f
 800ee3e:	d809      	bhi.n	800ee54 <create_name+0xa4>
 800ee40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee42:	4619      	mov	r1, r3
 800ee44:	488d      	ldr	r0, [pc, #564]	; (800f07c <create_name+0x2cc>)
 800ee46:	f7fe faf8 	bl	800d43a <chk_chr>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d001      	beq.n	800ee54 <create_name+0xa4>
 800ee50:	2306      	movs	r3, #6
 800ee52:	e161      	b.n	800f118 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	1c5a      	adds	r2, r3, #1
 800ee58:	617a      	str	r2, [r7, #20]
 800ee5a:	005b      	lsls	r3, r3, #1
 800ee5c:	68fa      	ldr	r2, [r7, #12]
 800ee5e:	4413      	add	r3, r2
 800ee60:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ee62:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ee64:	e7b4      	b.n	800edd0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800ee66:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ee68:	693a      	ldr	r2, [r7, #16]
 800ee6a:	69bb      	ldr	r3, [r7, #24]
 800ee6c:	441a      	add	r2, r3
 800ee6e:	683b      	ldr	r3, [r7, #0]
 800ee70:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ee72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee74:	2b1f      	cmp	r3, #31
 800ee76:	d801      	bhi.n	800ee7c <create_name+0xcc>
 800ee78:	2304      	movs	r3, #4
 800ee7a:	e000      	b.n	800ee7e <create_name+0xce>
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ee82:	e011      	b.n	800eea8 <create_name+0xf8>
		w = lfn[di - 1];
 800ee84:	697b      	ldr	r3, [r7, #20]
 800ee86:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ee8a:	3b01      	subs	r3, #1
 800ee8c:	005b      	lsls	r3, r3, #1
 800ee8e:	68fa      	ldr	r2, [r7, #12]
 800ee90:	4413      	add	r3, r2
 800ee92:	881b      	ldrh	r3, [r3, #0]
 800ee94:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ee96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee98:	2b20      	cmp	r3, #32
 800ee9a:	d002      	beq.n	800eea2 <create_name+0xf2>
 800ee9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ee9e:	2b2e      	cmp	r3, #46	; 0x2e
 800eea0:	d106      	bne.n	800eeb0 <create_name+0x100>
		di--;
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	3b01      	subs	r3, #1
 800eea6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d1ea      	bne.n	800ee84 <create_name+0xd4>
 800eeae:	e000      	b.n	800eeb2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800eeb0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	005b      	lsls	r3, r3, #1
 800eeb6:	68fa      	ldr	r2, [r7, #12]
 800eeb8:	4413      	add	r3, r2
 800eeba:	2200      	movs	r2, #0
 800eebc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800eebe:	697b      	ldr	r3, [r7, #20]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d101      	bne.n	800eec8 <create_name+0x118>
 800eec4:	2306      	movs	r3, #6
 800eec6:	e127      	b.n	800f118 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	3324      	adds	r3, #36	; 0x24
 800eecc:	220b      	movs	r2, #11
 800eece:	2120      	movs	r1, #32
 800eed0:	4618      	mov	r0, r3
 800eed2:	f7fe fa70 	bl	800d3b6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800eed6:	2300      	movs	r3, #0
 800eed8:	61bb      	str	r3, [r7, #24]
 800eeda:	e002      	b.n	800eee2 <create_name+0x132>
 800eedc:	69bb      	ldr	r3, [r7, #24]
 800eede:	3301      	adds	r3, #1
 800eee0:	61bb      	str	r3, [r7, #24]
 800eee2:	69bb      	ldr	r3, [r7, #24]
 800eee4:	005b      	lsls	r3, r3, #1
 800eee6:	68fa      	ldr	r2, [r7, #12]
 800eee8:	4413      	add	r3, r2
 800eeea:	881b      	ldrh	r3, [r3, #0]
 800eeec:	2b20      	cmp	r3, #32
 800eeee:	d0f5      	beq.n	800eedc <create_name+0x12c>
 800eef0:	69bb      	ldr	r3, [r7, #24]
 800eef2:	005b      	lsls	r3, r3, #1
 800eef4:	68fa      	ldr	r2, [r7, #12]
 800eef6:	4413      	add	r3, r2
 800eef8:	881b      	ldrh	r3, [r3, #0]
 800eefa:	2b2e      	cmp	r3, #46	; 0x2e
 800eefc:	d0ee      	beq.n	800eedc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800eefe:	69bb      	ldr	r3, [r7, #24]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d009      	beq.n	800ef18 <create_name+0x168>
 800ef04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef08:	f043 0303 	orr.w	r3, r3, #3
 800ef0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800ef10:	e002      	b.n	800ef18 <create_name+0x168>
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	3b01      	subs	r3, #1
 800ef16:	617b      	str	r3, [r7, #20]
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d009      	beq.n	800ef32 <create_name+0x182>
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ef24:	3b01      	subs	r3, #1
 800ef26:	005b      	lsls	r3, r3, #1
 800ef28:	68fa      	ldr	r2, [r7, #12]
 800ef2a:	4413      	add	r3, r2
 800ef2c:	881b      	ldrh	r3, [r3, #0]
 800ef2e:	2b2e      	cmp	r3, #46	; 0x2e
 800ef30:	d1ef      	bne.n	800ef12 <create_name+0x162>

	i = b = 0; ni = 8;
 800ef32:	2300      	movs	r3, #0
 800ef34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ef38:	2300      	movs	r3, #0
 800ef3a:	623b      	str	r3, [r7, #32]
 800ef3c:	2308      	movs	r3, #8
 800ef3e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800ef40:	69bb      	ldr	r3, [r7, #24]
 800ef42:	1c5a      	adds	r2, r3, #1
 800ef44:	61ba      	str	r2, [r7, #24]
 800ef46:	005b      	lsls	r3, r3, #1
 800ef48:	68fa      	ldr	r2, [r7, #12]
 800ef4a:	4413      	add	r3, r2
 800ef4c:	881b      	ldrh	r3, [r3, #0]
 800ef4e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ef50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	f000 8090 	beq.w	800f078 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ef58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef5a:	2b20      	cmp	r3, #32
 800ef5c:	d006      	beq.n	800ef6c <create_name+0x1bc>
 800ef5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef60:	2b2e      	cmp	r3, #46	; 0x2e
 800ef62:	d10a      	bne.n	800ef7a <create_name+0x1ca>
 800ef64:	69ba      	ldr	r2, [r7, #24]
 800ef66:	697b      	ldr	r3, [r7, #20]
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d006      	beq.n	800ef7a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800ef6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef70:	f043 0303 	orr.w	r3, r3, #3
 800ef74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ef78:	e07d      	b.n	800f076 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ef7a:	6a3a      	ldr	r2, [r7, #32]
 800ef7c:	69fb      	ldr	r3, [r7, #28]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d203      	bcs.n	800ef8a <create_name+0x1da>
 800ef82:	69ba      	ldr	r2, [r7, #24]
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d123      	bne.n	800efd2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800ef8a:	69fb      	ldr	r3, [r7, #28]
 800ef8c:	2b0b      	cmp	r3, #11
 800ef8e:	d106      	bne.n	800ef9e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800ef90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef94:	f043 0303 	orr.w	r3, r3, #3
 800ef98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ef9c:	e075      	b.n	800f08a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ef9e:	69ba      	ldr	r2, [r7, #24]
 800efa0:	697b      	ldr	r3, [r7, #20]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	d005      	beq.n	800efb2 <create_name+0x202>
 800efa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800efaa:	f043 0303 	orr.w	r3, r3, #3
 800efae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800efb2:	69ba      	ldr	r2, [r7, #24]
 800efb4:	697b      	ldr	r3, [r7, #20]
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d866      	bhi.n	800f088 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	61bb      	str	r3, [r7, #24]
 800efbe:	2308      	movs	r3, #8
 800efc0:	623b      	str	r3, [r7, #32]
 800efc2:	230b      	movs	r3, #11
 800efc4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800efc6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800efca:	009b      	lsls	r3, r3, #2
 800efcc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800efd0:	e051      	b.n	800f076 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800efd2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efd4:	2b7f      	cmp	r3, #127	; 0x7f
 800efd6:	d914      	bls.n	800f002 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800efd8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efda:	2100      	movs	r1, #0
 800efdc:	4618      	mov	r0, r3
 800efde:	f001 fd13 	bl	8010a08 <ff_convert>
 800efe2:	4603      	mov	r3, r0
 800efe4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800efe6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d004      	beq.n	800eff6 <create_name+0x246>
 800efec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efee:	3b80      	subs	r3, #128	; 0x80
 800eff0:	4a23      	ldr	r2, [pc, #140]	; (800f080 <create_name+0x2d0>)
 800eff2:	5cd3      	ldrb	r3, [r2, r3]
 800eff4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800eff6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800effa:	f043 0302 	orr.w	r3, r3, #2
 800effe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f002:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f004:	2b00      	cmp	r3, #0
 800f006:	d007      	beq.n	800f018 <create_name+0x268>
 800f008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f00a:	4619      	mov	r1, r3
 800f00c:	481d      	ldr	r0, [pc, #116]	; (800f084 <create_name+0x2d4>)
 800f00e:	f7fe fa14 	bl	800d43a <chk_chr>
 800f012:	4603      	mov	r3, r0
 800f014:	2b00      	cmp	r3, #0
 800f016:	d008      	beq.n	800f02a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f018:	235f      	movs	r3, #95	; 0x5f
 800f01a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f01c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f020:	f043 0303 	orr.w	r3, r3, #3
 800f024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f028:	e01b      	b.n	800f062 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f02a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f02c:	2b40      	cmp	r3, #64	; 0x40
 800f02e:	d909      	bls.n	800f044 <create_name+0x294>
 800f030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f032:	2b5a      	cmp	r3, #90	; 0x5a
 800f034:	d806      	bhi.n	800f044 <create_name+0x294>
					b |= 2;
 800f036:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f03a:	f043 0302 	orr.w	r3, r3, #2
 800f03e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f042:	e00e      	b.n	800f062 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f044:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f046:	2b60      	cmp	r3, #96	; 0x60
 800f048:	d90b      	bls.n	800f062 <create_name+0x2b2>
 800f04a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f04c:	2b7a      	cmp	r3, #122	; 0x7a
 800f04e:	d808      	bhi.n	800f062 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f050:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f054:	f043 0301 	orr.w	r3, r3, #1
 800f058:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f05c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f05e:	3b20      	subs	r3, #32
 800f060:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f062:	6a3b      	ldr	r3, [r7, #32]
 800f064:	1c5a      	adds	r2, r3, #1
 800f066:	623a      	str	r2, [r7, #32]
 800f068:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f06a:	b2d1      	uxtb	r1, r2
 800f06c:	687a      	ldr	r2, [r7, #4]
 800f06e:	4413      	add	r3, r2
 800f070:	460a      	mov	r2, r1
 800f072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f076:	e763      	b.n	800ef40 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f078:	bf00      	nop
 800f07a:	e006      	b.n	800f08a <create_name+0x2da>
 800f07c:	08011c44 	.word	0x08011c44
 800f080:	08011cac 	.word	0x08011cac
 800f084:	08011c50 	.word	0x08011c50
			if (si > di) break;			/* No extension */
 800f088:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f090:	2be5      	cmp	r3, #229	; 0xe5
 800f092:	d103      	bne.n	800f09c <create_name+0x2ec>
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2205      	movs	r2, #5
 800f098:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800f09c:	69fb      	ldr	r3, [r7, #28]
 800f09e:	2b08      	cmp	r3, #8
 800f0a0:	d104      	bne.n	800f0ac <create_name+0x2fc>
 800f0a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0a6:	009b      	lsls	r3, r3, #2
 800f0a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f0ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0b0:	f003 030c 	and.w	r3, r3, #12
 800f0b4:	2b0c      	cmp	r3, #12
 800f0b6:	d005      	beq.n	800f0c4 <create_name+0x314>
 800f0b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0bc:	f003 0303 	and.w	r3, r3, #3
 800f0c0:	2b03      	cmp	r3, #3
 800f0c2:	d105      	bne.n	800f0d0 <create_name+0x320>
 800f0c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0c8:	f043 0302 	orr.w	r3, r3, #2
 800f0cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f0d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0d4:	f003 0302 	and.w	r3, r3, #2
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d117      	bne.n	800f10c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f0dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0e0:	f003 0303 	and.w	r3, r3, #3
 800f0e4:	2b01      	cmp	r3, #1
 800f0e6:	d105      	bne.n	800f0f4 <create_name+0x344>
 800f0e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0ec:	f043 0310 	orr.w	r3, r3, #16
 800f0f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f0f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0f8:	f003 030c 	and.w	r3, r3, #12
 800f0fc:	2b04      	cmp	r3, #4
 800f0fe:	d105      	bne.n	800f10c <create_name+0x35c>
 800f100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f104:	f043 0308 	orr.w	r3, r3, #8
 800f108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f112:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800f116:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f118:	4618      	mov	r0, r3
 800f11a:	3728      	adds	r7, #40	; 0x28
 800f11c:	46bd      	mov	sp, r7
 800f11e:	bd80      	pop	{r7, pc}

0800f120 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b086      	sub	sp, #24
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
 800f128:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f134:	e002      	b.n	800f13c <follow_path+0x1c>
 800f136:	683b      	ldr	r3, [r7, #0]
 800f138:	3301      	adds	r3, #1
 800f13a:	603b      	str	r3, [r7, #0]
 800f13c:	683b      	ldr	r3, [r7, #0]
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	2b2f      	cmp	r3, #47	; 0x2f
 800f142:	d0f8      	beq.n	800f136 <follow_path+0x16>
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	2b5c      	cmp	r3, #92	; 0x5c
 800f14a:	d0f4      	beq.n	800f136 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f14c:	693b      	ldr	r3, [r7, #16]
 800f14e:	2200      	movs	r2, #0
 800f150:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	781b      	ldrb	r3, [r3, #0]
 800f156:	2b1f      	cmp	r3, #31
 800f158:	d80a      	bhi.n	800f170 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2280      	movs	r2, #128	; 0x80
 800f15e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f162:	2100      	movs	r1, #0
 800f164:	6878      	ldr	r0, [r7, #4]
 800f166:	f7fe ff15 	bl	800df94 <dir_sdi>
 800f16a:	4603      	mov	r3, r0
 800f16c:	75fb      	strb	r3, [r7, #23]
 800f16e:	e048      	b.n	800f202 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f170:	463b      	mov	r3, r7
 800f172:	4619      	mov	r1, r3
 800f174:	6878      	ldr	r0, [r7, #4]
 800f176:	f7ff fe1b 	bl	800edb0 <create_name>
 800f17a:	4603      	mov	r3, r0
 800f17c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f17e:	7dfb      	ldrb	r3, [r7, #23]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d139      	bne.n	800f1f8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f7ff fb7d 	bl	800e884 <dir_find>
 800f18a:	4603      	mov	r3, r0
 800f18c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f194:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f196:	7dfb      	ldrb	r3, [r7, #23]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d00a      	beq.n	800f1b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f19c:	7dfb      	ldrb	r3, [r7, #23]
 800f19e:	2b04      	cmp	r3, #4
 800f1a0:	d12c      	bne.n	800f1fc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f1a2:	7afb      	ldrb	r3, [r7, #11]
 800f1a4:	f003 0304 	and.w	r3, r3, #4
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d127      	bne.n	800f1fc <follow_path+0xdc>
 800f1ac:	2305      	movs	r3, #5
 800f1ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f1b0:	e024      	b.n	800f1fc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f1b2:	7afb      	ldrb	r3, [r7, #11]
 800f1b4:	f003 0304 	and.w	r3, r3, #4
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d121      	bne.n	800f200 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f1bc:	693b      	ldr	r3, [r7, #16]
 800f1be:	799b      	ldrb	r3, [r3, #6]
 800f1c0:	f003 0310 	and.w	r3, r3, #16
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d102      	bne.n	800f1ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f1c8:	2305      	movs	r3, #5
 800f1ca:	75fb      	strb	r3, [r7, #23]
 800f1cc:	e019      	b.n	800f202 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	695b      	ldr	r3, [r3, #20]
 800f1d8:	68fa      	ldr	r2, [r7, #12]
 800f1da:	8992      	ldrh	r2, [r2, #12]
 800f1dc:	fbb3 f0f2 	udiv	r0, r3, r2
 800f1e0:	fb00 f202 	mul.w	r2, r0, r2
 800f1e4:	1a9b      	subs	r3, r3, r2
 800f1e6:	440b      	add	r3, r1
 800f1e8:	4619      	mov	r1, r3
 800f1ea:	68f8      	ldr	r0, [r7, #12]
 800f1ec:	f7ff f878 	bl	800e2e0 <ld_clust>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	693b      	ldr	r3, [r7, #16]
 800f1f4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f1f6:	e7bb      	b.n	800f170 <follow_path+0x50>
			if (res != FR_OK) break;
 800f1f8:	bf00      	nop
 800f1fa:	e002      	b.n	800f202 <follow_path+0xe2>
				break;
 800f1fc:	bf00      	nop
 800f1fe:	e000      	b.n	800f202 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f200:	bf00      	nop
			}
		}
	}

	return res;
 800f202:	7dfb      	ldrb	r3, [r7, #23]
}
 800f204:	4618      	mov	r0, r3
 800f206:	3718      	adds	r7, #24
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}

0800f20c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f20c:	b480      	push	{r7}
 800f20e:	b087      	sub	sp, #28
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f214:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f218:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d031      	beq.n	800f286 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	617b      	str	r3, [r7, #20]
 800f228:	e002      	b.n	800f230 <get_ldnumber+0x24>
 800f22a:	697b      	ldr	r3, [r7, #20]
 800f22c:	3301      	adds	r3, #1
 800f22e:	617b      	str	r3, [r7, #20]
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	781b      	ldrb	r3, [r3, #0]
 800f234:	2b1f      	cmp	r3, #31
 800f236:	d903      	bls.n	800f240 <get_ldnumber+0x34>
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	781b      	ldrb	r3, [r3, #0]
 800f23c:	2b3a      	cmp	r3, #58	; 0x3a
 800f23e:	d1f4      	bne.n	800f22a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f240:	697b      	ldr	r3, [r7, #20]
 800f242:	781b      	ldrb	r3, [r3, #0]
 800f244:	2b3a      	cmp	r3, #58	; 0x3a
 800f246:	d11c      	bne.n	800f282 <get_ldnumber+0x76>
			tp = *path;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	1c5a      	adds	r2, r3, #1
 800f252:	60fa      	str	r2, [r7, #12]
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	3b30      	subs	r3, #48	; 0x30
 800f258:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f25a:	68bb      	ldr	r3, [r7, #8]
 800f25c:	2b09      	cmp	r3, #9
 800f25e:	d80e      	bhi.n	800f27e <get_ldnumber+0x72>
 800f260:	68fa      	ldr	r2, [r7, #12]
 800f262:	697b      	ldr	r3, [r7, #20]
 800f264:	429a      	cmp	r2, r3
 800f266:	d10a      	bne.n	800f27e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d107      	bne.n	800f27e <get_ldnumber+0x72>
					vol = (int)i;
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f272:	697b      	ldr	r3, [r7, #20]
 800f274:	3301      	adds	r3, #1
 800f276:	617b      	str	r3, [r7, #20]
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	697a      	ldr	r2, [r7, #20]
 800f27c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	e002      	b.n	800f288 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f282:	2300      	movs	r3, #0
 800f284:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f286:	693b      	ldr	r3, [r7, #16]
}
 800f288:	4618      	mov	r0, r3
 800f28a:	371c      	adds	r7, #28
 800f28c:	46bd      	mov	sp, r7
 800f28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b082      	sub	sp, #8
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
 800f29c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	70da      	strb	r2, [r3, #3]
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2aa:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f2ac:	6839      	ldr	r1, [r7, #0]
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f7fe fa8e 	bl	800d7d0 <move_window>
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d001      	beq.n	800f2be <check_fs+0x2a>
 800f2ba:	2304      	movs	r3, #4
 800f2bc:	e038      	b.n	800f330 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	3338      	adds	r3, #56	; 0x38
 800f2c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7fd ffd2 	bl	800d270 <ld_word>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d001      	beq.n	800f2dc <check_fs+0x48>
 800f2d8:	2303      	movs	r3, #3
 800f2da:	e029      	b.n	800f330 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f2e2:	2be9      	cmp	r3, #233	; 0xe9
 800f2e4:	d009      	beq.n	800f2fa <check_fs+0x66>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f2ec:	2beb      	cmp	r3, #235	; 0xeb
 800f2ee:	d11e      	bne.n	800f32e <check_fs+0x9a>
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f2f6:	2b90      	cmp	r3, #144	; 0x90
 800f2f8:	d119      	bne.n	800f32e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	3338      	adds	r3, #56	; 0x38
 800f2fe:	3336      	adds	r3, #54	; 0x36
 800f300:	4618      	mov	r0, r3
 800f302:	f7fd ffcd 	bl	800d2a0 <ld_dword>
 800f306:	4603      	mov	r3, r0
 800f308:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f30c:	4a0a      	ldr	r2, [pc, #40]	; (800f338 <check_fs+0xa4>)
 800f30e:	4293      	cmp	r3, r2
 800f310:	d101      	bne.n	800f316 <check_fs+0x82>
 800f312:	2300      	movs	r3, #0
 800f314:	e00c      	b.n	800f330 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	3338      	adds	r3, #56	; 0x38
 800f31a:	3352      	adds	r3, #82	; 0x52
 800f31c:	4618      	mov	r0, r3
 800f31e:	f7fd ffbf 	bl	800d2a0 <ld_dword>
 800f322:	4603      	mov	r3, r0
 800f324:	4a05      	ldr	r2, [pc, #20]	; (800f33c <check_fs+0xa8>)
 800f326:	4293      	cmp	r3, r2
 800f328:	d101      	bne.n	800f32e <check_fs+0x9a>
 800f32a:	2300      	movs	r3, #0
 800f32c:	e000      	b.n	800f330 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f32e:	2302      	movs	r3, #2
}
 800f330:	4618      	mov	r0, r3
 800f332:	3708      	adds	r7, #8
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}
 800f338:	00544146 	.word	0x00544146
 800f33c:	33544146 	.word	0x33544146

0800f340 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b096      	sub	sp, #88	; 0x58
 800f344:	af00      	add	r7, sp, #0
 800f346:	60f8      	str	r0, [r7, #12]
 800f348:	60b9      	str	r1, [r7, #8]
 800f34a:	4613      	mov	r3, r2
 800f34c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	2200      	movs	r2, #0
 800f352:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f354:	68f8      	ldr	r0, [r7, #12]
 800f356:	f7ff ff59 	bl	800f20c <get_ldnumber>
 800f35a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f35c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f35e:	2b00      	cmp	r3, #0
 800f360:	da01      	bge.n	800f366 <find_volume+0x26>
 800f362:	230b      	movs	r3, #11
 800f364:	e265      	b.n	800f832 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f366:	4a9f      	ldr	r2, [pc, #636]	; (800f5e4 <find_volume+0x2a4>)
 800f368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f36a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f36e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f372:	2b00      	cmp	r3, #0
 800f374:	d101      	bne.n	800f37a <find_volume+0x3a>
 800f376:	230c      	movs	r3, #12
 800f378:	e25b      	b.n	800f832 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f37a:	68bb      	ldr	r3, [r7, #8]
 800f37c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f37e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f380:	79fb      	ldrb	r3, [r7, #7]
 800f382:	f023 0301 	bic.w	r3, r3, #1
 800f386:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f38a:	781b      	ldrb	r3, [r3, #0]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d01a      	beq.n	800f3c6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f392:	785b      	ldrb	r3, [r3, #1]
 800f394:	4618      	mov	r0, r3
 800f396:	f7fd fecd 	bl	800d134 <disk_status>
 800f39a:	4603      	mov	r3, r0
 800f39c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f3a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f3a4:	f003 0301 	and.w	r3, r3, #1
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d10c      	bne.n	800f3c6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f3ac:	79fb      	ldrb	r3, [r7, #7]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d007      	beq.n	800f3c2 <find_volume+0x82>
 800f3b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f3b6:	f003 0304 	and.w	r3, r3, #4
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d001      	beq.n	800f3c2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f3be:	230a      	movs	r3, #10
 800f3c0:	e237      	b.n	800f832 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	e235      	b.n	800f832 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f3c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f3cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f3ce:	b2da      	uxtb	r2, r3
 800f3d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3d6:	785b      	ldrb	r3, [r3, #1]
 800f3d8:	4618      	mov	r0, r3
 800f3da:	f7fd fec5 	bl	800d168 <disk_initialize>
 800f3de:	4603      	mov	r3, r0
 800f3e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f3e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f3e8:	f003 0301 	and.w	r3, r3, #1
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d001      	beq.n	800f3f4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f3f0:	2303      	movs	r3, #3
 800f3f2:	e21e      	b.n	800f832 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f3f4:	79fb      	ldrb	r3, [r7, #7]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d007      	beq.n	800f40a <find_volume+0xca>
 800f3fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f3fe:	f003 0304 	and.w	r3, r3, #4
 800f402:	2b00      	cmp	r3, #0
 800f404:	d001      	beq.n	800f40a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f406:	230a      	movs	r3, #10
 800f408:	e213      	b.n	800f832 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800f40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f40c:	7858      	ldrb	r0, [r3, #1]
 800f40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f410:	330c      	adds	r3, #12
 800f412:	461a      	mov	r2, r3
 800f414:	2102      	movs	r1, #2
 800f416:	f7fd ff0d 	bl	800d234 <disk_ioctl>
 800f41a:	4603      	mov	r3, r0
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d001      	beq.n	800f424 <find_volume+0xe4>
 800f420:	2301      	movs	r3, #1
 800f422:	e206      	b.n	800f832 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800f424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f426:	899b      	ldrh	r3, [r3, #12]
 800f428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f42c:	d80d      	bhi.n	800f44a <find_volume+0x10a>
 800f42e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f430:	899b      	ldrh	r3, [r3, #12]
 800f432:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f436:	d308      	bcc.n	800f44a <find_volume+0x10a>
 800f438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f43a:	899b      	ldrh	r3, [r3, #12]
 800f43c:	461a      	mov	r2, r3
 800f43e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f440:	899b      	ldrh	r3, [r3, #12]
 800f442:	3b01      	subs	r3, #1
 800f444:	4013      	ands	r3, r2
 800f446:	2b00      	cmp	r3, #0
 800f448:	d001      	beq.n	800f44e <find_volume+0x10e>
 800f44a:	2301      	movs	r3, #1
 800f44c:	e1f1      	b.n	800f832 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f44e:	2300      	movs	r3, #0
 800f450:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f452:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f454:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f456:	f7ff ff1d 	bl	800f294 <check_fs>
 800f45a:	4603      	mov	r3, r0
 800f45c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f460:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f464:	2b02      	cmp	r3, #2
 800f466:	d149      	bne.n	800f4fc <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f468:	2300      	movs	r3, #0
 800f46a:	643b      	str	r3, [r7, #64]	; 0x40
 800f46c:	e01e      	b.n	800f4ac <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f46e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f470:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800f474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f476:	011b      	lsls	r3, r3, #4
 800f478:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f47c:	4413      	add	r3, r2
 800f47e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f482:	3304      	adds	r3, #4
 800f484:	781b      	ldrb	r3, [r3, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d006      	beq.n	800f498 <find_volume+0x158>
 800f48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f48c:	3308      	adds	r3, #8
 800f48e:	4618      	mov	r0, r3
 800f490:	f7fd ff06 	bl	800d2a0 <ld_dword>
 800f494:	4602      	mov	r2, r0
 800f496:	e000      	b.n	800f49a <find_volume+0x15a>
 800f498:	2200      	movs	r2, #0
 800f49a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	3358      	adds	r3, #88	; 0x58
 800f4a0:	443b      	add	r3, r7
 800f4a2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f4a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	643b      	str	r3, [r7, #64]	; 0x40
 800f4ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4ae:	2b03      	cmp	r3, #3
 800f4b0:	d9dd      	bls.n	800f46e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800f4b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d002      	beq.n	800f4c2 <find_volume+0x182>
 800f4bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4be:	3b01      	subs	r3, #1
 800f4c0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f4c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4c4:	009b      	lsls	r3, r3, #2
 800f4c6:	3358      	adds	r3, #88	; 0x58
 800f4c8:	443b      	add	r3, r7
 800f4ca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f4ce:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f4d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d005      	beq.n	800f4e2 <find_volume+0x1a2>
 800f4d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f4d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f4da:	f7ff fedb 	bl	800f294 <check_fs>
 800f4de:	4603      	mov	r3, r0
 800f4e0:	e000      	b.n	800f4e4 <find_volume+0x1a4>
 800f4e2:	2303      	movs	r3, #3
 800f4e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f4e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f4ec:	2b01      	cmp	r3, #1
 800f4ee:	d905      	bls.n	800f4fc <find_volume+0x1bc>
 800f4f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	643b      	str	r3, [r7, #64]	; 0x40
 800f4f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4f8:	2b03      	cmp	r3, #3
 800f4fa:	d9e2      	bls.n	800f4c2 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f4fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f500:	2b04      	cmp	r3, #4
 800f502:	d101      	bne.n	800f508 <find_volume+0x1c8>
 800f504:	2301      	movs	r3, #1
 800f506:	e194      	b.n	800f832 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f508:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f50c:	2b01      	cmp	r3, #1
 800f50e:	d901      	bls.n	800f514 <find_volume+0x1d4>
 800f510:	230d      	movs	r3, #13
 800f512:	e18e      	b.n	800f832 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f516:	3338      	adds	r3, #56	; 0x38
 800f518:	330b      	adds	r3, #11
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7fd fea8 	bl	800d270 <ld_word>
 800f520:	4603      	mov	r3, r0
 800f522:	461a      	mov	r2, r3
 800f524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f526:	899b      	ldrh	r3, [r3, #12]
 800f528:	429a      	cmp	r2, r3
 800f52a:	d001      	beq.n	800f530 <find_volume+0x1f0>
 800f52c:	230d      	movs	r3, #13
 800f52e:	e180      	b.n	800f832 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f532:	3338      	adds	r3, #56	; 0x38
 800f534:	3316      	adds	r3, #22
 800f536:	4618      	mov	r0, r3
 800f538:	f7fd fe9a 	bl	800d270 <ld_word>
 800f53c:	4603      	mov	r3, r0
 800f53e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f542:	2b00      	cmp	r3, #0
 800f544:	d106      	bne.n	800f554 <find_volume+0x214>
 800f546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f548:	3338      	adds	r3, #56	; 0x38
 800f54a:	3324      	adds	r3, #36	; 0x24
 800f54c:	4618      	mov	r0, r3
 800f54e:	f7fd fea7 	bl	800d2a0 <ld_dword>
 800f552:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800f554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f556:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f558:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f55a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f55c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800f560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f562:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f566:	789b      	ldrb	r3, [r3, #2]
 800f568:	2b01      	cmp	r3, #1
 800f56a:	d005      	beq.n	800f578 <find_volume+0x238>
 800f56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f56e:	789b      	ldrb	r3, [r3, #2]
 800f570:	2b02      	cmp	r3, #2
 800f572:	d001      	beq.n	800f578 <find_volume+0x238>
 800f574:	230d      	movs	r3, #13
 800f576:	e15c      	b.n	800f832 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f57a:	789b      	ldrb	r3, [r3, #2]
 800f57c:	461a      	mov	r2, r3
 800f57e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f580:	fb02 f303 	mul.w	r3, r2, r3
 800f584:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f588:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f58c:	b29a      	uxth	r2, r3
 800f58e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f590:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f594:	895b      	ldrh	r3, [r3, #10]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d008      	beq.n	800f5ac <find_volume+0x26c>
 800f59a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f59c:	895b      	ldrh	r3, [r3, #10]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5a2:	895b      	ldrh	r3, [r3, #10]
 800f5a4:	3b01      	subs	r3, #1
 800f5a6:	4013      	ands	r3, r2
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d001      	beq.n	800f5b0 <find_volume+0x270>
 800f5ac:	230d      	movs	r3, #13
 800f5ae:	e140      	b.n	800f832 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f5b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5b2:	3338      	adds	r3, #56	; 0x38
 800f5b4:	3311      	adds	r3, #17
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	f7fd fe5a 	bl	800d270 <ld_word>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	461a      	mov	r2, r3
 800f5c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5c2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f5c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5c6:	891b      	ldrh	r3, [r3, #8]
 800f5c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f5ca:	8992      	ldrh	r2, [r2, #12]
 800f5cc:	0952      	lsrs	r2, r2, #5
 800f5ce:	b292      	uxth	r2, r2
 800f5d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800f5d4:	fb01 f202 	mul.w	r2, r1, r2
 800f5d8:	1a9b      	subs	r3, r3, r2
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d003      	beq.n	800f5e8 <find_volume+0x2a8>
 800f5e0:	230d      	movs	r3, #13
 800f5e2:	e126      	b.n	800f832 <find_volume+0x4f2>
 800f5e4:	20003048 	.word	0x20003048

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f5e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5ea:	3338      	adds	r3, #56	; 0x38
 800f5ec:	3313      	adds	r3, #19
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f7fd fe3e 	bl	800d270 <ld_word>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f5f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d106      	bne.n	800f60c <find_volume+0x2cc>
 800f5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f600:	3338      	adds	r3, #56	; 0x38
 800f602:	3320      	adds	r3, #32
 800f604:	4618      	mov	r0, r3
 800f606:	f7fd fe4b 	bl	800d2a0 <ld_dword>
 800f60a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f60e:	3338      	adds	r3, #56	; 0x38
 800f610:	330e      	adds	r3, #14
 800f612:	4618      	mov	r0, r3
 800f614:	f7fd fe2c 	bl	800d270 <ld_word>
 800f618:	4603      	mov	r3, r0
 800f61a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f61c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d101      	bne.n	800f626 <find_volume+0x2e6>
 800f622:	230d      	movs	r3, #13
 800f624:	e105      	b.n	800f832 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f626:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f628:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f62a:	4413      	add	r3, r2
 800f62c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f62e:	8911      	ldrh	r1, [r2, #8]
 800f630:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f632:	8992      	ldrh	r2, [r2, #12]
 800f634:	0952      	lsrs	r2, r2, #5
 800f636:	b292      	uxth	r2, r2
 800f638:	fbb1 f2f2 	udiv	r2, r1, r2
 800f63c:	b292      	uxth	r2, r2
 800f63e:	4413      	add	r3, r2
 800f640:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f646:	429a      	cmp	r2, r3
 800f648:	d201      	bcs.n	800f64e <find_volume+0x30e>
 800f64a:	230d      	movs	r3, #13
 800f64c:	e0f1      	b.n	800f832 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f64e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f652:	1ad3      	subs	r3, r2, r3
 800f654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f656:	8952      	ldrh	r2, [r2, #10]
 800f658:	fbb3 f3f2 	udiv	r3, r3, r2
 800f65c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f660:	2b00      	cmp	r3, #0
 800f662:	d101      	bne.n	800f668 <find_volume+0x328>
 800f664:	230d      	movs	r3, #13
 800f666:	e0e4      	b.n	800f832 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800f668:	2303      	movs	r3, #3
 800f66a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f66e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f670:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800f674:	4293      	cmp	r3, r2
 800f676:	d802      	bhi.n	800f67e <find_volume+0x33e>
 800f678:	2302      	movs	r3, #2
 800f67a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f67e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f680:	f640 72f5 	movw	r2, #4085	; 0xff5
 800f684:	4293      	cmp	r3, r2
 800f686:	d802      	bhi.n	800f68e <find_volume+0x34e>
 800f688:	2301      	movs	r3, #1
 800f68a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f690:	1c9a      	adds	r2, r3, #2
 800f692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f694:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800f696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f698:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f69a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f69c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f69e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f6a0:	441a      	add	r2, r3
 800f6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a4:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800f6a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f6a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6aa:	441a      	add	r2, r3
 800f6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ae:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800f6b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f6b4:	2b03      	cmp	r3, #3
 800f6b6:	d11e      	bne.n	800f6f6 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ba:	3338      	adds	r3, #56	; 0x38
 800f6bc:	332a      	adds	r3, #42	; 0x2a
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fd fdd6 	bl	800d270 <ld_word>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d001      	beq.n	800f6ce <find_volume+0x38e>
 800f6ca:	230d      	movs	r3, #13
 800f6cc:	e0b1      	b.n	800f832 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f6ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6d0:	891b      	ldrh	r3, [r3, #8]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d001      	beq.n	800f6da <find_volume+0x39a>
 800f6d6:	230d      	movs	r3, #13
 800f6d8:	e0ab      	b.n	800f832 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6dc:	3338      	adds	r3, #56	; 0x38
 800f6de:	332c      	adds	r3, #44	; 0x2c
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f7fd fddd 	bl	800d2a0 <ld_dword>
 800f6e6:	4602      	mov	r2, r0
 800f6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ea:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ee:	69db      	ldr	r3, [r3, #28]
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	647b      	str	r3, [r7, #68]	; 0x44
 800f6f4:	e01f      	b.n	800f736 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f6f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6f8:	891b      	ldrh	r3, [r3, #8]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d101      	bne.n	800f702 <find_volume+0x3c2>
 800f6fe:	230d      	movs	r3, #13
 800f700:	e097      	b.n	800f832 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f704:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f706:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f708:	441a      	add	r2, r3
 800f70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f70c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f70e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f712:	2b02      	cmp	r3, #2
 800f714:	d103      	bne.n	800f71e <find_volume+0x3de>
 800f716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f718:	69db      	ldr	r3, [r3, #28]
 800f71a:	005b      	lsls	r3, r3, #1
 800f71c:	e00a      	b.n	800f734 <find_volume+0x3f4>
 800f71e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f720:	69da      	ldr	r2, [r3, #28]
 800f722:	4613      	mov	r3, r2
 800f724:	005b      	lsls	r3, r3, #1
 800f726:	4413      	add	r3, r2
 800f728:	085a      	lsrs	r2, r3, #1
 800f72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f72c:	69db      	ldr	r3, [r3, #28]
 800f72e:	f003 0301 	and.w	r3, r3, #1
 800f732:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f734:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f738:	6a1a      	ldr	r2, [r3, #32]
 800f73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f73c:	899b      	ldrh	r3, [r3, #12]
 800f73e:	4619      	mov	r1, r3
 800f740:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f742:	440b      	add	r3, r1
 800f744:	3b01      	subs	r3, #1
 800f746:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f748:	8989      	ldrh	r1, [r1, #12]
 800f74a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f74e:	429a      	cmp	r2, r3
 800f750:	d201      	bcs.n	800f756 <find_volume+0x416>
 800f752:	230d      	movs	r3, #13
 800f754:	e06d      	b.n	800f832 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f758:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f75c:	619a      	str	r2, [r3, #24]
 800f75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f760:	699a      	ldr	r2, [r3, #24]
 800f762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f764:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800f766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f768:	2280      	movs	r2, #128	; 0x80
 800f76a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f76c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f770:	2b03      	cmp	r3, #3
 800f772:	d149      	bne.n	800f808 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f776:	3338      	adds	r3, #56	; 0x38
 800f778:	3330      	adds	r3, #48	; 0x30
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fd fd78 	bl	800d270 <ld_word>
 800f780:	4603      	mov	r3, r0
 800f782:	2b01      	cmp	r3, #1
 800f784:	d140      	bne.n	800f808 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f788:	3301      	adds	r3, #1
 800f78a:	4619      	mov	r1, r3
 800f78c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f78e:	f7fe f81f 	bl	800d7d0 <move_window>
 800f792:	4603      	mov	r3, r0
 800f794:	2b00      	cmp	r3, #0
 800f796:	d137      	bne.n	800f808 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800f798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f79a:	2200      	movs	r2, #0
 800f79c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7a0:	3338      	adds	r3, #56	; 0x38
 800f7a2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7fd fd62 	bl	800d270 <ld_word>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d127      	bne.n	800f808 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7ba:	3338      	adds	r3, #56	; 0x38
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f7fd fd6f 	bl	800d2a0 <ld_dword>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	4a1d      	ldr	r2, [pc, #116]	; (800f83c <find_volume+0x4fc>)
 800f7c6:	4293      	cmp	r3, r2
 800f7c8:	d11e      	bne.n	800f808 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7cc:	3338      	adds	r3, #56	; 0x38
 800f7ce:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	f7fd fd64 	bl	800d2a0 <ld_dword>
 800f7d8:	4603      	mov	r3, r0
 800f7da:	4a19      	ldr	r2, [pc, #100]	; (800f840 <find_volume+0x500>)
 800f7dc:	4293      	cmp	r3, r2
 800f7de:	d113      	bne.n	800f808 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f7e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7e2:	3338      	adds	r3, #56	; 0x38
 800f7e4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	f7fd fd59 	bl	800d2a0 <ld_dword>
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f6:	3338      	adds	r3, #56	; 0x38
 800f7f8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800f7fc:	4618      	mov	r0, r3
 800f7fe:	f7fd fd4f 	bl	800d2a0 <ld_dword>
 800f802:	4602      	mov	r2, r0
 800f804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f806:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f80a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800f80e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f810:	4b0c      	ldr	r3, [pc, #48]	; (800f844 <find_volume+0x504>)
 800f812:	881b      	ldrh	r3, [r3, #0]
 800f814:	3301      	adds	r3, #1
 800f816:	b29a      	uxth	r2, r3
 800f818:	4b0a      	ldr	r3, [pc, #40]	; (800f844 <find_volume+0x504>)
 800f81a:	801a      	strh	r2, [r3, #0]
 800f81c:	4b09      	ldr	r3, [pc, #36]	; (800f844 <find_volume+0x504>)
 800f81e:	881a      	ldrh	r2, [r3, #0]
 800f820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f822:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800f824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f826:	4a08      	ldr	r2, [pc, #32]	; (800f848 <find_volume+0x508>)
 800f828:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f82a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f82c:	f7fd ff68 	bl	800d700 <clear_lock>
#endif
	return FR_OK;
 800f830:	2300      	movs	r3, #0
}
 800f832:	4618      	mov	r0, r3
 800f834:	3758      	adds	r7, #88	; 0x58
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop
 800f83c:	41615252 	.word	0x41615252
 800f840:	61417272 	.word	0x61417272
 800f844:	2000304c 	.word	0x2000304c
 800f848:	20003070 	.word	0x20003070

0800f84c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b084      	sub	sp, #16
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
 800f854:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f856:	2309      	movs	r3, #9
 800f858:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d01c      	beq.n	800f89a <validate+0x4e>
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d018      	beq.n	800f89a <validate+0x4e>
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	781b      	ldrb	r3, [r3, #0]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d013      	beq.n	800f89a <validate+0x4e>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	889a      	ldrh	r2, [r3, #4]
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	88db      	ldrh	r3, [r3, #6]
 800f87c:	429a      	cmp	r2, r3
 800f87e:	d10c      	bne.n	800f89a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	785b      	ldrb	r3, [r3, #1]
 800f886:	4618      	mov	r0, r3
 800f888:	f7fd fc54 	bl	800d134 <disk_status>
 800f88c:	4603      	mov	r3, r0
 800f88e:	f003 0301 	and.w	r3, r3, #1
 800f892:	2b00      	cmp	r3, #0
 800f894:	d101      	bne.n	800f89a <validate+0x4e>
			res = FR_OK;
 800f896:	2300      	movs	r3, #0
 800f898:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f89a:	7bfb      	ldrb	r3, [r7, #15]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d102      	bne.n	800f8a6 <validate+0x5a>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	e000      	b.n	800f8a8 <validate+0x5c>
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	683a      	ldr	r2, [r7, #0]
 800f8aa:	6013      	str	r3, [r2, #0]
	return res;
 800f8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	3710      	adds	r7, #16
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd80      	pop	{r7, pc}
	...

0800f8b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b088      	sub	sp, #32
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	60f8      	str	r0, [r7, #12]
 800f8c0:	60b9      	str	r1, [r7, #8]
 800f8c2:	4613      	mov	r3, r2
 800f8c4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f8ca:	f107 0310 	add.w	r3, r7, #16
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f7ff fc9c 	bl	800f20c <get_ldnumber>
 800f8d4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	da01      	bge.n	800f8e0 <f_mount+0x28>
 800f8dc:	230b      	movs	r3, #11
 800f8de:	e02b      	b.n	800f938 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f8e0:	4a17      	ldr	r2, [pc, #92]	; (800f940 <f_mount+0x88>)
 800f8e2:	69fb      	ldr	r3, [r7, #28]
 800f8e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8e8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f8ea:	69bb      	ldr	r3, [r7, #24]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d005      	beq.n	800f8fc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f8f0:	69b8      	ldr	r0, [r7, #24]
 800f8f2:	f7fd ff05 	bl	800d700 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f8f6:	69bb      	ldr	r3, [r7, #24]
 800f8f8:	2200      	movs	r2, #0
 800f8fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d002      	beq.n	800f908 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	2200      	movs	r2, #0
 800f906:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f908:	68fa      	ldr	r2, [r7, #12]
 800f90a:	490d      	ldr	r1, [pc, #52]	; (800f940 <f_mount+0x88>)
 800f90c:	69fb      	ldr	r3, [r7, #28]
 800f90e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d002      	beq.n	800f91e <f_mount+0x66>
 800f918:	79fb      	ldrb	r3, [r7, #7]
 800f91a:	2b01      	cmp	r3, #1
 800f91c:	d001      	beq.n	800f922 <f_mount+0x6a>
 800f91e:	2300      	movs	r3, #0
 800f920:	e00a      	b.n	800f938 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f922:	f107 010c 	add.w	r1, r7, #12
 800f926:	f107 0308 	add.w	r3, r7, #8
 800f92a:	2200      	movs	r2, #0
 800f92c:	4618      	mov	r0, r3
 800f92e:	f7ff fd07 	bl	800f340 <find_volume>
 800f932:	4603      	mov	r3, r0
 800f934:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f936:	7dfb      	ldrb	r3, [r7, #23]
}
 800f938:	4618      	mov	r0, r3
 800f93a:	3720      	adds	r7, #32
 800f93c:	46bd      	mov	sp, r7
 800f93e:	bd80      	pop	{r7, pc}
 800f940:	20003048 	.word	0x20003048

0800f944 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b09a      	sub	sp, #104	; 0x68
 800f948:	af00      	add	r7, sp, #0
 800f94a:	60f8      	str	r0, [r7, #12]
 800f94c:	60b9      	str	r1, [r7, #8]
 800f94e:	4613      	mov	r3, r2
 800f950:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d101      	bne.n	800f95c <f_open+0x18>
 800f958:	2309      	movs	r3, #9
 800f95a:	e1bb      	b.n	800fcd4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f95c:	79fb      	ldrb	r3, [r7, #7]
 800f95e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f962:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f964:	79fa      	ldrb	r2, [r7, #7]
 800f966:	f107 0114 	add.w	r1, r7, #20
 800f96a:	f107 0308 	add.w	r3, r7, #8
 800f96e:	4618      	mov	r0, r3
 800f970:	f7ff fce6 	bl	800f340 <find_volume>
 800f974:	4603      	mov	r3, r0
 800f976:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800f97a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f040 819f 	bne.w	800fcc2 <f_open+0x37e>
		dj.obj.fs = fs;
 800f984:	697b      	ldr	r3, [r7, #20]
 800f986:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f988:	68ba      	ldr	r2, [r7, #8]
 800f98a:	f107 0318 	add.w	r3, r7, #24
 800f98e:	4611      	mov	r1, r2
 800f990:	4618      	mov	r0, r3
 800f992:	f7ff fbc5 	bl	800f120 <follow_path>
 800f996:	4603      	mov	r3, r0
 800f998:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f99c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d11a      	bne.n	800f9da <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f9a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800f9a8:	b25b      	sxtb	r3, r3
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	da03      	bge.n	800f9b6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800f9ae:	2306      	movs	r3, #6
 800f9b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800f9b4:	e011      	b.n	800f9da <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f9b6:	79fb      	ldrb	r3, [r7, #7]
 800f9b8:	f023 0301 	bic.w	r3, r3, #1
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	bf14      	ite	ne
 800f9c0:	2301      	movne	r3, #1
 800f9c2:	2300      	moveq	r3, #0
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	461a      	mov	r2, r3
 800f9c8:	f107 0318 	add.w	r3, r7, #24
 800f9cc:	4611      	mov	r1, r2
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fd fd4e 	bl	800d470 <chk_lock>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f9da:	79fb      	ldrb	r3, [r7, #7]
 800f9dc:	f003 031c 	and.w	r3, r3, #28
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d07f      	beq.n	800fae4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800f9e4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d017      	beq.n	800fa1c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f9ec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800f9f0:	2b04      	cmp	r3, #4
 800f9f2:	d10e      	bne.n	800fa12 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f9f4:	f7fd fd98 	bl	800d528 <enq_lock>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d006      	beq.n	800fa0c <f_open+0xc8>
 800f9fe:	f107 0318 	add.w	r3, r7, #24
 800fa02:	4618      	mov	r0, r3
 800fa04:	f7fe fffe 	bl	800ea04 <dir_register>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	e000      	b.n	800fa0e <f_open+0xca>
 800fa0c:	2312      	movs	r3, #18
 800fa0e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fa12:	79fb      	ldrb	r3, [r7, #7]
 800fa14:	f043 0308 	orr.w	r3, r3, #8
 800fa18:	71fb      	strb	r3, [r7, #7]
 800fa1a:	e010      	b.n	800fa3e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fa1c:	7fbb      	ldrb	r3, [r7, #30]
 800fa1e:	f003 0311 	and.w	r3, r3, #17
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d003      	beq.n	800fa2e <f_open+0xea>
					res = FR_DENIED;
 800fa26:	2307      	movs	r3, #7
 800fa28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800fa2c:	e007      	b.n	800fa3e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fa2e:	79fb      	ldrb	r3, [r7, #7]
 800fa30:	f003 0304 	and.w	r3, r3, #4
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d002      	beq.n	800fa3e <f_open+0xfa>
 800fa38:	2308      	movs	r3, #8
 800fa3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fa3e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d168      	bne.n	800fb18 <f_open+0x1d4>
 800fa46:	79fb      	ldrb	r3, [r7, #7]
 800fa48:	f003 0308 	and.w	r3, r3, #8
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d063      	beq.n	800fb18 <f_open+0x1d4>
				dw = GET_FATTIME();
 800fa50:	f7fb fa84 	bl	800af5c <get_fattime>
 800fa54:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fa56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa58:	330e      	adds	r3, #14
 800fa5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	f7fd fc5d 	bl	800d31c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fa62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa64:	3316      	adds	r3, #22
 800fa66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7fd fc57 	bl	800d31c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fa6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa70:	330b      	adds	r3, #11
 800fa72:	2220      	movs	r2, #32
 800fa74:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa7a:	4611      	mov	r1, r2
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7fe fc2f 	bl	800e2e0 <ld_clust>
 800fa82:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fa84:	697b      	ldr	r3, [r7, #20]
 800fa86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fa88:	2200      	movs	r2, #0
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f7fe fc47 	bl	800e31e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fa90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa92:	331c      	adds	r3, #28
 800fa94:	2100      	movs	r1, #0
 800fa96:	4618      	mov	r0, r3
 800fa98:	f7fd fc40 	bl	800d31c <st_dword>
					fs->wflag = 1;
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	2201      	movs	r2, #1
 800faa0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800faa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d037      	beq.n	800fb18 <f_open+0x1d4>
						dw = fs->winsect;
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800faac:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800faae:	f107 0318 	add.w	r3, r7, #24
 800fab2:	2200      	movs	r2, #0
 800fab4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fab6:	4618      	mov	r0, r3
 800fab8:	f7fe f937 	bl	800dd2a <remove_chain>
 800fabc:	4603      	mov	r3, r0
 800fabe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800fac2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d126      	bne.n	800fb18 <f_open+0x1d4>
							res = move_window(fs, dw);
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800face:	4618      	mov	r0, r3
 800fad0:	f7fd fe7e 	bl	800d7d0 <move_window>
 800fad4:	4603      	mov	r3, r0
 800fad6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fade:	3a01      	subs	r2, #1
 800fae0:	615a      	str	r2, [r3, #20]
 800fae2:	e019      	b.n	800fb18 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fae4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d115      	bne.n	800fb18 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800faec:	7fbb      	ldrb	r3, [r7, #30]
 800faee:	f003 0310 	and.w	r3, r3, #16
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d003      	beq.n	800fafe <f_open+0x1ba>
					res = FR_NO_FILE;
 800faf6:	2304      	movs	r3, #4
 800faf8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800fafc:	e00c      	b.n	800fb18 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800fafe:	79fb      	ldrb	r3, [r7, #7]
 800fb00:	f003 0302 	and.w	r3, r3, #2
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d007      	beq.n	800fb18 <f_open+0x1d4>
 800fb08:	7fbb      	ldrb	r3, [r7, #30]
 800fb0a:	f003 0301 	and.w	r3, r3, #1
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d002      	beq.n	800fb18 <f_open+0x1d4>
						res = FR_DENIED;
 800fb12:	2307      	movs	r3, #7
 800fb14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800fb18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d128      	bne.n	800fb72 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fb20:	79fb      	ldrb	r3, [r7, #7]
 800fb22:	f003 0308 	and.w	r3, r3, #8
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d003      	beq.n	800fb32 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800fb2a:	79fb      	ldrb	r3, [r7, #7]
 800fb2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb30:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fb32:	697b      	ldr	r3, [r7, #20]
 800fb34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800fb3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fb40:	79fb      	ldrb	r3, [r7, #7]
 800fb42:	f023 0301 	bic.w	r3, r3, #1
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	bf14      	ite	ne
 800fb4a:	2301      	movne	r3, #1
 800fb4c:	2300      	moveq	r3, #0
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	461a      	mov	r2, r3
 800fb52:	f107 0318 	add.w	r3, r7, #24
 800fb56:	4611      	mov	r1, r2
 800fb58:	4618      	mov	r0, r3
 800fb5a:	f7fd fd07 	bl	800d56c <inc_lock>
 800fb5e:	4602      	mov	r2, r0
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	691b      	ldr	r3, [r3, #16]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d102      	bne.n	800fb72 <f_open+0x22e>
 800fb6c:	2302      	movs	r3, #2
 800fb6e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fb72:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	f040 80a3 	bne.w	800fcc2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fb7c:	697b      	ldr	r3, [r7, #20]
 800fb7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb80:	4611      	mov	r1, r2
 800fb82:	4618      	mov	r0, r3
 800fb84:	f7fe fbac 	bl	800e2e0 <ld_clust>
 800fb88:	4602      	mov	r2, r0
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fb8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb90:	331c      	adds	r3, #28
 800fb92:	4618      	mov	r0, r3
 800fb94:	f7fd fb84 	bl	800d2a0 <ld_dword>
 800fb98:	4602      	mov	r2, r0
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	2200      	movs	r2, #0
 800fba2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800fba4:	697a      	ldr	r2, [r7, #20]
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fbaa:	697b      	ldr	r3, [r7, #20]
 800fbac:	88da      	ldrh	r2, [r3, #6]
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	79fa      	ldrb	r2, [r7, #7]
 800fbb6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	2200      	movs	r2, #0
 800fbbc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	2200      	movs	r2, #0
 800fbc2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	3330      	adds	r3, #48	; 0x30
 800fbce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800fbd2:	2100      	movs	r1, #0
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	f7fd fbee 	bl	800d3b6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fbda:	79fb      	ldrb	r3, [r7, #7]
 800fbdc:	f003 0320 	and.w	r3, r3, #32
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d06e      	beq.n	800fcc2 <f_open+0x37e>
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	68db      	ldr	r3, [r3, #12]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d06a      	beq.n	800fcc2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	68da      	ldr	r2, [r3, #12]
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	895b      	ldrh	r3, [r3, #10]
 800fbf8:	461a      	mov	r2, r3
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	899b      	ldrh	r3, [r3, #12]
 800fbfe:	fb02 f303 	mul.w	r3, r2, r3
 800fc02:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	689b      	ldr	r3, [r3, #8]
 800fc08:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	68db      	ldr	r3, [r3, #12]
 800fc0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fc10:	e016      	b.n	800fc40 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800fc16:	4618      	mov	r0, r3
 800fc18:	f7fd fe97 	bl	800d94a <get_fat>
 800fc1c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800fc1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc20:	2b01      	cmp	r3, #1
 800fc22:	d802      	bhi.n	800fc2a <f_open+0x2e6>
 800fc24:	2302      	movs	r3, #2
 800fc26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fc2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fc30:	d102      	bne.n	800fc38 <f_open+0x2f4>
 800fc32:	2301      	movs	r3, #1
 800fc34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fc38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fc3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc3c:	1ad3      	subs	r3, r2, r3
 800fc3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fc40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d103      	bne.n	800fc50 <f_open+0x30c>
 800fc48:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fc4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc4c:	429a      	cmp	r2, r3
 800fc4e:	d8e0      	bhi.n	800fc12 <f_open+0x2ce>
				}
				fp->clust = clst;
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fc54:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fc56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d131      	bne.n	800fcc2 <f_open+0x37e>
 800fc5e:	697b      	ldr	r3, [r7, #20]
 800fc60:	899b      	ldrh	r3, [r3, #12]
 800fc62:	461a      	mov	r2, r3
 800fc64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fc66:	fbb3 f1f2 	udiv	r1, r3, r2
 800fc6a:	fb01 f202 	mul.w	r2, r1, r2
 800fc6e:	1a9b      	subs	r3, r3, r2
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d026      	beq.n	800fcc2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800fc78:	4618      	mov	r0, r3
 800fc7a:	f7fd fe47 	bl	800d90c <clust2sect>
 800fc7e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800fc80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d103      	bne.n	800fc8e <f_open+0x34a>
						res = FR_INT_ERR;
 800fc86:	2302      	movs	r3, #2
 800fc88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800fc8c:	e019      	b.n	800fcc2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fc8e:	697b      	ldr	r3, [r7, #20]
 800fc90:	899b      	ldrh	r3, [r3, #12]
 800fc92:	461a      	mov	r2, r3
 800fc94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fc96:	fbb3 f2f2 	udiv	r2, r3, r2
 800fc9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc9c:	441a      	add	r2, r3
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fca2:	697b      	ldr	r3, [r7, #20]
 800fca4:	7858      	ldrb	r0, [r3, #1]
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	6a1a      	ldr	r2, [r3, #32]
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	f7fd fa7f 	bl	800d1b4 <disk_read>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d002      	beq.n	800fcc2 <f_open+0x37e>
 800fcbc:	2301      	movs	r3, #1
 800fcbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fcc2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d002      	beq.n	800fcd0 <f_open+0x38c>
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	2200      	movs	r2, #0
 800fcce:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fcd0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	3768      	adds	r7, #104	; 0x68
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	bd80      	pop	{r7, pc}

0800fcdc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b08e      	sub	sp, #56	; 0x38
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	607a      	str	r2, [r7, #4]
 800fce8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800fcea:	68bb      	ldr	r3, [r7, #8]
 800fcec:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f107 0214 	add.w	r2, r7, #20
 800fcfa:	4611      	mov	r1, r2
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f7ff fda5 	bl	800f84c <validate>
 800fd02:	4603      	mov	r3, r0
 800fd04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800fd08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d107      	bne.n	800fd20 <f_read+0x44>
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	7d5b      	ldrb	r3, [r3, #21]
 800fd14:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800fd18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d002      	beq.n	800fd26 <f_read+0x4a>
 800fd20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fd24:	e135      	b.n	800ff92 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	7d1b      	ldrb	r3, [r3, #20]
 800fd2a:	f003 0301 	and.w	r3, r3, #1
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d101      	bne.n	800fd36 <f_read+0x5a>
 800fd32:	2307      	movs	r3, #7
 800fd34:	e12d      	b.n	800ff92 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	68da      	ldr	r2, [r3, #12]
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	699b      	ldr	r3, [r3, #24]
 800fd3e:	1ad3      	subs	r3, r2, r3
 800fd40:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800fd42:	687a      	ldr	r2, [r7, #4]
 800fd44:	6a3b      	ldr	r3, [r7, #32]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	f240 811e 	bls.w	800ff88 <f_read+0x2ac>
 800fd4c:	6a3b      	ldr	r3, [r7, #32]
 800fd4e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800fd50:	e11a      	b.n	800ff88 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	699b      	ldr	r3, [r3, #24]
 800fd56:	697a      	ldr	r2, [r7, #20]
 800fd58:	8992      	ldrh	r2, [r2, #12]
 800fd5a:	fbb3 f1f2 	udiv	r1, r3, r2
 800fd5e:	fb01 f202 	mul.w	r2, r1, r2
 800fd62:	1a9b      	subs	r3, r3, r2
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	f040 80d5 	bne.w	800ff14 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	699b      	ldr	r3, [r3, #24]
 800fd6e:	697a      	ldr	r2, [r7, #20]
 800fd70:	8992      	ldrh	r2, [r2, #12]
 800fd72:	fbb3 f3f2 	udiv	r3, r3, r2
 800fd76:	697a      	ldr	r2, [r7, #20]
 800fd78:	8952      	ldrh	r2, [r2, #10]
 800fd7a:	3a01      	subs	r2, #1
 800fd7c:	4013      	ands	r3, r2
 800fd7e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800fd80:	69fb      	ldr	r3, [r7, #28]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d12f      	bne.n	800fde6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	699b      	ldr	r3, [r3, #24]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d103      	bne.n	800fd96 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	689b      	ldr	r3, [r3, #8]
 800fd92:	633b      	str	r3, [r7, #48]	; 0x30
 800fd94:	e013      	b.n	800fdbe <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d007      	beq.n	800fdae <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	699b      	ldr	r3, [r3, #24]
 800fda2:	4619      	mov	r1, r3
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7fe f8bd 	bl	800df24 <clmt_clust>
 800fdaa:	6338      	str	r0, [r7, #48]	; 0x30
 800fdac:	e007      	b.n	800fdbe <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800fdae:	68fa      	ldr	r2, [r7, #12]
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	69db      	ldr	r3, [r3, #28]
 800fdb4:	4619      	mov	r1, r3
 800fdb6:	4610      	mov	r0, r2
 800fdb8:	f7fd fdc7 	bl	800d94a <get_fat>
 800fdbc:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800fdbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdc0:	2b01      	cmp	r3, #1
 800fdc2:	d804      	bhi.n	800fdce <f_read+0xf2>
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	2202      	movs	r2, #2
 800fdc8:	755a      	strb	r2, [r3, #21]
 800fdca:	2302      	movs	r3, #2
 800fdcc:	e0e1      	b.n	800ff92 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fdce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fdd4:	d104      	bne.n	800fde0 <f_read+0x104>
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	2201      	movs	r2, #1
 800fdda:	755a      	strb	r2, [r3, #21]
 800fddc:	2301      	movs	r3, #1
 800fdde:	e0d8      	b.n	800ff92 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fde4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fde6:	697a      	ldr	r2, [r7, #20]
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	69db      	ldr	r3, [r3, #28]
 800fdec:	4619      	mov	r1, r3
 800fdee:	4610      	mov	r0, r2
 800fdf0:	f7fd fd8c 	bl	800d90c <clust2sect>
 800fdf4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800fdf6:	69bb      	ldr	r3, [r7, #24]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d104      	bne.n	800fe06 <f_read+0x12a>
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	2202      	movs	r2, #2
 800fe00:	755a      	strb	r2, [r3, #21]
 800fe02:	2302      	movs	r3, #2
 800fe04:	e0c5      	b.n	800ff92 <f_read+0x2b6>
			sect += csect;
 800fe06:	69ba      	ldr	r2, [r7, #24]
 800fe08:	69fb      	ldr	r3, [r7, #28]
 800fe0a:	4413      	add	r3, r2
 800fe0c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	899b      	ldrh	r3, [r3, #12]
 800fe12:	461a      	mov	r2, r3
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	fbb3 f3f2 	udiv	r3, r3, r2
 800fe1a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800fe1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d041      	beq.n	800fea6 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800fe22:	69fa      	ldr	r2, [r7, #28]
 800fe24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe26:	4413      	add	r3, r2
 800fe28:	697a      	ldr	r2, [r7, #20]
 800fe2a:	8952      	ldrh	r2, [r2, #10]
 800fe2c:	4293      	cmp	r3, r2
 800fe2e:	d905      	bls.n	800fe3c <f_read+0x160>
					cc = fs->csize - csect;
 800fe30:	697b      	ldr	r3, [r7, #20]
 800fe32:	895b      	ldrh	r3, [r3, #10]
 800fe34:	461a      	mov	r2, r3
 800fe36:	69fb      	ldr	r3, [r7, #28]
 800fe38:	1ad3      	subs	r3, r2, r3
 800fe3a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	7858      	ldrb	r0, [r3, #1]
 800fe40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe42:	69ba      	ldr	r2, [r7, #24]
 800fe44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fe46:	f7fd f9b5 	bl	800d1b4 <disk_read>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d004      	beq.n	800fe5a <f_read+0x17e>
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	2201      	movs	r2, #1
 800fe54:	755a      	strb	r2, [r3, #21]
 800fe56:	2301      	movs	r3, #1
 800fe58:	e09b      	b.n	800ff92 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	7d1b      	ldrb	r3, [r3, #20]
 800fe5e:	b25b      	sxtb	r3, r3
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	da18      	bge.n	800fe96 <f_read+0x1ba>
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	6a1a      	ldr	r2, [r3, #32]
 800fe68:	69bb      	ldr	r3, [r7, #24]
 800fe6a:	1ad3      	subs	r3, r2, r3
 800fe6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe6e:	429a      	cmp	r2, r3
 800fe70:	d911      	bls.n	800fe96 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	6a1a      	ldr	r2, [r3, #32]
 800fe76:	69bb      	ldr	r3, [r7, #24]
 800fe78:	1ad3      	subs	r3, r2, r3
 800fe7a:	697a      	ldr	r2, [r7, #20]
 800fe7c:	8992      	ldrh	r2, [r2, #12]
 800fe7e:	fb02 f303 	mul.w	r3, r2, r3
 800fe82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe84:	18d0      	adds	r0, r2, r3
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	899b      	ldrh	r3, [r3, #12]
 800fe90:	461a      	mov	r2, r3
 800fe92:	f7fd fa6f 	bl	800d374 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	899b      	ldrh	r3, [r3, #12]
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe9e:	fb02 f303 	mul.w	r3, r2, r3
 800fea2:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800fea4:	e05c      	b.n	800ff60 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	6a1b      	ldr	r3, [r3, #32]
 800feaa:	69ba      	ldr	r2, [r7, #24]
 800feac:	429a      	cmp	r2, r3
 800feae:	d02e      	beq.n	800ff0e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	7d1b      	ldrb	r3, [r3, #20]
 800feb4:	b25b      	sxtb	r3, r3
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	da18      	bge.n	800feec <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800feba:	697b      	ldr	r3, [r7, #20]
 800febc:	7858      	ldrb	r0, [r3, #1]
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	6a1a      	ldr	r2, [r3, #32]
 800fec8:	2301      	movs	r3, #1
 800feca:	f7fd f993 	bl	800d1f4 <disk_write>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d004      	beq.n	800fede <f_read+0x202>
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	2201      	movs	r2, #1
 800fed8:	755a      	strb	r2, [r3, #21]
 800feda:	2301      	movs	r3, #1
 800fedc:	e059      	b.n	800ff92 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	7d1b      	ldrb	r3, [r3, #20]
 800fee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fee6:	b2da      	uxtb	r2, r3
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	7858      	ldrb	r0, [r3, #1]
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800fef6:	2301      	movs	r3, #1
 800fef8:	69ba      	ldr	r2, [r7, #24]
 800fefa:	f7fd f95b 	bl	800d1b4 <disk_read>
 800fefe:	4603      	mov	r3, r0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d004      	beq.n	800ff0e <f_read+0x232>
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	2201      	movs	r2, #1
 800ff08:	755a      	strb	r2, [r3, #21]
 800ff0a:	2301      	movs	r3, #1
 800ff0c:	e041      	b.n	800ff92 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	69ba      	ldr	r2, [r7, #24]
 800ff12:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ff14:	697b      	ldr	r3, [r7, #20]
 800ff16:	899b      	ldrh	r3, [r3, #12]
 800ff18:	4618      	mov	r0, r3
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	699b      	ldr	r3, [r3, #24]
 800ff1e:	697a      	ldr	r2, [r7, #20]
 800ff20:	8992      	ldrh	r2, [r2, #12]
 800ff22:	fbb3 f1f2 	udiv	r1, r3, r2
 800ff26:	fb01 f202 	mul.w	r2, r1, r2
 800ff2a:	1a9b      	subs	r3, r3, r2
 800ff2c:	1ac3      	subs	r3, r0, r3
 800ff2e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ff30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	429a      	cmp	r2, r3
 800ff36:	d901      	bls.n	800ff3c <f_read+0x260>
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	699b      	ldr	r3, [r3, #24]
 800ff46:	697a      	ldr	r2, [r7, #20]
 800ff48:	8992      	ldrh	r2, [r2, #12]
 800ff4a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ff4e:	fb00 f202 	mul.w	r2, r0, r2
 800ff52:	1a9b      	subs	r3, r3, r2
 800ff54:	440b      	add	r3, r1
 800ff56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff58:	4619      	mov	r1, r3
 800ff5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ff5c:	f7fd fa0a 	bl	800d374 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ff60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff64:	4413      	add	r3, r2
 800ff66:	627b      	str	r3, [r7, #36]	; 0x24
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	699a      	ldr	r2, [r3, #24]
 800ff6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff6e:	441a      	add	r2, r3
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	619a      	str	r2, [r3, #24]
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	681a      	ldr	r2, [r3, #0]
 800ff78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff7a:	441a      	add	r2, r3
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	601a      	str	r2, [r3, #0]
 800ff80:	687a      	ldr	r2, [r7, #4]
 800ff82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff84:	1ad3      	subs	r3, r2, r3
 800ff86:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	f47f aee1 	bne.w	800fd52 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ff90:	2300      	movs	r3, #0
}
 800ff92:	4618      	mov	r0, r3
 800ff94:	3738      	adds	r7, #56	; 0x38
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}

0800ff9a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ff9a:	b580      	push	{r7, lr}
 800ff9c:	b086      	sub	sp, #24
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f107 0208 	add.w	r2, r7, #8
 800ffa8:	4611      	mov	r1, r2
 800ffaa:	4618      	mov	r0, r3
 800ffac:	f7ff fc4e 	bl	800f84c <validate>
 800ffb0:	4603      	mov	r3, r0
 800ffb2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ffb4:	7dfb      	ldrb	r3, [r7, #23]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d168      	bne.n	801008c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	7d1b      	ldrb	r3, [r3, #20]
 800ffbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d062      	beq.n	801008c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	7d1b      	ldrb	r3, [r3, #20]
 800ffca:	b25b      	sxtb	r3, r3
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	da15      	bge.n	800fffc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ffd0:	68bb      	ldr	r3, [r7, #8]
 800ffd2:	7858      	ldrb	r0, [r3, #1]
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	6a1a      	ldr	r2, [r3, #32]
 800ffde:	2301      	movs	r3, #1
 800ffe0:	f7fd f908 	bl	800d1f4 <disk_write>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d001      	beq.n	800ffee <f_sync+0x54>
 800ffea:	2301      	movs	r3, #1
 800ffec:	e04f      	b.n	801008e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	7d1b      	ldrb	r3, [r3, #20]
 800fff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fff6:	b2da      	uxtb	r2, r3
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800fffc:	f7fa ffae 	bl	800af5c <get_fattime>
 8010000:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010002:	68ba      	ldr	r2, [r7, #8]
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010008:	4619      	mov	r1, r3
 801000a:	4610      	mov	r0, r2
 801000c:	f7fd fbe0 	bl	800d7d0 <move_window>
 8010010:	4603      	mov	r3, r0
 8010012:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010014:	7dfb      	ldrb	r3, [r7, #23]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d138      	bne.n	801008c <f_sync+0xf2>
					dir = fp->dir_ptr;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801001e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	330b      	adds	r3, #11
 8010024:	781a      	ldrb	r2, [r3, #0]
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	330b      	adds	r3, #11
 801002a:	f042 0220 	orr.w	r2, r2, #32
 801002e:	b2d2      	uxtb	r2, r2
 8010030:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6818      	ldr	r0, [r3, #0]
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	689b      	ldr	r3, [r3, #8]
 801003a:	461a      	mov	r2, r3
 801003c:	68f9      	ldr	r1, [r7, #12]
 801003e:	f7fe f96e 	bl	800e31e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	f103 021c 	add.w	r2, r3, #28
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	68db      	ldr	r3, [r3, #12]
 801004c:	4619      	mov	r1, r3
 801004e:	4610      	mov	r0, r2
 8010050:	f7fd f964 	bl	800d31c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	3316      	adds	r3, #22
 8010058:	6939      	ldr	r1, [r7, #16]
 801005a:	4618      	mov	r0, r3
 801005c:	f7fd f95e 	bl	800d31c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	3312      	adds	r3, #18
 8010064:	2100      	movs	r1, #0
 8010066:	4618      	mov	r0, r3
 8010068:	f7fd f93d 	bl	800d2e6 <st_word>
					fs->wflag = 1;
 801006c:	68bb      	ldr	r3, [r7, #8]
 801006e:	2201      	movs	r2, #1
 8010070:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010072:	68bb      	ldr	r3, [r7, #8]
 8010074:	4618      	mov	r0, r3
 8010076:	f7fd fbd9 	bl	800d82c <sync_fs>
 801007a:	4603      	mov	r3, r0
 801007c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	7d1b      	ldrb	r3, [r3, #20]
 8010082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010086:	b2da      	uxtb	r2, r3
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801008c:	7dfb      	ldrb	r3, [r7, #23]
}
 801008e:	4618      	mov	r0, r3
 8010090:	3718      	adds	r7, #24
 8010092:	46bd      	mov	sp, r7
 8010094:	bd80      	pop	{r7, pc}

08010096 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010096:	b580      	push	{r7, lr}
 8010098:	b084      	sub	sp, #16
 801009a:	af00      	add	r7, sp, #0
 801009c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801009e:	6878      	ldr	r0, [r7, #4]
 80100a0:	f7ff ff7b 	bl	800ff9a <f_sync>
 80100a4:	4603      	mov	r3, r0
 80100a6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80100a8:	7bfb      	ldrb	r3, [r7, #15]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d118      	bne.n	80100e0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f107 0208 	add.w	r2, r7, #8
 80100b4:	4611      	mov	r1, r2
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7ff fbc8 	bl	800f84c <validate>
 80100bc:	4603      	mov	r3, r0
 80100be:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80100c0:	7bfb      	ldrb	r3, [r7, #15]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d10c      	bne.n	80100e0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	691b      	ldr	r3, [r3, #16]
 80100ca:	4618      	mov	r0, r3
 80100cc:	f7fd fadc 	bl	800d688 <dec_lock>
 80100d0:	4603      	mov	r3, r0
 80100d2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80100d4:	7bfb      	ldrb	r3, [r7, #15]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d102      	bne.n	80100e0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2200      	movs	r2, #0
 80100de:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80100e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80100e2:	4618      	mov	r0, r3
 80100e4:	3710      	adds	r7, #16
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}

080100ea <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80100ea:	b580      	push	{r7, lr}
 80100ec:	b090      	sub	sp, #64	; 0x40
 80100ee:	af00      	add	r7, sp, #0
 80100f0:	6078      	str	r0, [r7, #4]
 80100f2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f107 0208 	add.w	r2, r7, #8
 80100fa:	4611      	mov	r1, r2
 80100fc:	4618      	mov	r0, r3
 80100fe:	f7ff fba5 	bl	800f84c <validate>
 8010102:	4603      	mov	r3, r0
 8010104:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010108:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801010c:	2b00      	cmp	r3, #0
 801010e:	d103      	bne.n	8010118 <f_lseek+0x2e>
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	7d5b      	ldrb	r3, [r3, #21]
 8010114:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010118:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801011c:	2b00      	cmp	r3, #0
 801011e:	d002      	beq.n	8010126 <f_lseek+0x3c>
 8010120:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010124:	e201      	b.n	801052a <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801012a:	2b00      	cmp	r3, #0
 801012c:	f000 80d9 	beq.w	80102e2 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010130:	683b      	ldr	r3, [r7, #0]
 8010132:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010136:	d15a      	bne.n	80101ee <f_lseek+0x104>
			tbl = fp->cltbl;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801013c:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801013e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010140:	1d1a      	adds	r2, r3, #4
 8010142:	627a      	str	r2, [r7, #36]	; 0x24
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	617b      	str	r3, [r7, #20]
 8010148:	2302      	movs	r3, #2
 801014a:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	689b      	ldr	r3, [r3, #8]
 8010150:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010154:	2b00      	cmp	r3, #0
 8010156:	d03a      	beq.n	80101ce <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801015a:	613b      	str	r3, [r7, #16]
 801015c:	2300      	movs	r3, #0
 801015e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010162:	3302      	adds	r3, #2
 8010164:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8010166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010168:	60fb      	str	r3, [r7, #12]
 801016a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801016c:	3301      	adds	r3, #1
 801016e:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010174:	4618      	mov	r0, r3
 8010176:	f7fd fbe8 	bl	800d94a <get_fat>
 801017a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801017c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801017e:	2b01      	cmp	r3, #1
 8010180:	d804      	bhi.n	801018c <f_lseek+0xa2>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2202      	movs	r2, #2
 8010186:	755a      	strb	r2, [r3, #21]
 8010188:	2302      	movs	r3, #2
 801018a:	e1ce      	b.n	801052a <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801018c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801018e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010192:	d104      	bne.n	801019e <f_lseek+0xb4>
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2201      	movs	r2, #1
 8010198:	755a      	strb	r2, [r3, #21]
 801019a:	2301      	movs	r3, #1
 801019c:	e1c5      	b.n	801052a <f_lseek+0x440>
					} while (cl == pcl + 1);
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	3301      	adds	r3, #1
 80101a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101a4:	429a      	cmp	r2, r3
 80101a6:	d0de      	beq.n	8010166 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80101a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80101aa:	697b      	ldr	r3, [r7, #20]
 80101ac:	429a      	cmp	r2, r3
 80101ae:	d809      	bhi.n	80101c4 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80101b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b2:	1d1a      	adds	r2, r3, #4
 80101b4:	627a      	str	r2, [r7, #36]	; 0x24
 80101b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80101b8:	601a      	str	r2, [r3, #0]
 80101ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101bc:	1d1a      	adds	r2, r3, #4
 80101be:	627a      	str	r2, [r7, #36]	; 0x24
 80101c0:	693a      	ldr	r2, [r7, #16]
 80101c2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80101c4:	68bb      	ldr	r3, [r7, #8]
 80101c6:	69db      	ldr	r3, [r3, #28]
 80101c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80101ca:	429a      	cmp	r2, r3
 80101cc:	d3c4      	bcc.n	8010158 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80101d4:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80101d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	429a      	cmp	r2, r3
 80101dc:	d803      	bhi.n	80101e6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80101de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101e0:	2200      	movs	r2, #0
 80101e2:	601a      	str	r2, [r3, #0]
 80101e4:	e19f      	b.n	8010526 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80101e6:	2311      	movs	r3, #17
 80101e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80101ec:	e19b      	b.n	8010526 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	68db      	ldr	r3, [r3, #12]
 80101f2:	683a      	ldr	r2, [r7, #0]
 80101f4:	429a      	cmp	r2, r3
 80101f6:	d902      	bls.n	80101fe <f_lseek+0x114>
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	68db      	ldr	r3, [r3, #12]
 80101fc:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	683a      	ldr	r2, [r7, #0]
 8010202:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	2b00      	cmp	r3, #0
 8010208:	f000 818d 	beq.w	8010526 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	3b01      	subs	r3, #1
 8010210:	4619      	mov	r1, r3
 8010212:	6878      	ldr	r0, [r7, #4]
 8010214:	f7fd fe86 	bl	800df24 <clmt_clust>
 8010218:	4602      	mov	r2, r0
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801021e:	68ba      	ldr	r2, [r7, #8]
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	69db      	ldr	r3, [r3, #28]
 8010224:	4619      	mov	r1, r3
 8010226:	4610      	mov	r0, r2
 8010228:	f7fd fb70 	bl	800d90c <clust2sect>
 801022c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801022e:	69bb      	ldr	r3, [r7, #24]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d104      	bne.n	801023e <f_lseek+0x154>
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2202      	movs	r2, #2
 8010238:	755a      	strb	r2, [r3, #21]
 801023a:	2302      	movs	r3, #2
 801023c:	e175      	b.n	801052a <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801023e:	683b      	ldr	r3, [r7, #0]
 8010240:	3b01      	subs	r3, #1
 8010242:	68ba      	ldr	r2, [r7, #8]
 8010244:	8992      	ldrh	r2, [r2, #12]
 8010246:	fbb3 f3f2 	udiv	r3, r3, r2
 801024a:	68ba      	ldr	r2, [r7, #8]
 801024c:	8952      	ldrh	r2, [r2, #10]
 801024e:	3a01      	subs	r2, #1
 8010250:	4013      	ands	r3, r2
 8010252:	69ba      	ldr	r2, [r7, #24]
 8010254:	4413      	add	r3, r2
 8010256:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	699b      	ldr	r3, [r3, #24]
 801025c:	68ba      	ldr	r2, [r7, #8]
 801025e:	8992      	ldrh	r2, [r2, #12]
 8010260:	fbb3 f1f2 	udiv	r1, r3, r2
 8010264:	fb01 f202 	mul.w	r2, r1, r2
 8010268:	1a9b      	subs	r3, r3, r2
 801026a:	2b00      	cmp	r3, #0
 801026c:	f000 815b 	beq.w	8010526 <f_lseek+0x43c>
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	6a1b      	ldr	r3, [r3, #32]
 8010274:	69ba      	ldr	r2, [r7, #24]
 8010276:	429a      	cmp	r2, r3
 8010278:	f000 8155 	beq.w	8010526 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	7d1b      	ldrb	r3, [r3, #20]
 8010280:	b25b      	sxtb	r3, r3
 8010282:	2b00      	cmp	r3, #0
 8010284:	da18      	bge.n	80102b8 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	7858      	ldrb	r0, [r3, #1]
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	6a1a      	ldr	r2, [r3, #32]
 8010294:	2301      	movs	r3, #1
 8010296:	f7fc ffad 	bl	800d1f4 <disk_write>
 801029a:	4603      	mov	r3, r0
 801029c:	2b00      	cmp	r3, #0
 801029e:	d004      	beq.n	80102aa <f_lseek+0x1c0>
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2201      	movs	r2, #1
 80102a4:	755a      	strb	r2, [r3, #21]
 80102a6:	2301      	movs	r3, #1
 80102a8:	e13f      	b.n	801052a <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	7d1b      	ldrb	r3, [r3, #20]
 80102ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80102b2:	b2da      	uxtb	r2, r3
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80102b8:	68bb      	ldr	r3, [r7, #8]
 80102ba:	7858      	ldrb	r0, [r3, #1]
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80102c2:	2301      	movs	r3, #1
 80102c4:	69ba      	ldr	r2, [r7, #24]
 80102c6:	f7fc ff75 	bl	800d1b4 <disk_read>
 80102ca:	4603      	mov	r3, r0
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d004      	beq.n	80102da <f_lseek+0x1f0>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2201      	movs	r2, #1
 80102d4:	755a      	strb	r2, [r3, #21]
 80102d6:	2301      	movs	r3, #1
 80102d8:	e127      	b.n	801052a <f_lseek+0x440>
#endif
					fp->sect = dsc;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	69ba      	ldr	r2, [r7, #24]
 80102de:	621a      	str	r2, [r3, #32]
 80102e0:	e121      	b.n	8010526 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	683a      	ldr	r2, [r7, #0]
 80102e8:	429a      	cmp	r2, r3
 80102ea:	d908      	bls.n	80102fe <f_lseek+0x214>
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	7d1b      	ldrb	r3, [r3, #20]
 80102f0:	f003 0302 	and.w	r3, r3, #2
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d102      	bne.n	80102fe <f_lseek+0x214>
			ofs = fp->obj.objsize;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	68db      	ldr	r3, [r3, #12]
 80102fc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	699b      	ldr	r3, [r3, #24]
 8010302:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8010304:	2300      	movs	r3, #0
 8010306:	637b      	str	r3, [r7, #52]	; 0x34
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801030c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801030e:	683b      	ldr	r3, [r7, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	f000 80b5 	beq.w	8010480 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	895b      	ldrh	r3, [r3, #10]
 801031a:	461a      	mov	r2, r3
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	899b      	ldrh	r3, [r3, #12]
 8010320:	fb02 f303 	mul.w	r3, r2, r3
 8010324:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010326:	6a3b      	ldr	r3, [r7, #32]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d01b      	beq.n	8010364 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	1e5a      	subs	r2, r3, #1
 8010330:	69fb      	ldr	r3, [r7, #28]
 8010332:	fbb2 f2f3 	udiv	r2, r2, r3
 8010336:	6a3b      	ldr	r3, [r7, #32]
 8010338:	1e59      	subs	r1, r3, #1
 801033a:	69fb      	ldr	r3, [r7, #28]
 801033c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010340:	429a      	cmp	r2, r3
 8010342:	d30f      	bcc.n	8010364 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8010344:	6a3b      	ldr	r3, [r7, #32]
 8010346:	1e5a      	subs	r2, r3, #1
 8010348:	69fb      	ldr	r3, [r7, #28]
 801034a:	425b      	negs	r3, r3
 801034c:	401a      	ands	r2, r3
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	699b      	ldr	r3, [r3, #24]
 8010356:	683a      	ldr	r2, [r7, #0]
 8010358:	1ad3      	subs	r3, r2, r3
 801035a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	69db      	ldr	r3, [r3, #28]
 8010360:	63bb      	str	r3, [r7, #56]	; 0x38
 8010362:	e022      	b.n	80103aa <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	689b      	ldr	r3, [r3, #8]
 8010368:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801036a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801036c:	2b00      	cmp	r3, #0
 801036e:	d119      	bne.n	80103a4 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2100      	movs	r1, #0
 8010374:	4618      	mov	r0, r3
 8010376:	f7fd fd3d 	bl	800ddf4 <create_chain>
 801037a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801037c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801037e:	2b01      	cmp	r3, #1
 8010380:	d104      	bne.n	801038c <f_lseek+0x2a2>
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2202      	movs	r2, #2
 8010386:	755a      	strb	r2, [r3, #21]
 8010388:	2302      	movs	r3, #2
 801038a:	e0ce      	b.n	801052a <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801038c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801038e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010392:	d104      	bne.n	801039e <f_lseek+0x2b4>
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2201      	movs	r2, #1
 8010398:	755a      	strb	r2, [r3, #21]
 801039a:	2301      	movs	r3, #1
 801039c:	e0c5      	b.n	801052a <f_lseek+0x440>
					fp->obj.sclust = clst;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80103a2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80103a8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80103aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d067      	beq.n	8010480 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 80103b0:	e03a      	b.n	8010428 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 80103b2:	683a      	ldr	r2, [r7, #0]
 80103b4:	69fb      	ldr	r3, [r7, #28]
 80103b6:	1ad3      	subs	r3, r2, r3
 80103b8:	603b      	str	r3, [r7, #0]
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	699a      	ldr	r2, [r3, #24]
 80103be:	69fb      	ldr	r3, [r7, #28]
 80103c0:	441a      	add	r2, r3
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	7d1b      	ldrb	r3, [r3, #20]
 80103ca:	f003 0302 	and.w	r3, r3, #2
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d00b      	beq.n	80103ea <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7fd fd0c 	bl	800ddf4 <create_chain>
 80103dc:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80103de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d108      	bne.n	80103f6 <f_lseek+0x30c>
							ofs = 0; break;
 80103e4:	2300      	movs	r3, #0
 80103e6:	603b      	str	r3, [r7, #0]
 80103e8:	e022      	b.n	8010430 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80103ee:	4618      	mov	r0, r3
 80103f0:	f7fd faab 	bl	800d94a <get_fat>
 80103f4:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80103f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80103fc:	d104      	bne.n	8010408 <f_lseek+0x31e>
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2201      	movs	r2, #1
 8010402:	755a      	strb	r2, [r3, #21]
 8010404:	2301      	movs	r3, #1
 8010406:	e090      	b.n	801052a <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8010408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801040a:	2b01      	cmp	r3, #1
 801040c:	d904      	bls.n	8010418 <f_lseek+0x32e>
 801040e:	68bb      	ldr	r3, [r7, #8]
 8010410:	69db      	ldr	r3, [r3, #28]
 8010412:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010414:	429a      	cmp	r2, r3
 8010416:	d304      	bcc.n	8010422 <f_lseek+0x338>
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	2202      	movs	r2, #2
 801041c:	755a      	strb	r2, [r3, #21]
 801041e:	2302      	movs	r3, #2
 8010420:	e083      	b.n	801052a <f_lseek+0x440>
					fp->clust = clst;
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010426:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8010428:	683a      	ldr	r2, [r7, #0]
 801042a:	69fb      	ldr	r3, [r7, #28]
 801042c:	429a      	cmp	r2, r3
 801042e:	d8c0      	bhi.n	80103b2 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	699a      	ldr	r2, [r3, #24]
 8010434:	683b      	ldr	r3, [r7, #0]
 8010436:	441a      	add	r2, r3
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	899b      	ldrh	r3, [r3, #12]
 8010440:	461a      	mov	r2, r3
 8010442:	683b      	ldr	r3, [r7, #0]
 8010444:	fbb3 f1f2 	udiv	r1, r3, r2
 8010448:	fb01 f202 	mul.w	r2, r1, r2
 801044c:	1a9b      	subs	r3, r3, r2
 801044e:	2b00      	cmp	r3, #0
 8010450:	d016      	beq.n	8010480 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8010452:	68bb      	ldr	r3, [r7, #8]
 8010454:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010456:	4618      	mov	r0, r3
 8010458:	f7fd fa58 	bl	800d90c <clust2sect>
 801045c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801045e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010460:	2b00      	cmp	r3, #0
 8010462:	d104      	bne.n	801046e <f_lseek+0x384>
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2202      	movs	r2, #2
 8010468:	755a      	strb	r2, [r3, #21]
 801046a:	2302      	movs	r3, #2
 801046c:	e05d      	b.n	801052a <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	899b      	ldrh	r3, [r3, #12]
 8010472:	461a      	mov	r2, r3
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	fbb3 f3f2 	udiv	r3, r3, r2
 801047a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801047c:	4413      	add	r3, r2
 801047e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	699a      	ldr	r2, [r3, #24]
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	68db      	ldr	r3, [r3, #12]
 8010488:	429a      	cmp	r2, r3
 801048a:	d90a      	bls.n	80104a2 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	699a      	ldr	r2, [r3, #24]
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	7d1b      	ldrb	r3, [r3, #20]
 8010498:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801049c:	b2da      	uxtb	r2, r3
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	699b      	ldr	r3, [r3, #24]
 80104a6:	68ba      	ldr	r2, [r7, #8]
 80104a8:	8992      	ldrh	r2, [r2, #12]
 80104aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80104ae:	fb01 f202 	mul.w	r2, r1, r2
 80104b2:	1a9b      	subs	r3, r3, r2
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d036      	beq.n	8010526 <f_lseek+0x43c>
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6a1b      	ldr	r3, [r3, #32]
 80104bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80104be:	429a      	cmp	r2, r3
 80104c0:	d031      	beq.n	8010526 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	7d1b      	ldrb	r3, [r3, #20]
 80104c6:	b25b      	sxtb	r3, r3
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	da18      	bge.n	80104fe <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	7858      	ldrb	r0, [r3, #1]
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6a1a      	ldr	r2, [r3, #32]
 80104da:	2301      	movs	r3, #1
 80104dc:	f7fc fe8a 	bl	800d1f4 <disk_write>
 80104e0:	4603      	mov	r3, r0
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d004      	beq.n	80104f0 <f_lseek+0x406>
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	2201      	movs	r2, #1
 80104ea:	755a      	strb	r2, [r3, #21]
 80104ec:	2301      	movs	r3, #1
 80104ee:	e01c      	b.n	801052a <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	7d1b      	ldrb	r3, [r3, #20]
 80104f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80104f8:	b2da      	uxtb	r2, r3
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80104fe:	68bb      	ldr	r3, [r7, #8]
 8010500:	7858      	ldrb	r0, [r3, #1]
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010508:	2301      	movs	r3, #1
 801050a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801050c:	f7fc fe52 	bl	800d1b4 <disk_read>
 8010510:	4603      	mov	r3, r0
 8010512:	2b00      	cmp	r3, #0
 8010514:	d004      	beq.n	8010520 <f_lseek+0x436>
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2201      	movs	r2, #1
 801051a:	755a      	strb	r2, [r3, #21]
 801051c:	2301      	movs	r3, #1
 801051e:	e004      	b.n	801052a <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010524:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8010526:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801052a:	4618      	mov	r0, r3
 801052c:	3740      	adds	r7, #64	; 0x40
 801052e:	46bd      	mov	sp, r7
 8010530:	bd80      	pop	{r7, pc}

08010532 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010532:	b580      	push	{r7, lr}
 8010534:	b086      	sub	sp, #24
 8010536:	af00      	add	r7, sp, #0
 8010538:	6078      	str	r0, [r7, #4]
 801053a:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d101      	bne.n	8010546 <f_opendir+0x14>
 8010542:	2309      	movs	r3, #9
 8010544:	e064      	b.n	8010610 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801054a:	f107 010c 	add.w	r1, r7, #12
 801054e:	463b      	mov	r3, r7
 8010550:	2200      	movs	r2, #0
 8010552:	4618      	mov	r0, r3
 8010554:	f7fe fef4 	bl	800f340 <find_volume>
 8010558:	4603      	mov	r3, r0
 801055a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801055c:	7dfb      	ldrb	r3, [r7, #23]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d14f      	bne.n	8010602 <f_opendir+0xd0>
		obj->fs = fs;
 8010562:	68fa      	ldr	r2, [r7, #12]
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010568:	683b      	ldr	r3, [r7, #0]
 801056a:	4619      	mov	r1, r3
 801056c:	6878      	ldr	r0, [r7, #4]
 801056e:	f7fe fdd7 	bl	800f120 <follow_path>
 8010572:	4603      	mov	r3, r0
 8010574:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010576:	7dfb      	ldrb	r3, [r7, #23]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d13d      	bne.n	80105f8 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010582:	b25b      	sxtb	r3, r3
 8010584:	2b00      	cmp	r3, #0
 8010586:	db12      	blt.n	80105ae <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	799b      	ldrb	r3, [r3, #6]
 801058c:	f003 0310 	and.w	r3, r3, #16
 8010590:	2b00      	cmp	r3, #0
 8010592:	d00a      	beq.n	80105aa <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010594:	68fa      	ldr	r2, [r7, #12]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6a1b      	ldr	r3, [r3, #32]
 801059a:	4619      	mov	r1, r3
 801059c:	4610      	mov	r0, r2
 801059e:	f7fd fe9f 	bl	800e2e0 <ld_clust>
 80105a2:	4602      	mov	r2, r0
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	609a      	str	r2, [r3, #8]
 80105a8:	e001      	b.n	80105ae <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80105aa:	2305      	movs	r3, #5
 80105ac:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80105ae:	7dfb      	ldrb	r3, [r7, #23]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d121      	bne.n	80105f8 <f_opendir+0xc6>
				obj->id = fs->id;
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	88da      	ldrh	r2, [r3, #6]
 80105b8:	693b      	ldr	r3, [r7, #16]
 80105ba:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80105bc:	2100      	movs	r1, #0
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f7fd fce8 	bl	800df94 <dir_sdi>
 80105c4:	4603      	mov	r3, r0
 80105c6:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80105c8:	7dfb      	ldrb	r3, [r7, #23]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d114      	bne.n	80105f8 <f_opendir+0xc6>
					if (obj->sclust) {
 80105ce:	693b      	ldr	r3, [r7, #16]
 80105d0:	689b      	ldr	r3, [r3, #8]
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d00d      	beq.n	80105f2 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80105d6:	2100      	movs	r1, #0
 80105d8:	6878      	ldr	r0, [r7, #4]
 80105da:	f7fc ffc7 	bl	800d56c <inc_lock>
 80105de:	4602      	mov	r2, r0
 80105e0:	693b      	ldr	r3, [r7, #16]
 80105e2:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	691b      	ldr	r3, [r3, #16]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d105      	bne.n	80105f8 <f_opendir+0xc6>
 80105ec:	2312      	movs	r3, #18
 80105ee:	75fb      	strb	r3, [r7, #23]
 80105f0:	e002      	b.n	80105f8 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	2200      	movs	r2, #0
 80105f6:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80105f8:	7dfb      	ldrb	r3, [r7, #23]
 80105fa:	2b04      	cmp	r3, #4
 80105fc:	d101      	bne.n	8010602 <f_opendir+0xd0>
 80105fe:	2305      	movs	r3, #5
 8010600:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010602:	7dfb      	ldrb	r3, [r7, #23]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d002      	beq.n	801060e <f_opendir+0xdc>
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	2200      	movs	r2, #0
 801060c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801060e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010610:	4618      	mov	r0, r3
 8010612:	3718      	adds	r7, #24
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}

08010618 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b084      	sub	sp, #16
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	f107 0208 	add.w	r2, r7, #8
 8010626:	4611      	mov	r1, r2
 8010628:	4618      	mov	r0, r3
 801062a:	f7ff f90f 	bl	800f84c <validate>
 801062e:	4603      	mov	r3, r0
 8010630:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010632:	7bfb      	ldrb	r3, [r7, #15]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d110      	bne.n	801065a <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	691b      	ldr	r3, [r3, #16]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d006      	beq.n	801064e <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	691b      	ldr	r3, [r3, #16]
 8010644:	4618      	mov	r0, r3
 8010646:	f7fd f81f 	bl	800d688 <dec_lock>
 801064a:	4603      	mov	r3, r0
 801064c:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801064e:	7bfb      	ldrb	r3, [r7, #15]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d102      	bne.n	801065a <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	2200      	movs	r2, #0
 8010658:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 801065a:	7bfb      	ldrb	r3, [r7, #15]
}
 801065c:	4618      	mov	r0, r3
 801065e:	3710      	adds	r7, #16
 8010660:	46bd      	mov	sp, r7
 8010662:	bd80      	pop	{r7, pc}

08010664 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010664:	b580      	push	{r7, lr}
 8010666:	b084      	sub	sp, #16
 8010668:	af00      	add	r7, sp, #0
 801066a:	6078      	str	r0, [r7, #4]
 801066c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f107 0208 	add.w	r2, r7, #8
 8010674:	4611      	mov	r1, r2
 8010676:	4618      	mov	r0, r3
 8010678:	f7ff f8e8 	bl	800f84c <validate>
 801067c:	4603      	mov	r3, r0
 801067e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010680:	7bfb      	ldrb	r3, [r7, #15]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d126      	bne.n	80106d4 <f_readdir+0x70>
		if (!fno) {
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d106      	bne.n	801069a <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 801068c:	2100      	movs	r1, #0
 801068e:	6878      	ldr	r0, [r7, #4]
 8010690:	f7fd fc80 	bl	800df94 <dir_sdi>
 8010694:	4603      	mov	r3, r0
 8010696:	73fb      	strb	r3, [r7, #15]
 8010698:	e01c      	b.n	80106d4 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 801069a:	2100      	movs	r1, #0
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f7fe f84a 	bl	800e736 <dir_read>
 80106a2:	4603      	mov	r3, r0
 80106a4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80106a6:	7bfb      	ldrb	r3, [r7, #15]
 80106a8:	2b04      	cmp	r3, #4
 80106aa:	d101      	bne.n	80106b0 <f_readdir+0x4c>
 80106ac:	2300      	movs	r3, #0
 80106ae:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80106b0:	7bfb      	ldrb	r3, [r7, #15]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d10e      	bne.n	80106d4 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80106b6:	6839      	ldr	r1, [r7, #0]
 80106b8:	6878      	ldr	r0, [r7, #4]
 80106ba:	f7fe fa9b 	bl	800ebf4 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80106be:	2100      	movs	r1, #0
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f7fd fcf0 	bl	800e0a6 <dir_next>
 80106c6:	4603      	mov	r3, r0
 80106c8:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80106ca:	7bfb      	ldrb	r3, [r7, #15]
 80106cc:	2b04      	cmp	r3, #4
 80106ce:	d101      	bne.n	80106d4 <f_readdir+0x70>
 80106d0:	2300      	movs	r3, #0
 80106d2:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80106d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3710      	adds	r7, #16
 80106da:	46bd      	mov	sp, r7
 80106dc:	bd80      	pop	{r7, pc}

080106de <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80106de:	b580      	push	{r7, lr}
 80106e0:	b092      	sub	sp, #72	; 0x48
 80106e2:	af00      	add	r7, sp, #0
 80106e4:	60f8      	str	r0, [r7, #12]
 80106e6:	60b9      	str	r1, [r7, #8]
 80106e8:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80106ea:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80106ee:	f107 030c 	add.w	r3, r7, #12
 80106f2:	2200      	movs	r2, #0
 80106f4:	4618      	mov	r0, r3
 80106f6:	f7fe fe23 	bl	800f340 <find_volume>
 80106fa:	4603      	mov	r3, r0
 80106fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8010700:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010704:	2b00      	cmp	r3, #0
 8010706:	f040 8099 	bne.w	801083c <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 801070a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8010710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010712:	699a      	ldr	r2, [r3, #24]
 8010714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010716:	69db      	ldr	r3, [r3, #28]
 8010718:	3b02      	subs	r3, #2
 801071a:	429a      	cmp	r2, r3
 801071c:	d804      	bhi.n	8010728 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 801071e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010720:	699a      	ldr	r2, [r3, #24]
 8010722:	68bb      	ldr	r3, [r7, #8]
 8010724:	601a      	str	r2, [r3, #0]
 8010726:	e089      	b.n	801083c <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8010728:	2300      	movs	r3, #0
 801072a:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801072c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	2b01      	cmp	r3, #1
 8010732:	d128      	bne.n	8010786 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8010734:	2302      	movs	r3, #2
 8010736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801073a:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801073c:	f107 0314 	add.w	r3, r7, #20
 8010740:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010742:	4618      	mov	r0, r3
 8010744:	f7fd f901 	bl	800d94a <get_fat>
 8010748:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801074a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801074c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010750:	d103      	bne.n	801075a <f_getfree+0x7c>
 8010752:	2301      	movs	r3, #1
 8010754:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8010758:	e063      	b.n	8010822 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801075a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801075c:	2b01      	cmp	r3, #1
 801075e:	d103      	bne.n	8010768 <f_getfree+0x8a>
 8010760:	2302      	movs	r3, #2
 8010762:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8010766:	e05c      	b.n	8010822 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8010768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801076a:	2b00      	cmp	r3, #0
 801076c:	d102      	bne.n	8010774 <f_getfree+0x96>
 801076e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010770:	3301      	adds	r3, #1
 8010772:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8010774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010776:	3301      	adds	r3, #1
 8010778:	63fb      	str	r3, [r7, #60]	; 0x3c
 801077a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801077c:	69db      	ldr	r3, [r3, #28]
 801077e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010780:	429a      	cmp	r2, r3
 8010782:	d3db      	bcc.n	801073c <f_getfree+0x5e>
 8010784:	e04d      	b.n	8010822 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8010786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010788:	69db      	ldr	r3, [r3, #28]
 801078a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801078c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801078e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010790:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8010792:	2300      	movs	r3, #0
 8010794:	637b      	str	r3, [r7, #52]	; 0x34
 8010796:	2300      	movs	r3, #0
 8010798:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 801079a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801079c:	2b00      	cmp	r3, #0
 801079e:	d113      	bne.n	80107c8 <f_getfree+0xea>
							res = move_window(fs, sect++);
 80107a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107a4:	1c5a      	adds	r2, r3, #1
 80107a6:	63ba      	str	r2, [r7, #56]	; 0x38
 80107a8:	4619      	mov	r1, r3
 80107aa:	f7fd f811 	bl	800d7d0 <move_window>
 80107ae:	4603      	mov	r3, r0
 80107b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80107b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d131      	bne.n	8010820 <f_getfree+0x142>
							p = fs->win;
 80107bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107be:	3338      	adds	r3, #56	; 0x38
 80107c0:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80107c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107c4:	899b      	ldrh	r3, [r3, #12]
 80107c6:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80107c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107ca:	781b      	ldrb	r3, [r3, #0]
 80107cc:	2b02      	cmp	r3, #2
 80107ce:	d10f      	bne.n	80107f0 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80107d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80107d2:	f7fc fd4d 	bl	800d270 <ld_word>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d102      	bne.n	80107e2 <f_getfree+0x104>
 80107dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80107de:	3301      	adds	r3, #1
 80107e0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80107e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107e4:	3302      	adds	r3, #2
 80107e6:	633b      	str	r3, [r7, #48]	; 0x30
 80107e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107ea:	3b02      	subs	r3, #2
 80107ec:	637b      	str	r3, [r7, #52]	; 0x34
 80107ee:	e010      	b.n	8010812 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80107f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80107f2:	f7fc fd55 	bl	800d2a0 <ld_dword>
 80107f6:	4603      	mov	r3, r0
 80107f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d102      	bne.n	8010806 <f_getfree+0x128>
 8010800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010802:	3301      	adds	r3, #1
 8010804:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8010806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010808:	3304      	adds	r3, #4
 801080a:	633b      	str	r3, [r7, #48]	; 0x30
 801080c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801080e:	3b04      	subs	r3, #4
 8010810:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8010812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010814:	3b01      	subs	r3, #1
 8010816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801081a:	2b00      	cmp	r3, #0
 801081c:	d1bd      	bne.n	801079a <f_getfree+0xbc>
 801081e:	e000      	b.n	8010822 <f_getfree+0x144>
							if (res != FR_OK) break;
 8010820:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8010822:	68bb      	ldr	r3, [r7, #8]
 8010824:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010826:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8010828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801082a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801082c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 801082e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010830:	791a      	ldrb	r2, [r3, #4]
 8010832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010834:	f042 0201 	orr.w	r2, r2, #1
 8010838:	b2d2      	uxtb	r2, r2
 801083a:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801083c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8010840:	4618      	mov	r0, r3
 8010842:	3748      	adds	r7, #72	; 0x48
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}

08010848 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b088      	sub	sp, #32
 801084c:	af00      	add	r7, sp, #0
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	60b9      	str	r1, [r7, #8]
 8010852:	607a      	str	r2, [r7, #4]
	int n = 0;
 8010854:	2300      	movs	r3, #0
 8010856:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801085c:	e01b      	b.n	8010896 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801085e:	f107 0310 	add.w	r3, r7, #16
 8010862:	f107 0114 	add.w	r1, r7, #20
 8010866:	2201      	movs	r2, #1
 8010868:	6878      	ldr	r0, [r7, #4]
 801086a:	f7ff fa37 	bl	800fcdc <f_read>
		if (rc != 1) break;
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	2b01      	cmp	r3, #1
 8010872:	d116      	bne.n	80108a2 <f_gets+0x5a>
		c = s[0];
 8010874:	7d3b      	ldrb	r3, [r7, #20]
 8010876:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8010878:	7dfb      	ldrb	r3, [r7, #23]
 801087a:	2b0d      	cmp	r3, #13
 801087c:	d100      	bne.n	8010880 <f_gets+0x38>
 801087e:	e00a      	b.n	8010896 <f_gets+0x4e>
		*p++ = c;
 8010880:	69bb      	ldr	r3, [r7, #24]
 8010882:	1c5a      	adds	r2, r3, #1
 8010884:	61ba      	str	r2, [r7, #24]
 8010886:	7dfa      	ldrb	r2, [r7, #23]
 8010888:	701a      	strb	r2, [r3, #0]
		n++;
 801088a:	69fb      	ldr	r3, [r7, #28]
 801088c:	3301      	adds	r3, #1
 801088e:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8010890:	7dfb      	ldrb	r3, [r7, #23]
 8010892:	2b0a      	cmp	r3, #10
 8010894:	d007      	beq.n	80108a6 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8010896:	68bb      	ldr	r3, [r7, #8]
 8010898:	3b01      	subs	r3, #1
 801089a:	69fa      	ldr	r2, [r7, #28]
 801089c:	429a      	cmp	r2, r3
 801089e:	dbde      	blt.n	801085e <f_gets+0x16>
 80108a0:	e002      	b.n	80108a8 <f_gets+0x60>
		if (rc != 1) break;
 80108a2:	bf00      	nop
 80108a4:	e000      	b.n	80108a8 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 80108a6:	bf00      	nop
	}
	*p = 0;
 80108a8:	69bb      	ldr	r3, [r7, #24]
 80108aa:	2200      	movs	r2, #0
 80108ac:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80108ae:	69fb      	ldr	r3, [r7, #28]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d001      	beq.n	80108b8 <f_gets+0x70>
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	e000      	b.n	80108ba <f_gets+0x72>
 80108b8:	2300      	movs	r3, #0
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3720      	adds	r7, #32
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}
	...

080108c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80108c4:	b480      	push	{r7}
 80108c6:	b087      	sub	sp, #28
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	60f8      	str	r0, [r7, #12]
 80108cc:	60b9      	str	r1, [r7, #8]
 80108ce:	4613      	mov	r3, r2
 80108d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80108d2:	2301      	movs	r3, #1
 80108d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80108d6:	2300      	movs	r3, #0
 80108d8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80108da:	4b1f      	ldr	r3, [pc, #124]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 80108dc:	7a5b      	ldrb	r3, [r3, #9]
 80108de:	b2db      	uxtb	r3, r3
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d131      	bne.n	8010948 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80108e4:	4b1c      	ldr	r3, [pc, #112]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 80108e6:	7a5b      	ldrb	r3, [r3, #9]
 80108e8:	b2db      	uxtb	r3, r3
 80108ea:	461a      	mov	r2, r3
 80108ec:	4b1a      	ldr	r3, [pc, #104]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 80108ee:	2100      	movs	r1, #0
 80108f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80108f2:	4b19      	ldr	r3, [pc, #100]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 80108f4:	7a5b      	ldrb	r3, [r3, #9]
 80108f6:	b2db      	uxtb	r3, r3
 80108f8:	4a17      	ldr	r2, [pc, #92]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 80108fa:	009b      	lsls	r3, r3, #2
 80108fc:	4413      	add	r3, r2
 80108fe:	68fa      	ldr	r2, [r7, #12]
 8010900:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010902:	4b15      	ldr	r3, [pc, #84]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 8010904:	7a5b      	ldrb	r3, [r3, #9]
 8010906:	b2db      	uxtb	r3, r3
 8010908:	461a      	mov	r2, r3
 801090a:	4b13      	ldr	r3, [pc, #76]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 801090c:	4413      	add	r3, r2
 801090e:	79fa      	ldrb	r2, [r7, #7]
 8010910:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010912:	4b11      	ldr	r3, [pc, #68]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 8010914:	7a5b      	ldrb	r3, [r3, #9]
 8010916:	b2db      	uxtb	r3, r3
 8010918:	1c5a      	adds	r2, r3, #1
 801091a:	b2d1      	uxtb	r1, r2
 801091c:	4a0e      	ldr	r2, [pc, #56]	; (8010958 <FATFS_LinkDriverEx+0x94>)
 801091e:	7251      	strb	r1, [r2, #9]
 8010920:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010922:	7dbb      	ldrb	r3, [r7, #22]
 8010924:	3330      	adds	r3, #48	; 0x30
 8010926:	b2da      	uxtb	r2, r3
 8010928:	68bb      	ldr	r3, [r7, #8]
 801092a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801092c:	68bb      	ldr	r3, [r7, #8]
 801092e:	3301      	adds	r3, #1
 8010930:	223a      	movs	r2, #58	; 0x3a
 8010932:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010934:	68bb      	ldr	r3, [r7, #8]
 8010936:	3302      	adds	r3, #2
 8010938:	222f      	movs	r2, #47	; 0x2f
 801093a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801093c:	68bb      	ldr	r3, [r7, #8]
 801093e:	3303      	adds	r3, #3
 8010940:	2200      	movs	r2, #0
 8010942:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010944:	2300      	movs	r3, #0
 8010946:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010948:	7dfb      	ldrb	r3, [r7, #23]
}
 801094a:	4618      	mov	r0, r3
 801094c:	371c      	adds	r7, #28
 801094e:	46bd      	mov	sp, r7
 8010950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010954:	4770      	bx	lr
 8010956:	bf00      	nop
 8010958:	20003270 	.word	0x20003270

0801095c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b082      	sub	sp, #8
 8010960:	af00      	add	r7, sp, #0
 8010962:	6078      	str	r0, [r7, #4]
 8010964:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010966:	2200      	movs	r2, #0
 8010968:	6839      	ldr	r1, [r7, #0]
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f7ff ffaa 	bl	80108c4 <FATFS_LinkDriverEx>
 8010970:	4603      	mov	r3, r0
}
 8010972:	4618      	mov	r0, r3
 8010974:	3708      	adds	r7, #8
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}
	...

0801097c <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 801097c:	b480      	push	{r7}
 801097e:	b085      	sub	sp, #20
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
 8010984:	460b      	mov	r3, r1
 8010986:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8010988:	2300      	movs	r3, #0
 801098a:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 801098c:	2301      	movs	r3, #1
 801098e:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8010990:	4b15      	ldr	r3, [pc, #84]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 8010992:	7a5b      	ldrb	r3, [r3, #9]
 8010994:	b2db      	uxtb	r3, r3
 8010996:	2b00      	cmp	r3, #0
 8010998:	d01e      	beq.n	80109d8 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	781b      	ldrb	r3, [r3, #0]
 801099e:	3b30      	subs	r3, #48	; 0x30
 80109a0:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80109a2:	7bbb      	ldrb	r3, [r7, #14]
 80109a4:	4a10      	ldr	r2, [pc, #64]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 80109a6:	009b      	lsls	r3, r3, #2
 80109a8:	4413      	add	r3, r2
 80109aa:	685b      	ldr	r3, [r3, #4]
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d013      	beq.n	80109d8 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 80109b0:	7bbb      	ldrb	r3, [r7, #14]
 80109b2:	4a0d      	ldr	r2, [pc, #52]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 80109b4:	009b      	lsls	r3, r3, #2
 80109b6:	4413      	add	r3, r2
 80109b8:	2200      	movs	r2, #0
 80109ba:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 80109bc:	7bbb      	ldrb	r3, [r7, #14]
 80109be:	4a0a      	ldr	r2, [pc, #40]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 80109c0:	4413      	add	r3, r2
 80109c2:	2200      	movs	r2, #0
 80109c4:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 80109c6:	4b08      	ldr	r3, [pc, #32]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 80109c8:	7a5b      	ldrb	r3, [r3, #9]
 80109ca:	b2db      	uxtb	r3, r3
 80109cc:	3b01      	subs	r3, #1
 80109ce:	b2da      	uxtb	r2, r3
 80109d0:	4b05      	ldr	r3, [pc, #20]	; (80109e8 <FATFS_UnLinkDriverEx+0x6c>)
 80109d2:	725a      	strb	r2, [r3, #9]
      ret = 0;
 80109d4:	2300      	movs	r3, #0
 80109d6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80109d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80109da:	4618      	mov	r0, r3
 80109dc:	3714      	adds	r7, #20
 80109de:	46bd      	mov	sp, r7
 80109e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e4:	4770      	bx	lr
 80109e6:	bf00      	nop
 80109e8:	20003270 	.word	0x20003270

080109ec <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 80109ec:	b580      	push	{r7, lr}
 80109ee:	b082      	sub	sp, #8
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 80109f4:	2100      	movs	r1, #0
 80109f6:	6878      	ldr	r0, [r7, #4]
 80109f8:	f7ff ffc0 	bl	801097c <FATFS_UnLinkDriverEx>
 80109fc:	4603      	mov	r3, r0
}
 80109fe:	4618      	mov	r0, r3
 8010a00:	3708      	adds	r7, #8
 8010a02:	46bd      	mov	sp, r7
 8010a04:	bd80      	pop	{r7, pc}
	...

08010a08 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8010a08:	b480      	push	{r7}
 8010a0a:	b085      	sub	sp, #20
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	4603      	mov	r3, r0
 8010a10:	6039      	str	r1, [r7, #0]
 8010a12:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8010a14:	88fb      	ldrh	r3, [r7, #6]
 8010a16:	2b7f      	cmp	r3, #127	; 0x7f
 8010a18:	d802      	bhi.n	8010a20 <ff_convert+0x18>
		c = chr;
 8010a1a:	88fb      	ldrh	r3, [r7, #6]
 8010a1c:	81fb      	strh	r3, [r7, #14]
 8010a1e:	e025      	b.n	8010a6c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8010a20:	683b      	ldr	r3, [r7, #0]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d00b      	beq.n	8010a3e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8010a26:	88fb      	ldrh	r3, [r7, #6]
 8010a28:	2bff      	cmp	r3, #255	; 0xff
 8010a2a:	d805      	bhi.n	8010a38 <ff_convert+0x30>
 8010a2c:	88fb      	ldrh	r3, [r7, #6]
 8010a2e:	3b80      	subs	r3, #128	; 0x80
 8010a30:	4a12      	ldr	r2, [pc, #72]	; (8010a7c <ff_convert+0x74>)
 8010a32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a36:	e000      	b.n	8010a3a <ff_convert+0x32>
 8010a38:	2300      	movs	r3, #0
 8010a3a:	81fb      	strh	r3, [r7, #14]
 8010a3c:	e016      	b.n	8010a6c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8010a3e:	2300      	movs	r3, #0
 8010a40:	81fb      	strh	r3, [r7, #14]
 8010a42:	e009      	b.n	8010a58 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8010a44:	89fb      	ldrh	r3, [r7, #14]
 8010a46:	4a0d      	ldr	r2, [pc, #52]	; (8010a7c <ff_convert+0x74>)
 8010a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a4c:	88fa      	ldrh	r2, [r7, #6]
 8010a4e:	429a      	cmp	r2, r3
 8010a50:	d006      	beq.n	8010a60 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8010a52:	89fb      	ldrh	r3, [r7, #14]
 8010a54:	3301      	adds	r3, #1
 8010a56:	81fb      	strh	r3, [r7, #14]
 8010a58:	89fb      	ldrh	r3, [r7, #14]
 8010a5a:	2b7f      	cmp	r3, #127	; 0x7f
 8010a5c:	d9f2      	bls.n	8010a44 <ff_convert+0x3c>
 8010a5e:	e000      	b.n	8010a62 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8010a60:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8010a62:	89fb      	ldrh	r3, [r7, #14]
 8010a64:	3380      	adds	r3, #128	; 0x80
 8010a66:	b29b      	uxth	r3, r3
 8010a68:	b2db      	uxtb	r3, r3
 8010a6a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010a6c:	89fb      	ldrh	r3, [r7, #14]
}
 8010a6e:	4618      	mov	r0, r3
 8010a70:	3714      	adds	r7, #20
 8010a72:	46bd      	mov	sp, r7
 8010a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a78:	4770      	bx	lr
 8010a7a:	bf00      	nop
 8010a7c:	08011d3c 	.word	0x08011d3c

08010a80 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8010a80:	b480      	push	{r7}
 8010a82:	b087      	sub	sp, #28
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	4603      	mov	r3, r0
 8010a88:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8010a8a:	88fb      	ldrh	r3, [r7, #6]
 8010a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010a90:	d201      	bcs.n	8010a96 <ff_wtoupper+0x16>
 8010a92:	4b3e      	ldr	r3, [pc, #248]	; (8010b8c <ff_wtoupper+0x10c>)
 8010a94:	e000      	b.n	8010a98 <ff_wtoupper+0x18>
 8010a96:	4b3e      	ldr	r3, [pc, #248]	; (8010b90 <ff_wtoupper+0x110>)
 8010a98:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8010a9a:	697b      	ldr	r3, [r7, #20]
 8010a9c:	1c9a      	adds	r2, r3, #2
 8010a9e:	617a      	str	r2, [r7, #20]
 8010aa0:	881b      	ldrh	r3, [r3, #0]
 8010aa2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8010aa4:	8a7b      	ldrh	r3, [r7, #18]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d068      	beq.n	8010b7c <ff_wtoupper+0xfc>
 8010aaa:	88fa      	ldrh	r2, [r7, #6]
 8010aac:	8a7b      	ldrh	r3, [r7, #18]
 8010aae:	429a      	cmp	r2, r3
 8010ab0:	d364      	bcc.n	8010b7c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8010ab2:	697b      	ldr	r3, [r7, #20]
 8010ab4:	1c9a      	adds	r2, r3, #2
 8010ab6:	617a      	str	r2, [r7, #20]
 8010ab8:	881b      	ldrh	r3, [r3, #0]
 8010aba:	823b      	strh	r3, [r7, #16]
 8010abc:	8a3b      	ldrh	r3, [r7, #16]
 8010abe:	0a1b      	lsrs	r3, r3, #8
 8010ac0:	81fb      	strh	r3, [r7, #14]
 8010ac2:	8a3b      	ldrh	r3, [r7, #16]
 8010ac4:	b2db      	uxtb	r3, r3
 8010ac6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8010ac8:	88fa      	ldrh	r2, [r7, #6]
 8010aca:	8a79      	ldrh	r1, [r7, #18]
 8010acc:	8a3b      	ldrh	r3, [r7, #16]
 8010ace:	440b      	add	r3, r1
 8010ad0:	429a      	cmp	r2, r3
 8010ad2:	da49      	bge.n	8010b68 <ff_wtoupper+0xe8>
			switch (cmd) {
 8010ad4:	89fb      	ldrh	r3, [r7, #14]
 8010ad6:	2b08      	cmp	r3, #8
 8010ad8:	d84f      	bhi.n	8010b7a <ff_wtoupper+0xfa>
 8010ada:	a201      	add	r2, pc, #4	; (adr r2, 8010ae0 <ff_wtoupper+0x60>)
 8010adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ae0:	08010b05 	.word	0x08010b05
 8010ae4:	08010b17 	.word	0x08010b17
 8010ae8:	08010b2d 	.word	0x08010b2d
 8010aec:	08010b35 	.word	0x08010b35
 8010af0:	08010b3d 	.word	0x08010b3d
 8010af4:	08010b45 	.word	0x08010b45
 8010af8:	08010b4d 	.word	0x08010b4d
 8010afc:	08010b55 	.word	0x08010b55
 8010b00:	08010b5d 	.word	0x08010b5d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8010b04:	88fa      	ldrh	r2, [r7, #6]
 8010b06:	8a7b      	ldrh	r3, [r7, #18]
 8010b08:	1ad3      	subs	r3, r2, r3
 8010b0a:	005b      	lsls	r3, r3, #1
 8010b0c:	697a      	ldr	r2, [r7, #20]
 8010b0e:	4413      	add	r3, r2
 8010b10:	881b      	ldrh	r3, [r3, #0]
 8010b12:	80fb      	strh	r3, [r7, #6]
 8010b14:	e027      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8010b16:	88fa      	ldrh	r2, [r7, #6]
 8010b18:	8a7b      	ldrh	r3, [r7, #18]
 8010b1a:	1ad3      	subs	r3, r2, r3
 8010b1c:	b29b      	uxth	r3, r3
 8010b1e:	f003 0301 	and.w	r3, r3, #1
 8010b22:	b29b      	uxth	r3, r3
 8010b24:	88fa      	ldrh	r2, [r7, #6]
 8010b26:	1ad3      	subs	r3, r2, r3
 8010b28:	80fb      	strh	r3, [r7, #6]
 8010b2a:	e01c      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8010b2c:	88fb      	ldrh	r3, [r7, #6]
 8010b2e:	3b10      	subs	r3, #16
 8010b30:	80fb      	strh	r3, [r7, #6]
 8010b32:	e018      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8010b34:	88fb      	ldrh	r3, [r7, #6]
 8010b36:	3b20      	subs	r3, #32
 8010b38:	80fb      	strh	r3, [r7, #6]
 8010b3a:	e014      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8010b3c:	88fb      	ldrh	r3, [r7, #6]
 8010b3e:	3b30      	subs	r3, #48	; 0x30
 8010b40:	80fb      	strh	r3, [r7, #6]
 8010b42:	e010      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8010b44:	88fb      	ldrh	r3, [r7, #6]
 8010b46:	3b1a      	subs	r3, #26
 8010b48:	80fb      	strh	r3, [r7, #6]
 8010b4a:	e00c      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8010b4c:	88fb      	ldrh	r3, [r7, #6]
 8010b4e:	3308      	adds	r3, #8
 8010b50:	80fb      	strh	r3, [r7, #6]
 8010b52:	e008      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8010b54:	88fb      	ldrh	r3, [r7, #6]
 8010b56:	3b50      	subs	r3, #80	; 0x50
 8010b58:	80fb      	strh	r3, [r7, #6]
 8010b5a:	e004      	b.n	8010b66 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8010b5c:	88fb      	ldrh	r3, [r7, #6]
 8010b5e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8010b62:	80fb      	strh	r3, [r7, #6]
 8010b64:	bf00      	nop
			}
			break;
 8010b66:	e008      	b.n	8010b7a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8010b68:	89fb      	ldrh	r3, [r7, #14]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d195      	bne.n	8010a9a <ff_wtoupper+0x1a>
 8010b6e:	8a3b      	ldrh	r3, [r7, #16]
 8010b70:	005b      	lsls	r3, r3, #1
 8010b72:	697a      	ldr	r2, [r7, #20]
 8010b74:	4413      	add	r3, r2
 8010b76:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8010b78:	e78f      	b.n	8010a9a <ff_wtoupper+0x1a>
			break;
 8010b7a:	bf00      	nop
	}

	return chr;
 8010b7c:	88fb      	ldrh	r3, [r7, #6]
}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	371c      	adds	r7, #28
 8010b82:	46bd      	mov	sp, r7
 8010b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b88:	4770      	bx	lr
 8010b8a:	bf00      	nop
 8010b8c:	08011e3c 	.word	0x08011e3c
 8010b90:	08012030 	.word	0x08012030

08010b94 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8010b98:	2201      	movs	r2, #1
 8010b9a:	490e      	ldr	r1, [pc, #56]	; (8010bd4 <MX_USB_HOST_Init+0x40>)
 8010b9c:	480e      	ldr	r0, [pc, #56]	; (8010bd8 <MX_USB_HOST_Init+0x44>)
 8010b9e:	f7fa fe77 	bl	800b890 <USBH_Init>
 8010ba2:	4603      	mov	r3, r0
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d001      	beq.n	8010bac <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8010ba8:	f7f2 fd3d 	bl	8003626 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8010bac:	490b      	ldr	r1, [pc, #44]	; (8010bdc <MX_USB_HOST_Init+0x48>)
 8010bae:	480a      	ldr	r0, [pc, #40]	; (8010bd8 <MX_USB_HOST_Init+0x44>)
 8010bb0:	f7fa fefc 	bl	800b9ac <USBH_RegisterClass>
 8010bb4:	4603      	mov	r3, r0
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d001      	beq.n	8010bbe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8010bba:	f7f2 fd34 	bl	8003626 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8010bbe:	4806      	ldr	r0, [pc, #24]	; (8010bd8 <MX_USB_HOST_Init+0x44>)
 8010bc0:	f7fa ff80 	bl	800bac4 <USBH_Start>
 8010bc4:	4603      	mov	r3, r0
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d001      	beq.n	8010bce <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8010bca:	f7f2 fd2c 	bl	8003626 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8010bce:	bf00      	nop
 8010bd0:	bd80      	pop	{r7, pc}
 8010bd2:	bf00      	nop
 8010bd4:	08010bf5 	.word	0x08010bf5
 8010bd8:	2000327c 	.word	0x2000327c
 8010bdc:	2000003c 	.word	0x2000003c

08010be0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8010be4:	4802      	ldr	r0, [pc, #8]	; (8010bf0 <MX_USB_HOST_Process+0x10>)
 8010be6:	f7fa ff7d 	bl	800bae4 <USBH_Process>
}
 8010bea:	bf00      	nop
 8010bec:	bd80      	pop	{r7, pc}
 8010bee:	bf00      	nop
 8010bf0:	2000327c 	.word	0x2000327c

08010bf4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8010bf4:	b480      	push	{r7}
 8010bf6:	b083      	sub	sp, #12
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	6078      	str	r0, [r7, #4]
 8010bfc:	460b      	mov	r3, r1
 8010bfe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8010c00:	78fb      	ldrb	r3, [r7, #3]
 8010c02:	3b01      	subs	r3, #1
 8010c04:	2b04      	cmp	r3, #4
 8010c06:	d819      	bhi.n	8010c3c <USBH_UserProcess+0x48>
 8010c08:	a201      	add	r2, pc, #4	; (adr r2, 8010c10 <USBH_UserProcess+0x1c>)
 8010c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c0e:	bf00      	nop
 8010c10:	08010c3d 	.word	0x08010c3d
 8010c14:	08010c2d 	.word	0x08010c2d
 8010c18:	08010c3d 	.word	0x08010c3d
 8010c1c:	08010c35 	.word	0x08010c35
 8010c20:	08010c25 	.word	0x08010c25
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8010c24:	4b09      	ldr	r3, [pc, #36]	; (8010c4c <USBH_UserProcess+0x58>)
 8010c26:	2203      	movs	r2, #3
 8010c28:	701a      	strb	r2, [r3, #0]
  break;
 8010c2a:	e008      	b.n	8010c3e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8010c2c:	4b07      	ldr	r3, [pc, #28]	; (8010c4c <USBH_UserProcess+0x58>)
 8010c2e:	2202      	movs	r2, #2
 8010c30:	701a      	strb	r2, [r3, #0]
  break;
 8010c32:	e004      	b.n	8010c3e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8010c34:	4b05      	ldr	r3, [pc, #20]	; (8010c4c <USBH_UserProcess+0x58>)
 8010c36:	2201      	movs	r2, #1
 8010c38:	701a      	strb	r2, [r3, #0]
  break;
 8010c3a:	e000      	b.n	8010c3e <USBH_UserProcess+0x4a>

  default:
  break;
 8010c3c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8010c3e:	bf00      	nop
 8010c40:	370c      	adds	r7, #12
 8010c42:	46bd      	mov	sp, r7
 8010c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c48:	4770      	bx	lr
 8010c4a:	bf00      	nop
 8010c4c:	20003654 	.word	0x20003654

08010c50 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b08a      	sub	sp, #40	; 0x28
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010c58:	f107 0314 	add.w	r3, r7, #20
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	601a      	str	r2, [r3, #0]
 8010c60:	605a      	str	r2, [r3, #4]
 8010c62:	609a      	str	r2, [r3, #8]
 8010c64:	60da      	str	r2, [r3, #12]
 8010c66:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010c70:	d147      	bne.n	8010d02 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010c72:	2300      	movs	r3, #0
 8010c74:	613b      	str	r3, [r7, #16]
 8010c76:	4b25      	ldr	r3, [pc, #148]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c7a:	4a24      	ldr	r2, [pc, #144]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010c7c:	f043 0301 	orr.w	r3, r3, #1
 8010c80:	6313      	str	r3, [r2, #48]	; 0x30
 8010c82:	4b22      	ldr	r3, [pc, #136]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c86:	f003 0301 	and.w	r3, r3, #1
 8010c8a:	613b      	str	r3, [r7, #16]
 8010c8c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8010c8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010c92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010c94:	2300      	movs	r3, #0
 8010c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c98:	2300      	movs	r3, #0
 8010c9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8010c9c:	f107 0314 	add.w	r3, r7, #20
 8010ca0:	4619      	mov	r1, r3
 8010ca2:	481b      	ldr	r0, [pc, #108]	; (8010d10 <HAL_HCD_MspInit+0xc0>)
 8010ca4:	f7f4 f9ca 	bl	800503c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8010ca8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8010cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cae:	2302      	movs	r3, #2
 8010cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010cba:	230a      	movs	r3, #10
 8010cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010cbe:	f107 0314 	add.w	r3, r7, #20
 8010cc2:	4619      	mov	r1, r3
 8010cc4:	4812      	ldr	r0, [pc, #72]	; (8010d10 <HAL_HCD_MspInit+0xc0>)
 8010cc6:	f7f4 f9b9 	bl	800503c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010cca:	4b10      	ldr	r3, [pc, #64]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010cce:	4a0f      	ldr	r2, [pc, #60]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010cd4:	6353      	str	r3, [r2, #52]	; 0x34
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	60fb      	str	r3, [r7, #12]
 8010cda:	4b0c      	ldr	r3, [pc, #48]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cde:	4a0b      	ldr	r2, [pc, #44]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010ce0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8010ce6:	4b09      	ldr	r3, [pc, #36]	; (8010d0c <HAL_HCD_MspInit+0xbc>)
 8010ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010cee:	60fb      	str	r3, [r7, #12]
 8010cf0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	2100      	movs	r1, #0
 8010cf6:	2043      	movs	r0, #67	; 0x43
 8010cf8:	f7f3 fd67 	bl	80047ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010cfc:	2043      	movs	r0, #67	; 0x43
 8010cfe:	f7f3 fd80 	bl	8004802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010d02:	bf00      	nop
 8010d04:	3728      	adds	r7, #40	; 0x28
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	40023800 	.word	0x40023800
 8010d10:	40020000 	.word	0x40020000

08010d14 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8010d14:	b580      	push	{r7, lr}
 8010d16:	b082      	sub	sp, #8
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010d22:	4618      	mov	r0, r3
 8010d24:	f7fb fabd 	bl	800c2a2 <USBH_LL_IncTimer>
}
 8010d28:	bf00      	nop
 8010d2a:	3708      	adds	r7, #8
 8010d2c:	46bd      	mov	sp, r7
 8010d2e:	bd80      	pop	{r7, pc}

08010d30 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b082      	sub	sp, #8
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010d3e:	4618      	mov	r0, r3
 8010d40:	f7fb faf5 	bl	800c32e <USBH_LL_Connect>
}
 8010d44:	bf00      	nop
 8010d46:	3708      	adds	r7, #8
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}

08010d4c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b082      	sub	sp, #8
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f7fb fafe 	bl	800c35c <USBH_LL_Disconnect>
}
 8010d60:	bf00      	nop
 8010d62:	3708      	adds	r7, #8
 8010d64:	46bd      	mov	sp, r7
 8010d66:	bd80      	pop	{r7, pc}

08010d68 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b083      	sub	sp, #12
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
 8010d70:	460b      	mov	r3, r1
 8010d72:	70fb      	strb	r3, [r7, #3]
 8010d74:	4613      	mov	r3, r2
 8010d76:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8010d78:	bf00      	nop
 8010d7a:	370c      	adds	r7, #12
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d82:	4770      	bx	lr

08010d84 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b082      	sub	sp, #8
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010d92:	4618      	mov	r0, r3
 8010d94:	f7fb faaf 	bl	800c2f6 <USBH_LL_PortEnabled>
}
 8010d98:	bf00      	nop
 8010d9a:	3708      	adds	r7, #8
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}

08010da0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b082      	sub	sp, #8
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010dae:	4618      	mov	r0, r3
 8010db0:	f7fb faaf 	bl	800c312 <USBH_LL_PortDisabled>
}
 8010db4:	bf00      	nop
 8010db6:	3708      	adds	r7, #8
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b082      	sub	sp, #8
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	d12a      	bne.n	8010e24 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8010dce:	4a18      	ldr	r2, [pc, #96]	; (8010e30 <USBH_LL_Init+0x74>)
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	4a15      	ldr	r2, [pc, #84]	; (8010e30 <USBH_LL_Init+0x74>)
 8010dda:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010dde:	4b14      	ldr	r3, [pc, #80]	; (8010e30 <USBH_LL_Init+0x74>)
 8010de0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010de4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8010de6:	4b12      	ldr	r3, [pc, #72]	; (8010e30 <USBH_LL_Init+0x74>)
 8010de8:	2208      	movs	r2, #8
 8010dea:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8010dec:	4b10      	ldr	r3, [pc, #64]	; (8010e30 <USBH_LL_Init+0x74>)
 8010dee:	2201      	movs	r2, #1
 8010df0:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010df2:	4b0f      	ldr	r3, [pc, #60]	; (8010e30 <USBH_LL_Init+0x74>)
 8010df4:	2200      	movs	r2, #0
 8010df6:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8010df8:	4b0d      	ldr	r3, [pc, #52]	; (8010e30 <USBH_LL_Init+0x74>)
 8010dfa:	2202      	movs	r2, #2
 8010dfc:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010dfe:	4b0c      	ldr	r3, [pc, #48]	; (8010e30 <USBH_LL_Init+0x74>)
 8010e00:	2200      	movs	r2, #0
 8010e02:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8010e04:	480a      	ldr	r0, [pc, #40]	; (8010e30 <USBH_LL_Init+0x74>)
 8010e06:	f7f4 fae8 	bl	80053da <HAL_HCD_Init>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8010e10:	f7f2 fc09 	bl	8003626 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8010e14:	4806      	ldr	r0, [pc, #24]	; (8010e30 <USBH_LL_Init+0x74>)
 8010e16:	f7f4 fecc 	bl	8005bb2 <HAL_HCD_GetCurrentFrame>
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	4619      	mov	r1, r3
 8010e1e:	6878      	ldr	r0, [r7, #4]
 8010e20:	f7fb fa30 	bl	800c284 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8010e24:	2300      	movs	r3, #0
}
 8010e26:	4618      	mov	r0, r3
 8010e28:	3708      	adds	r7, #8
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}
 8010e2e:	bf00      	nop
 8010e30:	20003658 	.word	0x20003658

08010e34 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b084      	sub	sp, #16
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010e40:	2300      	movs	r3, #0
 8010e42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f7f4 fe3b 	bl	8005ac6 <HAL_HCD_Start>
 8010e50:	4603      	mov	r3, r0
 8010e52:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010e54:	7bfb      	ldrb	r3, [r7, #15]
 8010e56:	4618      	mov	r0, r3
 8010e58:	f000 f95c 	bl	8011114 <USBH_Get_USB_Status>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e62:	4618      	mov	r0, r3
 8010e64:	3710      	adds	r7, #16
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}

08010e6a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8010e6a:	b580      	push	{r7, lr}
 8010e6c:	b084      	sub	sp, #16
 8010e6e:	af00      	add	r7, sp, #0
 8010e70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e72:	2300      	movs	r3, #0
 8010e74:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010e76:	2300      	movs	r3, #0
 8010e78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010e80:	4618      	mov	r0, r3
 8010e82:	f7f4 fe43 	bl	8005b0c <HAL_HCD_Stop>
 8010e86:	4603      	mov	r3, r0
 8010e88:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010e8a:	7bfb      	ldrb	r3, [r7, #15]
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	f000 f941 	bl	8011114 <USBH_Get_USB_Status>
 8010e92:	4603      	mov	r3, r0
 8010e94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e96:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3710      	adds	r7, #16
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}

08010ea0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b084      	sub	sp, #16
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8010ea8:	2301      	movs	r3, #1
 8010eaa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f7f4 fe8b 	bl	8005bce <HAL_HCD_GetCurrentSpeed>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	2b02      	cmp	r3, #2
 8010ebc:	d00c      	beq.n	8010ed8 <USBH_LL_GetSpeed+0x38>
 8010ebe:	2b02      	cmp	r3, #2
 8010ec0:	d80d      	bhi.n	8010ede <USBH_LL_GetSpeed+0x3e>
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d002      	beq.n	8010ecc <USBH_LL_GetSpeed+0x2c>
 8010ec6:	2b01      	cmp	r3, #1
 8010ec8:	d003      	beq.n	8010ed2 <USBH_LL_GetSpeed+0x32>
 8010eca:	e008      	b.n	8010ede <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	73fb      	strb	r3, [r7, #15]
    break;
 8010ed0:	e008      	b.n	8010ee4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	73fb      	strb	r3, [r7, #15]
    break;
 8010ed6:	e005      	b.n	8010ee4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8010ed8:	2302      	movs	r3, #2
 8010eda:	73fb      	strb	r3, [r7, #15]
    break;
 8010edc:	e002      	b.n	8010ee4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8010ede:	2301      	movs	r3, #1
 8010ee0:	73fb      	strb	r3, [r7, #15]
    break;
 8010ee2:	bf00      	nop
  }
  return  speed;
 8010ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	3710      	adds	r7, #16
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}

08010eee <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8010eee:	b580      	push	{r7, lr}
 8010ef0:	b084      	sub	sp, #16
 8010ef2:	af00      	add	r7, sp, #0
 8010ef4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010efa:	2300      	movs	r3, #0
 8010efc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010f04:	4618      	mov	r0, r3
 8010f06:	f7f4 fe1e 	bl	8005b46 <HAL_HCD_ResetPort>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010f0e:	7bfb      	ldrb	r3, [r7, #15]
 8010f10:	4618      	mov	r0, r3
 8010f12:	f000 f8ff 	bl	8011114 <USBH_Get_USB_Status>
 8010f16:	4603      	mov	r3, r0
 8010f18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	3710      	adds	r7, #16
 8010f20:	46bd      	mov	sp, r7
 8010f22:	bd80      	pop	{r7, pc}

08010f24 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	b082      	sub	sp, #8
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	6078      	str	r0, [r7, #4]
 8010f2c:	460b      	mov	r3, r1
 8010f2e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010f36:	78fa      	ldrb	r2, [r7, #3]
 8010f38:	4611      	mov	r1, r2
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	f7f4 fe25 	bl	8005b8a <HAL_HCD_HC_GetXferCount>
 8010f40:	4603      	mov	r3, r0
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3708      	adds	r7, #8
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8010f4a:	b590      	push	{r4, r7, lr}
 8010f4c:	b089      	sub	sp, #36	; 0x24
 8010f4e:	af04      	add	r7, sp, #16
 8010f50:	6078      	str	r0, [r7, #4]
 8010f52:	4608      	mov	r0, r1
 8010f54:	4611      	mov	r1, r2
 8010f56:	461a      	mov	r2, r3
 8010f58:	4603      	mov	r3, r0
 8010f5a:	70fb      	strb	r3, [r7, #3]
 8010f5c:	460b      	mov	r3, r1
 8010f5e:	70bb      	strb	r3, [r7, #2]
 8010f60:	4613      	mov	r3, r2
 8010f62:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f64:	2300      	movs	r3, #0
 8010f66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010f68:	2300      	movs	r3, #0
 8010f6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8010f72:	787c      	ldrb	r4, [r7, #1]
 8010f74:	78ba      	ldrb	r2, [r7, #2]
 8010f76:	78f9      	ldrb	r1, [r7, #3]
 8010f78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010f7a:	9302      	str	r3, [sp, #8]
 8010f7c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010f80:	9301      	str	r3, [sp, #4]
 8010f82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010f86:	9300      	str	r3, [sp, #0]
 8010f88:	4623      	mov	r3, r4
 8010f8a:	f7f4 fa88 	bl	800549e <HAL_HCD_HC_Init>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8010f92:	7bfb      	ldrb	r3, [r7, #15]
 8010f94:	4618      	mov	r0, r3
 8010f96:	f000 f8bd 	bl	8011114 <USBH_Get_USB_Status>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	3714      	adds	r7, #20
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd90      	pop	{r4, r7, pc}

08010fa8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b084      	sub	sp, #16
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
 8010fb0:	460b      	mov	r3, r1
 8010fb2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010fb8:	2300      	movs	r3, #0
 8010fba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010fc2:	78fa      	ldrb	r2, [r7, #3]
 8010fc4:	4611      	mov	r1, r2
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	f7f4 faf8 	bl	80055bc <HAL_HCD_HC_Halt>
 8010fcc:	4603      	mov	r3, r0
 8010fce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010fd0:	7bfb      	ldrb	r3, [r7, #15]
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	f000 f89e 	bl	8011114 <USBH_Get_USB_Status>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010fdc:	7bbb      	ldrb	r3, [r7, #14]
}
 8010fde:	4618      	mov	r0, r3
 8010fe0:	3710      	adds	r7, #16
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}

08010fe6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8010fe6:	b590      	push	{r4, r7, lr}
 8010fe8:	b089      	sub	sp, #36	; 0x24
 8010fea:	af04      	add	r7, sp, #16
 8010fec:	6078      	str	r0, [r7, #4]
 8010fee:	4608      	mov	r0, r1
 8010ff0:	4611      	mov	r1, r2
 8010ff2:	461a      	mov	r2, r3
 8010ff4:	4603      	mov	r3, r0
 8010ff6:	70fb      	strb	r3, [r7, #3]
 8010ff8:	460b      	mov	r3, r1
 8010ffa:	70bb      	strb	r3, [r7, #2]
 8010ffc:	4613      	mov	r3, r2
 8010ffe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011000:	2300      	movs	r3, #0
 8011002:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011004:	2300      	movs	r3, #0
 8011006:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801100e:	787c      	ldrb	r4, [r7, #1]
 8011010:	78ba      	ldrb	r2, [r7, #2]
 8011012:	78f9      	ldrb	r1, [r7, #3]
 8011014:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8011018:	9303      	str	r3, [sp, #12]
 801101a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801101c:	9302      	str	r3, [sp, #8]
 801101e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011020:	9301      	str	r3, [sp, #4]
 8011022:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011026:	9300      	str	r3, [sp, #0]
 8011028:	4623      	mov	r3, r4
 801102a:	f7f4 faeb 	bl	8005604 <HAL_HCD_HC_SubmitRequest>
 801102e:	4603      	mov	r3, r0
 8011030:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8011032:	7bfb      	ldrb	r3, [r7, #15]
 8011034:	4618      	mov	r0, r3
 8011036:	f000 f86d 	bl	8011114 <USBH_Get_USB_Status>
 801103a:	4603      	mov	r3, r0
 801103c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801103e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011040:	4618      	mov	r0, r3
 8011042:	3714      	adds	r7, #20
 8011044:	46bd      	mov	sp, r7
 8011046:	bd90      	pop	{r4, r7, pc}

08011048 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b082      	sub	sp, #8
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
 8011050:	460b      	mov	r3, r1
 8011052:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801105a:	78fa      	ldrb	r2, [r7, #3]
 801105c:	4611      	mov	r1, r2
 801105e:	4618      	mov	r0, r3
 8011060:	f7f4 fd7f 	bl	8005b62 <HAL_HCD_HC_GetURBState>
 8011064:	4603      	mov	r3, r0
}
 8011066:	4618      	mov	r0, r3
 8011068:	3708      	adds	r7, #8
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}

0801106e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801106e:	b580      	push	{r7, lr}
 8011070:	b082      	sub	sp, #8
 8011072:	af00      	add	r7, sp, #0
 8011074:	6078      	str	r0, [r7, #4]
 8011076:	460b      	mov	r3, r1
 8011078:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8011080:	2b01      	cmp	r3, #1
 8011082:	d103      	bne.n	801108c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8011084:	78fb      	ldrb	r3, [r7, #3]
 8011086:	4618      	mov	r0, r3
 8011088:	f000 f870 	bl	801116c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 801108c:	20c8      	movs	r0, #200	; 0xc8
 801108e:	f7f3 fa9d 	bl	80045cc <HAL_Delay>
  return USBH_OK;
 8011092:	2300      	movs	r3, #0
}
 8011094:	4618      	mov	r0, r3
 8011096:	3708      	adds	r7, #8
 8011098:	46bd      	mov	sp, r7
 801109a:	bd80      	pop	{r7, pc}

0801109c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 801109c:	b480      	push	{r7}
 801109e:	b085      	sub	sp, #20
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
 80110a4:	460b      	mov	r3, r1
 80110a6:	70fb      	strb	r3, [r7, #3]
 80110a8:	4613      	mov	r3, r2
 80110aa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80110b2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80110b4:	78fb      	ldrb	r3, [r7, #3]
 80110b6:	68fa      	ldr	r2, [r7, #12]
 80110b8:	212c      	movs	r1, #44	; 0x2c
 80110ba:	fb01 f303 	mul.w	r3, r1, r3
 80110be:	4413      	add	r3, r2
 80110c0:	333b      	adds	r3, #59	; 0x3b
 80110c2:	781b      	ldrb	r3, [r3, #0]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d009      	beq.n	80110dc <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80110c8:	78fb      	ldrb	r3, [r7, #3]
 80110ca:	68fa      	ldr	r2, [r7, #12]
 80110cc:	212c      	movs	r1, #44	; 0x2c
 80110ce:	fb01 f303 	mul.w	r3, r1, r3
 80110d2:	4413      	add	r3, r2
 80110d4:	3354      	adds	r3, #84	; 0x54
 80110d6:	78ba      	ldrb	r2, [r7, #2]
 80110d8:	701a      	strb	r2, [r3, #0]
 80110da:	e008      	b.n	80110ee <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80110dc:	78fb      	ldrb	r3, [r7, #3]
 80110de:	68fa      	ldr	r2, [r7, #12]
 80110e0:	212c      	movs	r1, #44	; 0x2c
 80110e2:	fb01 f303 	mul.w	r3, r1, r3
 80110e6:	4413      	add	r3, r2
 80110e8:	3355      	adds	r3, #85	; 0x55
 80110ea:	78ba      	ldrb	r2, [r7, #2]
 80110ec:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80110ee:	2300      	movs	r3, #0
}
 80110f0:	4618      	mov	r0, r3
 80110f2:	3714      	adds	r7, #20
 80110f4:	46bd      	mov	sp, r7
 80110f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110fa:	4770      	bx	lr

080110fc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b082      	sub	sp, #8
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011104:	6878      	ldr	r0, [r7, #4]
 8011106:	f7f3 fa61 	bl	80045cc <HAL_Delay>
}
 801110a:	bf00      	nop
 801110c:	3708      	adds	r7, #8
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
	...

08011114 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011114:	b480      	push	{r7}
 8011116:	b085      	sub	sp, #20
 8011118:	af00      	add	r7, sp, #0
 801111a:	4603      	mov	r3, r0
 801111c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801111e:	2300      	movs	r3, #0
 8011120:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011122:	79fb      	ldrb	r3, [r7, #7]
 8011124:	2b03      	cmp	r3, #3
 8011126:	d817      	bhi.n	8011158 <USBH_Get_USB_Status+0x44>
 8011128:	a201      	add	r2, pc, #4	; (adr r2, 8011130 <USBH_Get_USB_Status+0x1c>)
 801112a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801112e:	bf00      	nop
 8011130:	08011141 	.word	0x08011141
 8011134:	08011147 	.word	0x08011147
 8011138:	0801114d 	.word	0x0801114d
 801113c:	08011153 	.word	0x08011153
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8011140:	2300      	movs	r3, #0
 8011142:	73fb      	strb	r3, [r7, #15]
    break;
 8011144:	e00b      	b.n	801115e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8011146:	2302      	movs	r3, #2
 8011148:	73fb      	strb	r3, [r7, #15]
    break;
 801114a:	e008      	b.n	801115e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801114c:	2301      	movs	r3, #1
 801114e:	73fb      	strb	r3, [r7, #15]
    break;
 8011150:	e005      	b.n	801115e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8011152:	2302      	movs	r3, #2
 8011154:	73fb      	strb	r3, [r7, #15]
    break;
 8011156:	e002      	b.n	801115e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8011158:	2302      	movs	r3, #2
 801115a:	73fb      	strb	r3, [r7, #15]
    break;
 801115c:	bf00      	nop
  }
  return usb_status;
 801115e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011160:	4618      	mov	r0, r3
 8011162:	3714      	adds	r7, #20
 8011164:	46bd      	mov	sp, r7
 8011166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116a:	4770      	bx	lr

0801116c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b084      	sub	sp, #16
 8011170:	af00      	add	r7, sp, #0
 8011172:	4603      	mov	r3, r0
 8011174:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8011176:	79fb      	ldrb	r3, [r7, #7]
 8011178:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801117a:	79fb      	ldrb	r3, [r7, #7]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d102      	bne.n	8011186 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8011180:	2300      	movs	r3, #0
 8011182:	73fb      	strb	r3, [r7, #15]
 8011184:	e001      	b.n	801118a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8011186:	2301      	movs	r3, #1
 8011188:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 801118a:	7bfb      	ldrb	r3, [r7, #15]
 801118c:	461a      	mov	r2, r3
 801118e:	2101      	movs	r1, #1
 8011190:	4803      	ldr	r0, [pc, #12]	; (80111a0 <MX_DriverVbusFS+0x34>)
 8011192:	f7f4 f8ef 	bl	8005374 <HAL_GPIO_WritePin>
}
 8011196:	bf00      	nop
 8011198:	3710      	adds	r7, #16
 801119a:	46bd      	mov	sp, r7
 801119c:	bd80      	pop	{r7, pc}
 801119e:	bf00      	nop
 80111a0:	40020800 	.word	0x40020800

080111a4 <__errno>:
 80111a4:	4b01      	ldr	r3, [pc, #4]	; (80111ac <__errno+0x8>)
 80111a6:	6818      	ldr	r0, [r3, #0]
 80111a8:	4770      	bx	lr
 80111aa:	bf00      	nop
 80111ac:	2000005c 	.word	0x2000005c

080111b0 <__libc_init_array>:
 80111b0:	b570      	push	{r4, r5, r6, lr}
 80111b2:	4d0d      	ldr	r5, [pc, #52]	; (80111e8 <__libc_init_array+0x38>)
 80111b4:	4c0d      	ldr	r4, [pc, #52]	; (80111ec <__libc_init_array+0x3c>)
 80111b6:	1b64      	subs	r4, r4, r5
 80111b8:	10a4      	asrs	r4, r4, #2
 80111ba:	2600      	movs	r6, #0
 80111bc:	42a6      	cmp	r6, r4
 80111be:	d109      	bne.n	80111d4 <__libc_init_array+0x24>
 80111c0:	4d0b      	ldr	r5, [pc, #44]	; (80111f0 <__libc_init_array+0x40>)
 80111c2:	4c0c      	ldr	r4, [pc, #48]	; (80111f4 <__libc_init_array+0x44>)
 80111c4:	f000 fcae 	bl	8011b24 <_init>
 80111c8:	1b64      	subs	r4, r4, r5
 80111ca:	10a4      	asrs	r4, r4, #2
 80111cc:	2600      	movs	r6, #0
 80111ce:	42a6      	cmp	r6, r4
 80111d0:	d105      	bne.n	80111de <__libc_init_array+0x2e>
 80111d2:	bd70      	pop	{r4, r5, r6, pc}
 80111d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80111d8:	4798      	blx	r3
 80111da:	3601      	adds	r6, #1
 80111dc:	e7ee      	b.n	80111bc <__libc_init_array+0xc>
 80111de:	f855 3b04 	ldr.w	r3, [r5], #4
 80111e2:	4798      	blx	r3
 80111e4:	3601      	adds	r6, #1
 80111e6:	e7f2      	b.n	80111ce <__libc_init_array+0x1e>
 80111e8:	08012128 	.word	0x08012128
 80111ec:	08012128 	.word	0x08012128
 80111f0:	08012128 	.word	0x08012128
 80111f4:	0801212c 	.word	0x0801212c

080111f8 <malloc>:
 80111f8:	4b02      	ldr	r3, [pc, #8]	; (8011204 <malloc+0xc>)
 80111fa:	4601      	mov	r1, r0
 80111fc:	6818      	ldr	r0, [r3, #0]
 80111fe:	f000 b87f 	b.w	8011300 <_malloc_r>
 8011202:	bf00      	nop
 8011204:	2000005c 	.word	0x2000005c

08011208 <free>:
 8011208:	4b02      	ldr	r3, [pc, #8]	; (8011214 <free+0xc>)
 801120a:	4601      	mov	r1, r0
 801120c:	6818      	ldr	r0, [r3, #0]
 801120e:	f000 b80b 	b.w	8011228 <_free_r>
 8011212:	bf00      	nop
 8011214:	2000005c 	.word	0x2000005c

08011218 <memset>:
 8011218:	4402      	add	r2, r0
 801121a:	4603      	mov	r3, r0
 801121c:	4293      	cmp	r3, r2
 801121e:	d100      	bne.n	8011222 <memset+0xa>
 8011220:	4770      	bx	lr
 8011222:	f803 1b01 	strb.w	r1, [r3], #1
 8011226:	e7f9      	b.n	801121c <memset+0x4>

08011228 <_free_r>:
 8011228:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801122a:	2900      	cmp	r1, #0
 801122c:	d044      	beq.n	80112b8 <_free_r+0x90>
 801122e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011232:	9001      	str	r0, [sp, #4]
 8011234:	2b00      	cmp	r3, #0
 8011236:	f1a1 0404 	sub.w	r4, r1, #4
 801123a:	bfb8      	it	lt
 801123c:	18e4      	addlt	r4, r4, r3
 801123e:	f000 f913 	bl	8011468 <__malloc_lock>
 8011242:	4a1e      	ldr	r2, [pc, #120]	; (80112bc <_free_r+0x94>)
 8011244:	9801      	ldr	r0, [sp, #4]
 8011246:	6813      	ldr	r3, [r2, #0]
 8011248:	b933      	cbnz	r3, 8011258 <_free_r+0x30>
 801124a:	6063      	str	r3, [r4, #4]
 801124c:	6014      	str	r4, [r2, #0]
 801124e:	b003      	add	sp, #12
 8011250:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011254:	f000 b90e 	b.w	8011474 <__malloc_unlock>
 8011258:	42a3      	cmp	r3, r4
 801125a:	d908      	bls.n	801126e <_free_r+0x46>
 801125c:	6825      	ldr	r5, [r4, #0]
 801125e:	1961      	adds	r1, r4, r5
 8011260:	428b      	cmp	r3, r1
 8011262:	bf01      	itttt	eq
 8011264:	6819      	ldreq	r1, [r3, #0]
 8011266:	685b      	ldreq	r3, [r3, #4]
 8011268:	1949      	addeq	r1, r1, r5
 801126a:	6021      	streq	r1, [r4, #0]
 801126c:	e7ed      	b.n	801124a <_free_r+0x22>
 801126e:	461a      	mov	r2, r3
 8011270:	685b      	ldr	r3, [r3, #4]
 8011272:	b10b      	cbz	r3, 8011278 <_free_r+0x50>
 8011274:	42a3      	cmp	r3, r4
 8011276:	d9fa      	bls.n	801126e <_free_r+0x46>
 8011278:	6811      	ldr	r1, [r2, #0]
 801127a:	1855      	adds	r5, r2, r1
 801127c:	42a5      	cmp	r5, r4
 801127e:	d10b      	bne.n	8011298 <_free_r+0x70>
 8011280:	6824      	ldr	r4, [r4, #0]
 8011282:	4421      	add	r1, r4
 8011284:	1854      	adds	r4, r2, r1
 8011286:	42a3      	cmp	r3, r4
 8011288:	6011      	str	r1, [r2, #0]
 801128a:	d1e0      	bne.n	801124e <_free_r+0x26>
 801128c:	681c      	ldr	r4, [r3, #0]
 801128e:	685b      	ldr	r3, [r3, #4]
 8011290:	6053      	str	r3, [r2, #4]
 8011292:	4421      	add	r1, r4
 8011294:	6011      	str	r1, [r2, #0]
 8011296:	e7da      	b.n	801124e <_free_r+0x26>
 8011298:	d902      	bls.n	80112a0 <_free_r+0x78>
 801129a:	230c      	movs	r3, #12
 801129c:	6003      	str	r3, [r0, #0]
 801129e:	e7d6      	b.n	801124e <_free_r+0x26>
 80112a0:	6825      	ldr	r5, [r4, #0]
 80112a2:	1961      	adds	r1, r4, r5
 80112a4:	428b      	cmp	r3, r1
 80112a6:	bf04      	itt	eq
 80112a8:	6819      	ldreq	r1, [r3, #0]
 80112aa:	685b      	ldreq	r3, [r3, #4]
 80112ac:	6063      	str	r3, [r4, #4]
 80112ae:	bf04      	itt	eq
 80112b0:	1949      	addeq	r1, r1, r5
 80112b2:	6021      	streq	r1, [r4, #0]
 80112b4:	6054      	str	r4, [r2, #4]
 80112b6:	e7ca      	b.n	801124e <_free_r+0x26>
 80112b8:	b003      	add	sp, #12
 80112ba:	bd30      	pop	{r4, r5, pc}
 80112bc:	2000395c 	.word	0x2000395c

080112c0 <sbrk_aligned>:
 80112c0:	b570      	push	{r4, r5, r6, lr}
 80112c2:	4e0e      	ldr	r6, [pc, #56]	; (80112fc <sbrk_aligned+0x3c>)
 80112c4:	460c      	mov	r4, r1
 80112c6:	6831      	ldr	r1, [r6, #0]
 80112c8:	4605      	mov	r5, r0
 80112ca:	b911      	cbnz	r1, 80112d2 <sbrk_aligned+0x12>
 80112cc:	f000 f88c 	bl	80113e8 <_sbrk_r>
 80112d0:	6030      	str	r0, [r6, #0]
 80112d2:	4621      	mov	r1, r4
 80112d4:	4628      	mov	r0, r5
 80112d6:	f000 f887 	bl	80113e8 <_sbrk_r>
 80112da:	1c43      	adds	r3, r0, #1
 80112dc:	d00a      	beq.n	80112f4 <sbrk_aligned+0x34>
 80112de:	1cc4      	adds	r4, r0, #3
 80112e0:	f024 0403 	bic.w	r4, r4, #3
 80112e4:	42a0      	cmp	r0, r4
 80112e6:	d007      	beq.n	80112f8 <sbrk_aligned+0x38>
 80112e8:	1a21      	subs	r1, r4, r0
 80112ea:	4628      	mov	r0, r5
 80112ec:	f000 f87c 	bl	80113e8 <_sbrk_r>
 80112f0:	3001      	adds	r0, #1
 80112f2:	d101      	bne.n	80112f8 <sbrk_aligned+0x38>
 80112f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80112f8:	4620      	mov	r0, r4
 80112fa:	bd70      	pop	{r4, r5, r6, pc}
 80112fc:	20003960 	.word	0x20003960

08011300 <_malloc_r>:
 8011300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011304:	1ccd      	adds	r5, r1, #3
 8011306:	f025 0503 	bic.w	r5, r5, #3
 801130a:	3508      	adds	r5, #8
 801130c:	2d0c      	cmp	r5, #12
 801130e:	bf38      	it	cc
 8011310:	250c      	movcc	r5, #12
 8011312:	2d00      	cmp	r5, #0
 8011314:	4607      	mov	r7, r0
 8011316:	db01      	blt.n	801131c <_malloc_r+0x1c>
 8011318:	42a9      	cmp	r1, r5
 801131a:	d905      	bls.n	8011328 <_malloc_r+0x28>
 801131c:	230c      	movs	r3, #12
 801131e:	603b      	str	r3, [r7, #0]
 8011320:	2600      	movs	r6, #0
 8011322:	4630      	mov	r0, r6
 8011324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011328:	4e2e      	ldr	r6, [pc, #184]	; (80113e4 <_malloc_r+0xe4>)
 801132a:	f000 f89d 	bl	8011468 <__malloc_lock>
 801132e:	6833      	ldr	r3, [r6, #0]
 8011330:	461c      	mov	r4, r3
 8011332:	bb34      	cbnz	r4, 8011382 <_malloc_r+0x82>
 8011334:	4629      	mov	r1, r5
 8011336:	4638      	mov	r0, r7
 8011338:	f7ff ffc2 	bl	80112c0 <sbrk_aligned>
 801133c:	1c43      	adds	r3, r0, #1
 801133e:	4604      	mov	r4, r0
 8011340:	d14d      	bne.n	80113de <_malloc_r+0xde>
 8011342:	6834      	ldr	r4, [r6, #0]
 8011344:	4626      	mov	r6, r4
 8011346:	2e00      	cmp	r6, #0
 8011348:	d140      	bne.n	80113cc <_malloc_r+0xcc>
 801134a:	6823      	ldr	r3, [r4, #0]
 801134c:	4631      	mov	r1, r6
 801134e:	4638      	mov	r0, r7
 8011350:	eb04 0803 	add.w	r8, r4, r3
 8011354:	f000 f848 	bl	80113e8 <_sbrk_r>
 8011358:	4580      	cmp	r8, r0
 801135a:	d13a      	bne.n	80113d2 <_malloc_r+0xd2>
 801135c:	6821      	ldr	r1, [r4, #0]
 801135e:	3503      	adds	r5, #3
 8011360:	1a6d      	subs	r5, r5, r1
 8011362:	f025 0503 	bic.w	r5, r5, #3
 8011366:	3508      	adds	r5, #8
 8011368:	2d0c      	cmp	r5, #12
 801136a:	bf38      	it	cc
 801136c:	250c      	movcc	r5, #12
 801136e:	4629      	mov	r1, r5
 8011370:	4638      	mov	r0, r7
 8011372:	f7ff ffa5 	bl	80112c0 <sbrk_aligned>
 8011376:	3001      	adds	r0, #1
 8011378:	d02b      	beq.n	80113d2 <_malloc_r+0xd2>
 801137a:	6823      	ldr	r3, [r4, #0]
 801137c:	442b      	add	r3, r5
 801137e:	6023      	str	r3, [r4, #0]
 8011380:	e00e      	b.n	80113a0 <_malloc_r+0xa0>
 8011382:	6822      	ldr	r2, [r4, #0]
 8011384:	1b52      	subs	r2, r2, r5
 8011386:	d41e      	bmi.n	80113c6 <_malloc_r+0xc6>
 8011388:	2a0b      	cmp	r2, #11
 801138a:	d916      	bls.n	80113ba <_malloc_r+0xba>
 801138c:	1961      	adds	r1, r4, r5
 801138e:	42a3      	cmp	r3, r4
 8011390:	6025      	str	r5, [r4, #0]
 8011392:	bf18      	it	ne
 8011394:	6059      	strne	r1, [r3, #4]
 8011396:	6863      	ldr	r3, [r4, #4]
 8011398:	bf08      	it	eq
 801139a:	6031      	streq	r1, [r6, #0]
 801139c:	5162      	str	r2, [r4, r5]
 801139e:	604b      	str	r3, [r1, #4]
 80113a0:	4638      	mov	r0, r7
 80113a2:	f104 060b 	add.w	r6, r4, #11
 80113a6:	f000 f865 	bl	8011474 <__malloc_unlock>
 80113aa:	f026 0607 	bic.w	r6, r6, #7
 80113ae:	1d23      	adds	r3, r4, #4
 80113b0:	1af2      	subs	r2, r6, r3
 80113b2:	d0b6      	beq.n	8011322 <_malloc_r+0x22>
 80113b4:	1b9b      	subs	r3, r3, r6
 80113b6:	50a3      	str	r3, [r4, r2]
 80113b8:	e7b3      	b.n	8011322 <_malloc_r+0x22>
 80113ba:	6862      	ldr	r2, [r4, #4]
 80113bc:	42a3      	cmp	r3, r4
 80113be:	bf0c      	ite	eq
 80113c0:	6032      	streq	r2, [r6, #0]
 80113c2:	605a      	strne	r2, [r3, #4]
 80113c4:	e7ec      	b.n	80113a0 <_malloc_r+0xa0>
 80113c6:	4623      	mov	r3, r4
 80113c8:	6864      	ldr	r4, [r4, #4]
 80113ca:	e7b2      	b.n	8011332 <_malloc_r+0x32>
 80113cc:	4634      	mov	r4, r6
 80113ce:	6876      	ldr	r6, [r6, #4]
 80113d0:	e7b9      	b.n	8011346 <_malloc_r+0x46>
 80113d2:	230c      	movs	r3, #12
 80113d4:	603b      	str	r3, [r7, #0]
 80113d6:	4638      	mov	r0, r7
 80113d8:	f000 f84c 	bl	8011474 <__malloc_unlock>
 80113dc:	e7a1      	b.n	8011322 <_malloc_r+0x22>
 80113de:	6025      	str	r5, [r4, #0]
 80113e0:	e7de      	b.n	80113a0 <_malloc_r+0xa0>
 80113e2:	bf00      	nop
 80113e4:	2000395c 	.word	0x2000395c

080113e8 <_sbrk_r>:
 80113e8:	b538      	push	{r3, r4, r5, lr}
 80113ea:	4d06      	ldr	r5, [pc, #24]	; (8011404 <_sbrk_r+0x1c>)
 80113ec:	2300      	movs	r3, #0
 80113ee:	4604      	mov	r4, r0
 80113f0:	4608      	mov	r0, r1
 80113f2:	602b      	str	r3, [r5, #0]
 80113f4:	f7f2 fc56 	bl	8003ca4 <_sbrk>
 80113f8:	1c43      	adds	r3, r0, #1
 80113fa:	d102      	bne.n	8011402 <_sbrk_r+0x1a>
 80113fc:	682b      	ldr	r3, [r5, #0]
 80113fe:	b103      	cbz	r3, 8011402 <_sbrk_r+0x1a>
 8011400:	6023      	str	r3, [r4, #0]
 8011402:	bd38      	pop	{r3, r4, r5, pc}
 8011404:	20003964 	.word	0x20003964

08011408 <siprintf>:
 8011408:	b40e      	push	{r1, r2, r3}
 801140a:	b500      	push	{lr}
 801140c:	b09c      	sub	sp, #112	; 0x70
 801140e:	ab1d      	add	r3, sp, #116	; 0x74
 8011410:	9002      	str	r0, [sp, #8]
 8011412:	9006      	str	r0, [sp, #24]
 8011414:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011418:	4809      	ldr	r0, [pc, #36]	; (8011440 <siprintf+0x38>)
 801141a:	9107      	str	r1, [sp, #28]
 801141c:	9104      	str	r1, [sp, #16]
 801141e:	4909      	ldr	r1, [pc, #36]	; (8011444 <siprintf+0x3c>)
 8011420:	f853 2b04 	ldr.w	r2, [r3], #4
 8011424:	9105      	str	r1, [sp, #20]
 8011426:	6800      	ldr	r0, [r0, #0]
 8011428:	9301      	str	r3, [sp, #4]
 801142a:	a902      	add	r1, sp, #8
 801142c:	f000 f884 	bl	8011538 <_svfiprintf_r>
 8011430:	9b02      	ldr	r3, [sp, #8]
 8011432:	2200      	movs	r2, #0
 8011434:	701a      	strb	r2, [r3, #0]
 8011436:	b01c      	add	sp, #112	; 0x70
 8011438:	f85d eb04 	ldr.w	lr, [sp], #4
 801143c:	b003      	add	sp, #12
 801143e:	4770      	bx	lr
 8011440:	2000005c 	.word	0x2000005c
 8011444:	ffff0208 	.word	0xffff0208

08011448 <strcat>:
 8011448:	b510      	push	{r4, lr}
 801144a:	4602      	mov	r2, r0
 801144c:	7814      	ldrb	r4, [r2, #0]
 801144e:	4613      	mov	r3, r2
 8011450:	3201      	adds	r2, #1
 8011452:	2c00      	cmp	r4, #0
 8011454:	d1fa      	bne.n	801144c <strcat+0x4>
 8011456:	3b01      	subs	r3, #1
 8011458:	f811 2b01 	ldrb.w	r2, [r1], #1
 801145c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011460:	2a00      	cmp	r2, #0
 8011462:	d1f9      	bne.n	8011458 <strcat+0x10>
 8011464:	bd10      	pop	{r4, pc}
	...

08011468 <__malloc_lock>:
 8011468:	4801      	ldr	r0, [pc, #4]	; (8011470 <__malloc_lock+0x8>)
 801146a:	f000 baf9 	b.w	8011a60 <__retarget_lock_acquire_recursive>
 801146e:	bf00      	nop
 8011470:	20003968 	.word	0x20003968

08011474 <__malloc_unlock>:
 8011474:	4801      	ldr	r0, [pc, #4]	; (801147c <__malloc_unlock+0x8>)
 8011476:	f000 baf4 	b.w	8011a62 <__retarget_lock_release_recursive>
 801147a:	bf00      	nop
 801147c:	20003968 	.word	0x20003968

08011480 <__ssputs_r>:
 8011480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011484:	688e      	ldr	r6, [r1, #8]
 8011486:	429e      	cmp	r6, r3
 8011488:	4682      	mov	sl, r0
 801148a:	460c      	mov	r4, r1
 801148c:	4690      	mov	r8, r2
 801148e:	461f      	mov	r7, r3
 8011490:	d838      	bhi.n	8011504 <__ssputs_r+0x84>
 8011492:	898a      	ldrh	r2, [r1, #12]
 8011494:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011498:	d032      	beq.n	8011500 <__ssputs_r+0x80>
 801149a:	6825      	ldr	r5, [r4, #0]
 801149c:	6909      	ldr	r1, [r1, #16]
 801149e:	eba5 0901 	sub.w	r9, r5, r1
 80114a2:	6965      	ldr	r5, [r4, #20]
 80114a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80114a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80114ac:	3301      	adds	r3, #1
 80114ae:	444b      	add	r3, r9
 80114b0:	106d      	asrs	r5, r5, #1
 80114b2:	429d      	cmp	r5, r3
 80114b4:	bf38      	it	cc
 80114b6:	461d      	movcc	r5, r3
 80114b8:	0553      	lsls	r3, r2, #21
 80114ba:	d531      	bpl.n	8011520 <__ssputs_r+0xa0>
 80114bc:	4629      	mov	r1, r5
 80114be:	f7ff ff1f 	bl	8011300 <_malloc_r>
 80114c2:	4606      	mov	r6, r0
 80114c4:	b950      	cbnz	r0, 80114dc <__ssputs_r+0x5c>
 80114c6:	230c      	movs	r3, #12
 80114c8:	f8ca 3000 	str.w	r3, [sl]
 80114cc:	89a3      	ldrh	r3, [r4, #12]
 80114ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114d2:	81a3      	strh	r3, [r4, #12]
 80114d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80114d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114dc:	6921      	ldr	r1, [r4, #16]
 80114de:	464a      	mov	r2, r9
 80114e0:	f000 fac0 	bl	8011a64 <memcpy>
 80114e4:	89a3      	ldrh	r3, [r4, #12]
 80114e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80114ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114ee:	81a3      	strh	r3, [r4, #12]
 80114f0:	6126      	str	r6, [r4, #16]
 80114f2:	6165      	str	r5, [r4, #20]
 80114f4:	444e      	add	r6, r9
 80114f6:	eba5 0509 	sub.w	r5, r5, r9
 80114fa:	6026      	str	r6, [r4, #0]
 80114fc:	60a5      	str	r5, [r4, #8]
 80114fe:	463e      	mov	r6, r7
 8011500:	42be      	cmp	r6, r7
 8011502:	d900      	bls.n	8011506 <__ssputs_r+0x86>
 8011504:	463e      	mov	r6, r7
 8011506:	6820      	ldr	r0, [r4, #0]
 8011508:	4632      	mov	r2, r6
 801150a:	4641      	mov	r1, r8
 801150c:	f000 fab8 	bl	8011a80 <memmove>
 8011510:	68a3      	ldr	r3, [r4, #8]
 8011512:	1b9b      	subs	r3, r3, r6
 8011514:	60a3      	str	r3, [r4, #8]
 8011516:	6823      	ldr	r3, [r4, #0]
 8011518:	4433      	add	r3, r6
 801151a:	6023      	str	r3, [r4, #0]
 801151c:	2000      	movs	r0, #0
 801151e:	e7db      	b.n	80114d8 <__ssputs_r+0x58>
 8011520:	462a      	mov	r2, r5
 8011522:	f000 fac7 	bl	8011ab4 <_realloc_r>
 8011526:	4606      	mov	r6, r0
 8011528:	2800      	cmp	r0, #0
 801152a:	d1e1      	bne.n	80114f0 <__ssputs_r+0x70>
 801152c:	6921      	ldr	r1, [r4, #16]
 801152e:	4650      	mov	r0, sl
 8011530:	f7ff fe7a 	bl	8011228 <_free_r>
 8011534:	e7c7      	b.n	80114c6 <__ssputs_r+0x46>
	...

08011538 <_svfiprintf_r>:
 8011538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801153c:	4698      	mov	r8, r3
 801153e:	898b      	ldrh	r3, [r1, #12]
 8011540:	061b      	lsls	r3, r3, #24
 8011542:	b09d      	sub	sp, #116	; 0x74
 8011544:	4607      	mov	r7, r0
 8011546:	460d      	mov	r5, r1
 8011548:	4614      	mov	r4, r2
 801154a:	d50e      	bpl.n	801156a <_svfiprintf_r+0x32>
 801154c:	690b      	ldr	r3, [r1, #16]
 801154e:	b963      	cbnz	r3, 801156a <_svfiprintf_r+0x32>
 8011550:	2140      	movs	r1, #64	; 0x40
 8011552:	f7ff fed5 	bl	8011300 <_malloc_r>
 8011556:	6028      	str	r0, [r5, #0]
 8011558:	6128      	str	r0, [r5, #16]
 801155a:	b920      	cbnz	r0, 8011566 <_svfiprintf_r+0x2e>
 801155c:	230c      	movs	r3, #12
 801155e:	603b      	str	r3, [r7, #0]
 8011560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011564:	e0d1      	b.n	801170a <_svfiprintf_r+0x1d2>
 8011566:	2340      	movs	r3, #64	; 0x40
 8011568:	616b      	str	r3, [r5, #20]
 801156a:	2300      	movs	r3, #0
 801156c:	9309      	str	r3, [sp, #36]	; 0x24
 801156e:	2320      	movs	r3, #32
 8011570:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011574:	f8cd 800c 	str.w	r8, [sp, #12]
 8011578:	2330      	movs	r3, #48	; 0x30
 801157a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011724 <_svfiprintf_r+0x1ec>
 801157e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011582:	f04f 0901 	mov.w	r9, #1
 8011586:	4623      	mov	r3, r4
 8011588:	469a      	mov	sl, r3
 801158a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801158e:	b10a      	cbz	r2, 8011594 <_svfiprintf_r+0x5c>
 8011590:	2a25      	cmp	r2, #37	; 0x25
 8011592:	d1f9      	bne.n	8011588 <_svfiprintf_r+0x50>
 8011594:	ebba 0b04 	subs.w	fp, sl, r4
 8011598:	d00b      	beq.n	80115b2 <_svfiprintf_r+0x7a>
 801159a:	465b      	mov	r3, fp
 801159c:	4622      	mov	r2, r4
 801159e:	4629      	mov	r1, r5
 80115a0:	4638      	mov	r0, r7
 80115a2:	f7ff ff6d 	bl	8011480 <__ssputs_r>
 80115a6:	3001      	adds	r0, #1
 80115a8:	f000 80aa 	beq.w	8011700 <_svfiprintf_r+0x1c8>
 80115ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80115ae:	445a      	add	r2, fp
 80115b0:	9209      	str	r2, [sp, #36]	; 0x24
 80115b2:	f89a 3000 	ldrb.w	r3, [sl]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	f000 80a2 	beq.w	8011700 <_svfiprintf_r+0x1c8>
 80115bc:	2300      	movs	r3, #0
 80115be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80115c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115c6:	f10a 0a01 	add.w	sl, sl, #1
 80115ca:	9304      	str	r3, [sp, #16]
 80115cc:	9307      	str	r3, [sp, #28]
 80115ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80115d2:	931a      	str	r3, [sp, #104]	; 0x68
 80115d4:	4654      	mov	r4, sl
 80115d6:	2205      	movs	r2, #5
 80115d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115dc:	4851      	ldr	r0, [pc, #324]	; (8011724 <_svfiprintf_r+0x1ec>)
 80115de:	f7ee fdff 	bl	80001e0 <memchr>
 80115e2:	9a04      	ldr	r2, [sp, #16]
 80115e4:	b9d8      	cbnz	r0, 801161e <_svfiprintf_r+0xe6>
 80115e6:	06d0      	lsls	r0, r2, #27
 80115e8:	bf44      	itt	mi
 80115ea:	2320      	movmi	r3, #32
 80115ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80115f0:	0711      	lsls	r1, r2, #28
 80115f2:	bf44      	itt	mi
 80115f4:	232b      	movmi	r3, #43	; 0x2b
 80115f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80115fa:	f89a 3000 	ldrb.w	r3, [sl]
 80115fe:	2b2a      	cmp	r3, #42	; 0x2a
 8011600:	d015      	beq.n	801162e <_svfiprintf_r+0xf6>
 8011602:	9a07      	ldr	r2, [sp, #28]
 8011604:	4654      	mov	r4, sl
 8011606:	2000      	movs	r0, #0
 8011608:	f04f 0c0a 	mov.w	ip, #10
 801160c:	4621      	mov	r1, r4
 801160e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011612:	3b30      	subs	r3, #48	; 0x30
 8011614:	2b09      	cmp	r3, #9
 8011616:	d94e      	bls.n	80116b6 <_svfiprintf_r+0x17e>
 8011618:	b1b0      	cbz	r0, 8011648 <_svfiprintf_r+0x110>
 801161a:	9207      	str	r2, [sp, #28]
 801161c:	e014      	b.n	8011648 <_svfiprintf_r+0x110>
 801161e:	eba0 0308 	sub.w	r3, r0, r8
 8011622:	fa09 f303 	lsl.w	r3, r9, r3
 8011626:	4313      	orrs	r3, r2
 8011628:	9304      	str	r3, [sp, #16]
 801162a:	46a2      	mov	sl, r4
 801162c:	e7d2      	b.n	80115d4 <_svfiprintf_r+0x9c>
 801162e:	9b03      	ldr	r3, [sp, #12]
 8011630:	1d19      	adds	r1, r3, #4
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	9103      	str	r1, [sp, #12]
 8011636:	2b00      	cmp	r3, #0
 8011638:	bfbb      	ittet	lt
 801163a:	425b      	neglt	r3, r3
 801163c:	f042 0202 	orrlt.w	r2, r2, #2
 8011640:	9307      	strge	r3, [sp, #28]
 8011642:	9307      	strlt	r3, [sp, #28]
 8011644:	bfb8      	it	lt
 8011646:	9204      	strlt	r2, [sp, #16]
 8011648:	7823      	ldrb	r3, [r4, #0]
 801164a:	2b2e      	cmp	r3, #46	; 0x2e
 801164c:	d10c      	bne.n	8011668 <_svfiprintf_r+0x130>
 801164e:	7863      	ldrb	r3, [r4, #1]
 8011650:	2b2a      	cmp	r3, #42	; 0x2a
 8011652:	d135      	bne.n	80116c0 <_svfiprintf_r+0x188>
 8011654:	9b03      	ldr	r3, [sp, #12]
 8011656:	1d1a      	adds	r2, r3, #4
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	9203      	str	r2, [sp, #12]
 801165c:	2b00      	cmp	r3, #0
 801165e:	bfb8      	it	lt
 8011660:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011664:	3402      	adds	r4, #2
 8011666:	9305      	str	r3, [sp, #20]
 8011668:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011734 <_svfiprintf_r+0x1fc>
 801166c:	7821      	ldrb	r1, [r4, #0]
 801166e:	2203      	movs	r2, #3
 8011670:	4650      	mov	r0, sl
 8011672:	f7ee fdb5 	bl	80001e0 <memchr>
 8011676:	b140      	cbz	r0, 801168a <_svfiprintf_r+0x152>
 8011678:	2340      	movs	r3, #64	; 0x40
 801167a:	eba0 000a 	sub.w	r0, r0, sl
 801167e:	fa03 f000 	lsl.w	r0, r3, r0
 8011682:	9b04      	ldr	r3, [sp, #16]
 8011684:	4303      	orrs	r3, r0
 8011686:	3401      	adds	r4, #1
 8011688:	9304      	str	r3, [sp, #16]
 801168a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801168e:	4826      	ldr	r0, [pc, #152]	; (8011728 <_svfiprintf_r+0x1f0>)
 8011690:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011694:	2206      	movs	r2, #6
 8011696:	f7ee fda3 	bl	80001e0 <memchr>
 801169a:	2800      	cmp	r0, #0
 801169c:	d038      	beq.n	8011710 <_svfiprintf_r+0x1d8>
 801169e:	4b23      	ldr	r3, [pc, #140]	; (801172c <_svfiprintf_r+0x1f4>)
 80116a0:	bb1b      	cbnz	r3, 80116ea <_svfiprintf_r+0x1b2>
 80116a2:	9b03      	ldr	r3, [sp, #12]
 80116a4:	3307      	adds	r3, #7
 80116a6:	f023 0307 	bic.w	r3, r3, #7
 80116aa:	3308      	adds	r3, #8
 80116ac:	9303      	str	r3, [sp, #12]
 80116ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116b0:	4433      	add	r3, r6
 80116b2:	9309      	str	r3, [sp, #36]	; 0x24
 80116b4:	e767      	b.n	8011586 <_svfiprintf_r+0x4e>
 80116b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80116ba:	460c      	mov	r4, r1
 80116bc:	2001      	movs	r0, #1
 80116be:	e7a5      	b.n	801160c <_svfiprintf_r+0xd4>
 80116c0:	2300      	movs	r3, #0
 80116c2:	3401      	adds	r4, #1
 80116c4:	9305      	str	r3, [sp, #20]
 80116c6:	4619      	mov	r1, r3
 80116c8:	f04f 0c0a 	mov.w	ip, #10
 80116cc:	4620      	mov	r0, r4
 80116ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116d2:	3a30      	subs	r2, #48	; 0x30
 80116d4:	2a09      	cmp	r2, #9
 80116d6:	d903      	bls.n	80116e0 <_svfiprintf_r+0x1a8>
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d0c5      	beq.n	8011668 <_svfiprintf_r+0x130>
 80116dc:	9105      	str	r1, [sp, #20]
 80116de:	e7c3      	b.n	8011668 <_svfiprintf_r+0x130>
 80116e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80116e4:	4604      	mov	r4, r0
 80116e6:	2301      	movs	r3, #1
 80116e8:	e7f0      	b.n	80116cc <_svfiprintf_r+0x194>
 80116ea:	ab03      	add	r3, sp, #12
 80116ec:	9300      	str	r3, [sp, #0]
 80116ee:	462a      	mov	r2, r5
 80116f0:	4b0f      	ldr	r3, [pc, #60]	; (8011730 <_svfiprintf_r+0x1f8>)
 80116f2:	a904      	add	r1, sp, #16
 80116f4:	4638      	mov	r0, r7
 80116f6:	f3af 8000 	nop.w
 80116fa:	1c42      	adds	r2, r0, #1
 80116fc:	4606      	mov	r6, r0
 80116fe:	d1d6      	bne.n	80116ae <_svfiprintf_r+0x176>
 8011700:	89ab      	ldrh	r3, [r5, #12]
 8011702:	065b      	lsls	r3, r3, #25
 8011704:	f53f af2c 	bmi.w	8011560 <_svfiprintf_r+0x28>
 8011708:	9809      	ldr	r0, [sp, #36]	; 0x24
 801170a:	b01d      	add	sp, #116	; 0x74
 801170c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011710:	ab03      	add	r3, sp, #12
 8011712:	9300      	str	r3, [sp, #0]
 8011714:	462a      	mov	r2, r5
 8011716:	4b06      	ldr	r3, [pc, #24]	; (8011730 <_svfiprintf_r+0x1f8>)
 8011718:	a904      	add	r1, sp, #16
 801171a:	4638      	mov	r0, r7
 801171c:	f000 f87a 	bl	8011814 <_printf_i>
 8011720:	e7eb      	b.n	80116fa <_svfiprintf_r+0x1c2>
 8011722:	bf00      	nop
 8011724:	080120ec 	.word	0x080120ec
 8011728:	080120f6 	.word	0x080120f6
 801172c:	00000000 	.word	0x00000000
 8011730:	08011481 	.word	0x08011481
 8011734:	080120f2 	.word	0x080120f2

08011738 <_printf_common>:
 8011738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801173c:	4616      	mov	r6, r2
 801173e:	4699      	mov	r9, r3
 8011740:	688a      	ldr	r2, [r1, #8]
 8011742:	690b      	ldr	r3, [r1, #16]
 8011744:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011748:	4293      	cmp	r3, r2
 801174a:	bfb8      	it	lt
 801174c:	4613      	movlt	r3, r2
 801174e:	6033      	str	r3, [r6, #0]
 8011750:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011754:	4607      	mov	r7, r0
 8011756:	460c      	mov	r4, r1
 8011758:	b10a      	cbz	r2, 801175e <_printf_common+0x26>
 801175a:	3301      	adds	r3, #1
 801175c:	6033      	str	r3, [r6, #0]
 801175e:	6823      	ldr	r3, [r4, #0]
 8011760:	0699      	lsls	r1, r3, #26
 8011762:	bf42      	ittt	mi
 8011764:	6833      	ldrmi	r3, [r6, #0]
 8011766:	3302      	addmi	r3, #2
 8011768:	6033      	strmi	r3, [r6, #0]
 801176a:	6825      	ldr	r5, [r4, #0]
 801176c:	f015 0506 	ands.w	r5, r5, #6
 8011770:	d106      	bne.n	8011780 <_printf_common+0x48>
 8011772:	f104 0a19 	add.w	sl, r4, #25
 8011776:	68e3      	ldr	r3, [r4, #12]
 8011778:	6832      	ldr	r2, [r6, #0]
 801177a:	1a9b      	subs	r3, r3, r2
 801177c:	42ab      	cmp	r3, r5
 801177e:	dc26      	bgt.n	80117ce <_printf_common+0x96>
 8011780:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011784:	1e13      	subs	r3, r2, #0
 8011786:	6822      	ldr	r2, [r4, #0]
 8011788:	bf18      	it	ne
 801178a:	2301      	movne	r3, #1
 801178c:	0692      	lsls	r2, r2, #26
 801178e:	d42b      	bmi.n	80117e8 <_printf_common+0xb0>
 8011790:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011794:	4649      	mov	r1, r9
 8011796:	4638      	mov	r0, r7
 8011798:	47c0      	blx	r8
 801179a:	3001      	adds	r0, #1
 801179c:	d01e      	beq.n	80117dc <_printf_common+0xa4>
 801179e:	6823      	ldr	r3, [r4, #0]
 80117a0:	68e5      	ldr	r5, [r4, #12]
 80117a2:	6832      	ldr	r2, [r6, #0]
 80117a4:	f003 0306 	and.w	r3, r3, #6
 80117a8:	2b04      	cmp	r3, #4
 80117aa:	bf08      	it	eq
 80117ac:	1aad      	subeq	r5, r5, r2
 80117ae:	68a3      	ldr	r3, [r4, #8]
 80117b0:	6922      	ldr	r2, [r4, #16]
 80117b2:	bf0c      	ite	eq
 80117b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80117b8:	2500      	movne	r5, #0
 80117ba:	4293      	cmp	r3, r2
 80117bc:	bfc4      	itt	gt
 80117be:	1a9b      	subgt	r3, r3, r2
 80117c0:	18ed      	addgt	r5, r5, r3
 80117c2:	2600      	movs	r6, #0
 80117c4:	341a      	adds	r4, #26
 80117c6:	42b5      	cmp	r5, r6
 80117c8:	d11a      	bne.n	8011800 <_printf_common+0xc8>
 80117ca:	2000      	movs	r0, #0
 80117cc:	e008      	b.n	80117e0 <_printf_common+0xa8>
 80117ce:	2301      	movs	r3, #1
 80117d0:	4652      	mov	r2, sl
 80117d2:	4649      	mov	r1, r9
 80117d4:	4638      	mov	r0, r7
 80117d6:	47c0      	blx	r8
 80117d8:	3001      	adds	r0, #1
 80117da:	d103      	bne.n	80117e4 <_printf_common+0xac>
 80117dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80117e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117e4:	3501      	adds	r5, #1
 80117e6:	e7c6      	b.n	8011776 <_printf_common+0x3e>
 80117e8:	18e1      	adds	r1, r4, r3
 80117ea:	1c5a      	adds	r2, r3, #1
 80117ec:	2030      	movs	r0, #48	; 0x30
 80117ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80117f2:	4422      	add	r2, r4
 80117f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80117f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80117fc:	3302      	adds	r3, #2
 80117fe:	e7c7      	b.n	8011790 <_printf_common+0x58>
 8011800:	2301      	movs	r3, #1
 8011802:	4622      	mov	r2, r4
 8011804:	4649      	mov	r1, r9
 8011806:	4638      	mov	r0, r7
 8011808:	47c0      	blx	r8
 801180a:	3001      	adds	r0, #1
 801180c:	d0e6      	beq.n	80117dc <_printf_common+0xa4>
 801180e:	3601      	adds	r6, #1
 8011810:	e7d9      	b.n	80117c6 <_printf_common+0x8e>
	...

08011814 <_printf_i>:
 8011814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011818:	7e0f      	ldrb	r7, [r1, #24]
 801181a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801181c:	2f78      	cmp	r7, #120	; 0x78
 801181e:	4691      	mov	r9, r2
 8011820:	4680      	mov	r8, r0
 8011822:	460c      	mov	r4, r1
 8011824:	469a      	mov	sl, r3
 8011826:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801182a:	d807      	bhi.n	801183c <_printf_i+0x28>
 801182c:	2f62      	cmp	r7, #98	; 0x62
 801182e:	d80a      	bhi.n	8011846 <_printf_i+0x32>
 8011830:	2f00      	cmp	r7, #0
 8011832:	f000 80d8 	beq.w	80119e6 <_printf_i+0x1d2>
 8011836:	2f58      	cmp	r7, #88	; 0x58
 8011838:	f000 80a3 	beq.w	8011982 <_printf_i+0x16e>
 801183c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011840:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011844:	e03a      	b.n	80118bc <_printf_i+0xa8>
 8011846:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801184a:	2b15      	cmp	r3, #21
 801184c:	d8f6      	bhi.n	801183c <_printf_i+0x28>
 801184e:	a101      	add	r1, pc, #4	; (adr r1, 8011854 <_printf_i+0x40>)
 8011850:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011854:	080118ad 	.word	0x080118ad
 8011858:	080118c1 	.word	0x080118c1
 801185c:	0801183d 	.word	0x0801183d
 8011860:	0801183d 	.word	0x0801183d
 8011864:	0801183d 	.word	0x0801183d
 8011868:	0801183d 	.word	0x0801183d
 801186c:	080118c1 	.word	0x080118c1
 8011870:	0801183d 	.word	0x0801183d
 8011874:	0801183d 	.word	0x0801183d
 8011878:	0801183d 	.word	0x0801183d
 801187c:	0801183d 	.word	0x0801183d
 8011880:	080119cd 	.word	0x080119cd
 8011884:	080118f1 	.word	0x080118f1
 8011888:	080119af 	.word	0x080119af
 801188c:	0801183d 	.word	0x0801183d
 8011890:	0801183d 	.word	0x0801183d
 8011894:	080119ef 	.word	0x080119ef
 8011898:	0801183d 	.word	0x0801183d
 801189c:	080118f1 	.word	0x080118f1
 80118a0:	0801183d 	.word	0x0801183d
 80118a4:	0801183d 	.word	0x0801183d
 80118a8:	080119b7 	.word	0x080119b7
 80118ac:	682b      	ldr	r3, [r5, #0]
 80118ae:	1d1a      	adds	r2, r3, #4
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	602a      	str	r2, [r5, #0]
 80118b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80118bc:	2301      	movs	r3, #1
 80118be:	e0a3      	b.n	8011a08 <_printf_i+0x1f4>
 80118c0:	6820      	ldr	r0, [r4, #0]
 80118c2:	6829      	ldr	r1, [r5, #0]
 80118c4:	0606      	lsls	r6, r0, #24
 80118c6:	f101 0304 	add.w	r3, r1, #4
 80118ca:	d50a      	bpl.n	80118e2 <_printf_i+0xce>
 80118cc:	680e      	ldr	r6, [r1, #0]
 80118ce:	602b      	str	r3, [r5, #0]
 80118d0:	2e00      	cmp	r6, #0
 80118d2:	da03      	bge.n	80118dc <_printf_i+0xc8>
 80118d4:	232d      	movs	r3, #45	; 0x2d
 80118d6:	4276      	negs	r6, r6
 80118d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118dc:	485e      	ldr	r0, [pc, #376]	; (8011a58 <_printf_i+0x244>)
 80118de:	230a      	movs	r3, #10
 80118e0:	e019      	b.n	8011916 <_printf_i+0x102>
 80118e2:	680e      	ldr	r6, [r1, #0]
 80118e4:	602b      	str	r3, [r5, #0]
 80118e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80118ea:	bf18      	it	ne
 80118ec:	b236      	sxthne	r6, r6
 80118ee:	e7ef      	b.n	80118d0 <_printf_i+0xbc>
 80118f0:	682b      	ldr	r3, [r5, #0]
 80118f2:	6820      	ldr	r0, [r4, #0]
 80118f4:	1d19      	adds	r1, r3, #4
 80118f6:	6029      	str	r1, [r5, #0]
 80118f8:	0601      	lsls	r1, r0, #24
 80118fa:	d501      	bpl.n	8011900 <_printf_i+0xec>
 80118fc:	681e      	ldr	r6, [r3, #0]
 80118fe:	e002      	b.n	8011906 <_printf_i+0xf2>
 8011900:	0646      	lsls	r6, r0, #25
 8011902:	d5fb      	bpl.n	80118fc <_printf_i+0xe8>
 8011904:	881e      	ldrh	r6, [r3, #0]
 8011906:	4854      	ldr	r0, [pc, #336]	; (8011a58 <_printf_i+0x244>)
 8011908:	2f6f      	cmp	r7, #111	; 0x6f
 801190a:	bf0c      	ite	eq
 801190c:	2308      	moveq	r3, #8
 801190e:	230a      	movne	r3, #10
 8011910:	2100      	movs	r1, #0
 8011912:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011916:	6865      	ldr	r5, [r4, #4]
 8011918:	60a5      	str	r5, [r4, #8]
 801191a:	2d00      	cmp	r5, #0
 801191c:	bfa2      	ittt	ge
 801191e:	6821      	ldrge	r1, [r4, #0]
 8011920:	f021 0104 	bicge.w	r1, r1, #4
 8011924:	6021      	strge	r1, [r4, #0]
 8011926:	b90e      	cbnz	r6, 801192c <_printf_i+0x118>
 8011928:	2d00      	cmp	r5, #0
 801192a:	d04d      	beq.n	80119c8 <_printf_i+0x1b4>
 801192c:	4615      	mov	r5, r2
 801192e:	fbb6 f1f3 	udiv	r1, r6, r3
 8011932:	fb03 6711 	mls	r7, r3, r1, r6
 8011936:	5dc7      	ldrb	r7, [r0, r7]
 8011938:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801193c:	4637      	mov	r7, r6
 801193e:	42bb      	cmp	r3, r7
 8011940:	460e      	mov	r6, r1
 8011942:	d9f4      	bls.n	801192e <_printf_i+0x11a>
 8011944:	2b08      	cmp	r3, #8
 8011946:	d10b      	bne.n	8011960 <_printf_i+0x14c>
 8011948:	6823      	ldr	r3, [r4, #0]
 801194a:	07de      	lsls	r6, r3, #31
 801194c:	d508      	bpl.n	8011960 <_printf_i+0x14c>
 801194e:	6923      	ldr	r3, [r4, #16]
 8011950:	6861      	ldr	r1, [r4, #4]
 8011952:	4299      	cmp	r1, r3
 8011954:	bfde      	ittt	le
 8011956:	2330      	movle	r3, #48	; 0x30
 8011958:	f805 3c01 	strble.w	r3, [r5, #-1]
 801195c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011960:	1b52      	subs	r2, r2, r5
 8011962:	6122      	str	r2, [r4, #16]
 8011964:	f8cd a000 	str.w	sl, [sp]
 8011968:	464b      	mov	r3, r9
 801196a:	aa03      	add	r2, sp, #12
 801196c:	4621      	mov	r1, r4
 801196e:	4640      	mov	r0, r8
 8011970:	f7ff fee2 	bl	8011738 <_printf_common>
 8011974:	3001      	adds	r0, #1
 8011976:	d14c      	bne.n	8011a12 <_printf_i+0x1fe>
 8011978:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801197c:	b004      	add	sp, #16
 801197e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011982:	4835      	ldr	r0, [pc, #212]	; (8011a58 <_printf_i+0x244>)
 8011984:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011988:	6829      	ldr	r1, [r5, #0]
 801198a:	6823      	ldr	r3, [r4, #0]
 801198c:	f851 6b04 	ldr.w	r6, [r1], #4
 8011990:	6029      	str	r1, [r5, #0]
 8011992:	061d      	lsls	r5, r3, #24
 8011994:	d514      	bpl.n	80119c0 <_printf_i+0x1ac>
 8011996:	07df      	lsls	r7, r3, #31
 8011998:	bf44      	itt	mi
 801199a:	f043 0320 	orrmi.w	r3, r3, #32
 801199e:	6023      	strmi	r3, [r4, #0]
 80119a0:	b91e      	cbnz	r6, 80119aa <_printf_i+0x196>
 80119a2:	6823      	ldr	r3, [r4, #0]
 80119a4:	f023 0320 	bic.w	r3, r3, #32
 80119a8:	6023      	str	r3, [r4, #0]
 80119aa:	2310      	movs	r3, #16
 80119ac:	e7b0      	b.n	8011910 <_printf_i+0xfc>
 80119ae:	6823      	ldr	r3, [r4, #0]
 80119b0:	f043 0320 	orr.w	r3, r3, #32
 80119b4:	6023      	str	r3, [r4, #0]
 80119b6:	2378      	movs	r3, #120	; 0x78
 80119b8:	4828      	ldr	r0, [pc, #160]	; (8011a5c <_printf_i+0x248>)
 80119ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80119be:	e7e3      	b.n	8011988 <_printf_i+0x174>
 80119c0:	0659      	lsls	r1, r3, #25
 80119c2:	bf48      	it	mi
 80119c4:	b2b6      	uxthmi	r6, r6
 80119c6:	e7e6      	b.n	8011996 <_printf_i+0x182>
 80119c8:	4615      	mov	r5, r2
 80119ca:	e7bb      	b.n	8011944 <_printf_i+0x130>
 80119cc:	682b      	ldr	r3, [r5, #0]
 80119ce:	6826      	ldr	r6, [r4, #0]
 80119d0:	6961      	ldr	r1, [r4, #20]
 80119d2:	1d18      	adds	r0, r3, #4
 80119d4:	6028      	str	r0, [r5, #0]
 80119d6:	0635      	lsls	r5, r6, #24
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	d501      	bpl.n	80119e0 <_printf_i+0x1cc>
 80119dc:	6019      	str	r1, [r3, #0]
 80119de:	e002      	b.n	80119e6 <_printf_i+0x1d2>
 80119e0:	0670      	lsls	r0, r6, #25
 80119e2:	d5fb      	bpl.n	80119dc <_printf_i+0x1c8>
 80119e4:	8019      	strh	r1, [r3, #0]
 80119e6:	2300      	movs	r3, #0
 80119e8:	6123      	str	r3, [r4, #16]
 80119ea:	4615      	mov	r5, r2
 80119ec:	e7ba      	b.n	8011964 <_printf_i+0x150>
 80119ee:	682b      	ldr	r3, [r5, #0]
 80119f0:	1d1a      	adds	r2, r3, #4
 80119f2:	602a      	str	r2, [r5, #0]
 80119f4:	681d      	ldr	r5, [r3, #0]
 80119f6:	6862      	ldr	r2, [r4, #4]
 80119f8:	2100      	movs	r1, #0
 80119fa:	4628      	mov	r0, r5
 80119fc:	f7ee fbf0 	bl	80001e0 <memchr>
 8011a00:	b108      	cbz	r0, 8011a06 <_printf_i+0x1f2>
 8011a02:	1b40      	subs	r0, r0, r5
 8011a04:	6060      	str	r0, [r4, #4]
 8011a06:	6863      	ldr	r3, [r4, #4]
 8011a08:	6123      	str	r3, [r4, #16]
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a10:	e7a8      	b.n	8011964 <_printf_i+0x150>
 8011a12:	6923      	ldr	r3, [r4, #16]
 8011a14:	462a      	mov	r2, r5
 8011a16:	4649      	mov	r1, r9
 8011a18:	4640      	mov	r0, r8
 8011a1a:	47d0      	blx	sl
 8011a1c:	3001      	adds	r0, #1
 8011a1e:	d0ab      	beq.n	8011978 <_printf_i+0x164>
 8011a20:	6823      	ldr	r3, [r4, #0]
 8011a22:	079b      	lsls	r3, r3, #30
 8011a24:	d413      	bmi.n	8011a4e <_printf_i+0x23a>
 8011a26:	68e0      	ldr	r0, [r4, #12]
 8011a28:	9b03      	ldr	r3, [sp, #12]
 8011a2a:	4298      	cmp	r0, r3
 8011a2c:	bfb8      	it	lt
 8011a2e:	4618      	movlt	r0, r3
 8011a30:	e7a4      	b.n	801197c <_printf_i+0x168>
 8011a32:	2301      	movs	r3, #1
 8011a34:	4632      	mov	r2, r6
 8011a36:	4649      	mov	r1, r9
 8011a38:	4640      	mov	r0, r8
 8011a3a:	47d0      	blx	sl
 8011a3c:	3001      	adds	r0, #1
 8011a3e:	d09b      	beq.n	8011978 <_printf_i+0x164>
 8011a40:	3501      	adds	r5, #1
 8011a42:	68e3      	ldr	r3, [r4, #12]
 8011a44:	9903      	ldr	r1, [sp, #12]
 8011a46:	1a5b      	subs	r3, r3, r1
 8011a48:	42ab      	cmp	r3, r5
 8011a4a:	dcf2      	bgt.n	8011a32 <_printf_i+0x21e>
 8011a4c:	e7eb      	b.n	8011a26 <_printf_i+0x212>
 8011a4e:	2500      	movs	r5, #0
 8011a50:	f104 0619 	add.w	r6, r4, #25
 8011a54:	e7f5      	b.n	8011a42 <_printf_i+0x22e>
 8011a56:	bf00      	nop
 8011a58:	080120fd 	.word	0x080120fd
 8011a5c:	0801210e 	.word	0x0801210e

08011a60 <__retarget_lock_acquire_recursive>:
 8011a60:	4770      	bx	lr

08011a62 <__retarget_lock_release_recursive>:
 8011a62:	4770      	bx	lr

08011a64 <memcpy>:
 8011a64:	440a      	add	r2, r1
 8011a66:	4291      	cmp	r1, r2
 8011a68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011a6c:	d100      	bne.n	8011a70 <memcpy+0xc>
 8011a6e:	4770      	bx	lr
 8011a70:	b510      	push	{r4, lr}
 8011a72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011a7a:	4291      	cmp	r1, r2
 8011a7c:	d1f9      	bne.n	8011a72 <memcpy+0xe>
 8011a7e:	bd10      	pop	{r4, pc}

08011a80 <memmove>:
 8011a80:	4288      	cmp	r0, r1
 8011a82:	b510      	push	{r4, lr}
 8011a84:	eb01 0402 	add.w	r4, r1, r2
 8011a88:	d902      	bls.n	8011a90 <memmove+0x10>
 8011a8a:	4284      	cmp	r4, r0
 8011a8c:	4623      	mov	r3, r4
 8011a8e:	d807      	bhi.n	8011aa0 <memmove+0x20>
 8011a90:	1e43      	subs	r3, r0, #1
 8011a92:	42a1      	cmp	r1, r4
 8011a94:	d008      	beq.n	8011aa8 <memmove+0x28>
 8011a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a9e:	e7f8      	b.n	8011a92 <memmove+0x12>
 8011aa0:	4402      	add	r2, r0
 8011aa2:	4601      	mov	r1, r0
 8011aa4:	428a      	cmp	r2, r1
 8011aa6:	d100      	bne.n	8011aaa <memmove+0x2a>
 8011aa8:	bd10      	pop	{r4, pc}
 8011aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ab2:	e7f7      	b.n	8011aa4 <memmove+0x24>

08011ab4 <_realloc_r>:
 8011ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab8:	4680      	mov	r8, r0
 8011aba:	4614      	mov	r4, r2
 8011abc:	460e      	mov	r6, r1
 8011abe:	b921      	cbnz	r1, 8011aca <_realloc_r+0x16>
 8011ac0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ac4:	4611      	mov	r1, r2
 8011ac6:	f7ff bc1b 	b.w	8011300 <_malloc_r>
 8011aca:	b92a      	cbnz	r2, 8011ad8 <_realloc_r+0x24>
 8011acc:	f7ff fbac 	bl	8011228 <_free_r>
 8011ad0:	4625      	mov	r5, r4
 8011ad2:	4628      	mov	r0, r5
 8011ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ad8:	f000 f81b 	bl	8011b12 <_malloc_usable_size_r>
 8011adc:	4284      	cmp	r4, r0
 8011ade:	4607      	mov	r7, r0
 8011ae0:	d802      	bhi.n	8011ae8 <_realloc_r+0x34>
 8011ae2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011ae6:	d812      	bhi.n	8011b0e <_realloc_r+0x5a>
 8011ae8:	4621      	mov	r1, r4
 8011aea:	4640      	mov	r0, r8
 8011aec:	f7ff fc08 	bl	8011300 <_malloc_r>
 8011af0:	4605      	mov	r5, r0
 8011af2:	2800      	cmp	r0, #0
 8011af4:	d0ed      	beq.n	8011ad2 <_realloc_r+0x1e>
 8011af6:	42bc      	cmp	r4, r7
 8011af8:	4622      	mov	r2, r4
 8011afa:	4631      	mov	r1, r6
 8011afc:	bf28      	it	cs
 8011afe:	463a      	movcs	r2, r7
 8011b00:	f7ff ffb0 	bl	8011a64 <memcpy>
 8011b04:	4631      	mov	r1, r6
 8011b06:	4640      	mov	r0, r8
 8011b08:	f7ff fb8e 	bl	8011228 <_free_r>
 8011b0c:	e7e1      	b.n	8011ad2 <_realloc_r+0x1e>
 8011b0e:	4635      	mov	r5, r6
 8011b10:	e7df      	b.n	8011ad2 <_realloc_r+0x1e>

08011b12 <_malloc_usable_size_r>:
 8011b12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b16:	1f18      	subs	r0, r3, #4
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	bfbc      	itt	lt
 8011b1c:	580b      	ldrlt	r3, [r1, r0]
 8011b1e:	18c0      	addlt	r0, r0, r3
 8011b20:	4770      	bx	lr
	...

08011b24 <_init>:
 8011b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b26:	bf00      	nop
 8011b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b2a:	bc08      	pop	{r3}
 8011b2c:	469e      	mov	lr, r3
 8011b2e:	4770      	bx	lr

08011b30 <_fini>:
 8011b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b32:	bf00      	nop
 8011b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b36:	bc08      	pop	{r3}
 8011b38:	469e      	mov	lr, r3
 8011b3a:	4770      	bx	lr
