This is a Group Project (2018) from CS 385 Computer Architecture.

We built an MIPS (16-bit) CPU.  They are built in Gate-Level with iverilog.

Contributor:
* Joshua Randall
* Sean Schmidt

---