library ieee;
use ieee.std_logic_1164.all;

entity full_adder
	port ();

end full_adder;


architecture bhv of full_adder is 
begin
	
end bhv;