{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744711124328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744711124328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 11:58:44 2025 " "Processing started: Tue Apr 15 11:58:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744711124328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711124328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadraAprox -c QuadraAprox " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadraAprox -c QuadraAprox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711124328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744711124553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744711124553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra " "Found entity 1: quadra" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "src/square.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/square.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_top " "Found entity 1: quadra_top" {  } { { "src/quadra_top.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_tb " "Found entity 1: quadra_tb" {  } { { "src/quadra_tb.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "src/lut.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/lut.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quadra_top " "Elaborating entity \"quadra_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744711129406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut lut:lut_inst " "Elaborating entity \"lut\" for hierarchy \"lut:lut_inst\"" {  } { { "src/quadra_top.sv" "lut_inst" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadra quadra:quadra_inst " "Elaborating entity \"quadra\" for hierarchy \"quadra:quadra_inst\"" {  } { { "src/quadra_top.sv" "quadra_inst" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 32 quadra.sv(32) " "Verilog HDL assignment warning at quadra.sv(32): truncated value with size 66 to match size of target (32)" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744711129421 "|quadra_top|quadra:quadra_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 quadra.sv(35) " "Verilog HDL assignment warning at quadra.sv(35): truncated value with size 25 to match size of target (24)" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744711129421 "|quadra_top|quadra:quadra_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square quadra:quadra_inst\|square:sq_unit " "Elaborating entity \"square\" for hierarchy \"quadra:quadra_inst\|square:sq_unit\"" {  } { { "src/quadra.sv" "sq_unit" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129424 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "lut:lut_inst\|Ram1 " "RAM logic \"lut:lut_inst\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "src/lut.sv" "Ram1" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/lut.sv" 147 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1744711129607 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "lut:lut_inst\|Ram0 " "RAM logic \"lut:lut_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "src/lut.sv" "Ram0" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/lut.sv" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1744711129607 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "lut:lut_inst\|Ram2 " "RAM logic \"lut:lut_inst\|Ram2\" is uninferred because MIF is not supported for the selected family" {  } { { "src/lut.sv" "Ram2" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/lut.sv" 280 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1744711129607 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744711129607 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "quadra:quadra_inst\|square:sq_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"quadra:quadra_inst\|square:sq_unit\|Mult0\"" {  } { { "src/square.sv" "Mult0" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/square.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744711129807 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "quadra:quadra_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"quadra:quadra_inst\|Mult1\"" {  } { { "src/quadra.sv" "Mult1" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744711129807 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "quadra:quadra_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"quadra:quadra_inst\|Mult0\"" {  } { { "src/quadra.sv" "Mult0" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744711129807 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744711129807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "quadra:quadra_inst\|square:sq_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"quadra:quadra_inst\|square:sq_unit\|lpm_mult:Mult0\"" {  } { { "src/square.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/square.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "quadra:quadra_inst\|square:sq_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"quadra:quadra_inst\|square:sq_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129833 ""}  } { { "src/square.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/square.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744711129833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0os " "Found entity 1: mult_0os" {  } { { "db/mult_0os.tdf" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/db/mult_0os.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "quadra:quadra_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"quadra:quadra_inst\|lpm_mult:Mult1\"" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "quadra:quadra_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"quadra:quadra_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 34 " "Parameter \"LPM_WIDTHB\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129864 ""}  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744711129864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "quadra:quadra_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"quadra:quadra_inst\|lpm_mult:Mult0\"" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711129896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "quadra:quadra_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"quadra:quadra_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744711129896 ""}  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744711129896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sgs " "Found entity 1: mult_sgs" {  } { { "db/mult_sgs.tdf" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/db/mult_sgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744711129924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711129924 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "343 " "Ignored 343 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "343 " "Ignored 343 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744711130049 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744711130049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744711130178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744711133370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744711133370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "974 " "Implemented 974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744711133408 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744711133408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "908 " "Implemented 908 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744711133408 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744711133408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744711133408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744711133422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 11:58:53 2025 " "Processing ended: Tue Apr 15 11:58:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744711133422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744711133422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744711133422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744711133422 ""}
