/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 448 224)
	(text "TSD_ADC" (rect 194 -1 241 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 208 20 220)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "altpll_0_inclk_interface_clk" (rect 0 0 105 12)(font "Arial" (font_size 8)))
		(text "altpll_0_inclk_interface_clk" (rect 4 61 172 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 192 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "altpll_0_inclk_interface_reset_reset" (rect 0 0 140 12)(font "Arial" (font_size 8)))
		(text "altpll_0_inclk_interface_reset_reset" (rect 4 101 220 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 192 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 141 46 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 192 152)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 181 82 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 192 192)(line_width 1))
	)
	(drawing
		(text "altpll_0_inclk_interface" (rect 58 43 260 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 197 67 412 144)(font "Arial" (color 0 0 0)))
		(text "altpll_0_inclk_interface_reset" (rect 20 83 220 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 197 107 424 224)(font "Arial" (color 0 0 0)))
		(text "clk" (rect 177 123 372 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 197 147 412 304)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 163 163 356 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 197 187 436 384)(font "Arial" (color 0 0 0)))
		(text " TSD_ADC " (rect 398 208 850 426)(font "Arial" ))
		(line (pt 192 32)(pt 256 32)(line_width 1))
		(line (pt 256 32)(pt 256 208)(line_width 1))
		(line (pt 192 208)(pt 256 208)(line_width 1))
		(line (pt 192 32)(pt 192 208)(line_width 1))
		(line (pt 193 52)(pt 193 76)(line_width 1))
		(line (pt 194 52)(pt 194 76)(line_width 1))
		(line (pt 193 92)(pt 193 116)(line_width 1))
		(line (pt 194 92)(pt 194 116)(line_width 1))
		(line (pt 193 132)(pt 193 156)(line_width 1))
		(line (pt 194 132)(pt 194 156)(line_width 1))
		(line (pt 193 172)(pt 193 196)(line_width 1))
		(line (pt 194 172)(pt 194 196)(line_width 1))
		(line (pt 0 0)(pt 448 0)(line_width 1))
		(line (pt 448 0)(pt 448 224)(line_width 1))
		(line (pt 0 224)(pt 448 224)(line_width 1))
		(line (pt 0 0)(pt 0 224)(line_width 1))
	)
)
