[
  {
    "start": "0",
    "end": "0"
  },
  {
    "text": "If we want our system to be modular and expandable,\nhow should its design accommodate components",
    "start": "780",
    "end": "6720"
  },
  {
    "text": "that the user might add at a later time?",
    "start": "6720",
    "end": "10240"
  },
  {
    "text": "For many years the approach was to provide\na way to plug additional printed circuit boards",
    "start": "10240",
    "end": "14459"
  },
  {
    "text": "into the main \"motherboard\" that holds the\nCPU, memory, and the initial collection of",
    "start": "14459",
    "end": "19020"
  },
  {
    "text": "I/O components.",
    "start": "19020",
    "end": "20720"
  },
  {
    "text": "The socket on the motherboard connects the\ncircuitry on the add-in card to the signals",
    "start": "20720",
    "end": "26020"
  },
  {
    "text": "on the motherboard that allow the CPU to communicate\nwith the add-in card.",
    "start": "26020",
    "end": "30240"
  },
  {
    "text": "These signals include power and a clock signal\nused to time the communication, along with",
    "start": "30240",
    "end": "35829"
  },
  {
    "text": "the following.",
    "start": "35829",
    "end": "37908"
  },
  {
    "text": "* Address wires to select different communication\nend points on the add-in card.",
    "start": "37909",
    "end": "42399"
  },
  {
    "text": "The end points might include memory locations,\ncontrol registers, diagnostic ports, etc.",
    "start": "42399",
    "end": "47960"
  },
  {
    "text": "* Data wires for transferring data to and\nfrom the CPU.",
    "start": "47960",
    "end": "51840"
  },
  {
    "text": "In older systems, there would many data wires\nto support byte- or word-width data transfers.",
    "start": "51840",
    "end": "58950"
  },
  {
    "text": "* Some number of control wires that tell the\nadd-in card when a particular transfer has",
    "start": "58950",
    "end": "63441"
  },
  {
    "text": "started and that allow the add-in card to\nindicate when it has responded.",
    "start": "63441",
    "end": "68420"
  },
  {
    "text": "If there are multiple slots for plugging in\nmultiple add-in cards, the same signals might",
    "start": "68420",
    "end": "72750"
  },
  {
    "text": "be connected to all the cards and the address\nwires would be used to sort out which transfers",
    "start": "72750",
    "end": "78450"
  },
  {
    "text": "were intended for which cards.",
    "start": "78450",
    "end": "81560"
  },
  {
    "text": "Collectively these signals are referred to\nas the system bus.",
    "start": "81560",
    "end": "85450"
  },
  {
    "text": "\"Bus\" is system-architect jargon for a collection\nof wires used to transfer data using a pre-determined",
    "start": "85450",
    "end": "92258"
  },
  {
    "text": "communication protocol.",
    "start": "92259",
    "end": "94289"
  },
  {
    "text": "Here's an example of how a bus transaction\nmight work.",
    "start": "94289",
    "end": "98159"
  },
  {
    "start": "95000",
    "end": "95000"
  },
  {
    "text": "The CLK signal is used to time when signals\nare placed on the bus wires (at the assertion",
    "start": "98159",
    "end": "103390"
  },
  {
    "text": "edge of CLK) and when they're read by the\nrecipient (at the sample edge of the CLK).",
    "start": "103390",
    "end": "109298"
  },
  {
    "text": "The timing of the clock waveform is designed\nto allow enough time for the signals to propagate",
    "start": "109299",
    "end": "114450"
  },
  {
    "text": "down the bus and reach valid logic levels\nat all the receivers.",
    "start": "114450",
    "end": "118648"
  },
  {
    "text": "The component initiating the transaction is\ncalled the bus master who is said to \"own\"",
    "start": "118649",
    "end": "123310"
  },
  {
    "text": "the bus.",
    "start": "123310",
    "end": "124788"
  },
  {
    "text": "Most buses provide a mechanism for transferring\nownership from one component to another.",
    "start": "124789",
    "end": "130489"
  },
  {
    "text": "The master sets the bus lines to indicate\nthe desired operation (read, write, block",
    "start": "130489",
    "end": "135930"
  },
  {
    "text": "transfer, etc.), the address of the recipient,\nand, in the case of a write operation, the",
    "start": "135930",
    "end": "141099"
  },
  {
    "text": "data to be sent to the recipient.",
    "start": "141099",
    "end": "144700"
  },
  {
    "text": "The intended recipient, called the slave,\nis watching the bus lines looking for its",
    "start": "144700",
    "end": "149319"
  },
  {
    "text": "address at each sample edge.",
    "start": "149319",
    "end": "151900"
  },
  {
    "text": "When it sees a transaction for itself, the\nslave performs the requested operation, using",
    "start": "151900",
    "end": "157069"
  },
  {
    "text": "a bus signal to indicate when the operation\nis complete.",
    "start": "157069",
    "end": "161379"
  },
  {
    "text": "On completion it may use the data wires to\nreturn information to the master.",
    "start": "161379",
    "end": "167879"
  },
  {
    "text": "The bus itself may include circuitry to look\nfor transactions where the slave isn't responding",
    "start": "167879",
    "end": "172720"
  },
  {
    "text": "and, after an appropriate interval,\ngenerate an error response so the master can",
    "start": "172720",
    "end": "177720"
  },
  {
    "text": "take the appropriate action.",
    "start": "177720",
    "end": "179430"
  },
  {
    "text": "This sort of bus architecture proved to be\na very workable design for accommodating add-in",
    "start": "179430",
    "end": "184430"
  },
  {
    "text": "cards as long as the rate of transactions\nwasn't too fast, say less than 50 Mhz.",
    "start": "184430",
    "end": "192060"
  },
  {
    "start": "192000",
    "end": "192000"
  },
  {
    "text": "But as system speeds increased, transaction\nrates had to increase to keep system performance",
    "start": "192060",
    "end": "197409"
  },
  {
    "text": "at acceptable levels, so the time for each\ntransaction got smaller.",
    "start": "197409",
    "end": "202939"
  },
  {
    "text": "With less time for signaling on the bus wires,\nvarious effects began loom large.",
    "start": "202939",
    "end": "207989"
  },
  {
    "text": "If the clock had too short a period, there\nwasn't enough time for the master to see the",
    "start": "207989",
    "end": "213079"
  },
  {
    "text": "assertion edge, enable its drivers,\nhave the signal propagate down a long bus",
    "start": "213079",
    "end": "218170"
  },
  {
    "text": "to the intended receiver and be stable at\neach receiver for long enough before the sample",
    "start": "218170",
    "end": "222980"
  },
  {
    "text": "edge.",
    "start": "222980",
    "end": "224550"
  },
  {
    "text": "Another problem was that the clock signal\nwould arrive at different cards at different",
    "start": "224550",
    "end": "229079"
  },
  {
    "text": "times.",
    "start": "229079",
    "end": "230140"
  },
  {
    "text": "So a card with an early-arriving clock might\ndecide it was its turn to start driving the",
    "start": "230140",
    "end": "235049"
  },
  {
    "text": "bus signals, while a card with a late-arriving\nclock might still be driving the bus from",
    "start": "235049",
    "end": "239719"
  },
  {
    "text": "the previous cycle.",
    "start": "239719",
    "end": "241349"
  },
  {
    "text": "These momentary conflicts between drivers\ncould add huge amounts of electrical noise",
    "start": "241349",
    "end": "245409"
  },
  {
    "text": "to the system.",
    "start": "245409",
    "end": "247750"
  },
  {
    "text": "Another big issue is that energy would reflect\noff all the small impedance discontinuities",
    "start": "247750",
    "end": "253110"
  },
  {
    "text": "caused by the bus connectors.",
    "start": "253110",
    "end": "255280"
  },
  {
    "text": "If there were many connectors, there would\nbe many small echoes which would could corrupt",
    "start": "255280",
    "end": "259570"
  },
  {
    "text": "the signal seen by various receivers.",
    "start": "259570",
    "end": "262550"
  },
  {
    "text": "The equations in the upper right show how\nmuch of the signal energy is transmitted and",
    "start": "262550",
    "end": "266331"
  },
  {
    "text": "how much is reflected at each discontinuity.",
    "start": "266331",
    "end": "270229"
  },
  {
    "text": "The net effect was like trying to talk very\nfast while yelling into the Grand Canyon.",
    "start": "270229",
    "end": "275870"
  },
  {
    "text": "The echoes could distort the message beyond\nrecognition unless sufficient time was allocated",
    "start": "275870",
    "end": "281060"
  },
  {
    "text": "between words for the echoes to die away.",
    "start": "281060",
    "end": "284750"
  },
  {
    "text": "Eventually buses were relegated to relatively\nlow-speed communication tasks and a different",
    "start": "284750",
    "end": "290460"
  },
  {
    "text": "approach had to be developed for high-speed\ncommunication.",
    "start": "290460",
    "end": "293470"
  }
]