

Implementation tool: Xilinx Vivado v.2025.1
Project:             riscv_hls
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Jan 20 09:49:39 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:          376
LUT:           1246
FF:             480
DSP:              0
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.698
CP achieved post-implementation: 7.692
Timing met
