$date
	Sun Oct 23 02:56:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#585840
b100 !
1"
#585842
b100 &
b100 %
1$
#585843
0"
#585846
b10 &
b10 %
#585850
b1 &
b1 %
1#
#585854
b0 &
0#
b0 %
0$
#1588155
b11100 !
1"
#1588158
b11100 &
b11100 %
1$
#1588159
0"
#1588162
b1110 &
b1110 %
#1588166
b111 &
b111 %
#1588170
b10110 &
b10110 %
#1588174
b1011 &
b1011 %
#1588178
b100010 &
b100010 %
#1588182
b10001 &
b10001 %
#1588186
b110100 &
b110100 %
#1588190
b11010 &
b11010 %
#1588194
b1101 &
b1101 %
#1588198
b101000 &
b101000 %
#1588202
b10100 &
b10100 %
#1588206
b1010 &
b1010 %
#1588210
b101 &
b101 %
#1588214
b10000 &
b10000 %
#1588218
b1000 &
b1000 %
#1588222
b100 &
b100 %
#1588226
b10 &
b10 %
#1588230
b1 &
1#
b1 %
#1588234
b0 &
b0 %
0#
0$
#2609393
b1000 !
1"
#2609394
b1000 &
b1000 %
1$
#2609395
0"
#2609398
b100 &
b100 %
#2609402
b10 &
b10 %
#2609406
b1 &
1#
b1 %
#2609410
b0 &
b0 %
0#
0$
#4500012
