#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000124b3251920 .scope module, "ASYNC_FIFO_tb" "ASYNC_FIFO_tb" 2 3;
 .timescale -9 -12;
P_00000124b320be80 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_00000124b320beb8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_00000124b320bef0 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000124b320bf28 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
P_00000124b320bf60 .param/l "Rperiod" 0 2 6, +C4<00000000000000000000000000011001>;
P_00000124b320bf98 .param/l "Wperiod" 0 2 5, +C4<00000000000000000000000000001010>;
v00000124b32edee0_0 .var "Rclk_tb", 0 0;
v00000124b32edf80_0 .net "Rdata_tb", 7 0, v00000124b328baa0_0;  1 drivers
v00000124b32ee0c0_0 .net "Rempty_tb", 0 0, v00000124b32ed760_0;  1 drivers
v00000124b32ec220_0 .var "Rinc_tb", 0 0;
v00000124b32ec5e0_0 .var/i "Rindex", 31 0;
v00000124b32ec680_0 .var "Rrst_tb", 0 0;
v00000124b32ec720_0 .var "Wclk_tb", 0 0;
v00000124b32ec900_0 .net "Wfull_tb", 0 0, v00000124b32ecae0_0;  1 drivers
v00000124b32f0000_0 .var "Winc_tb", 0 0;
v00000124b32efec0_0 .var/i "Windex", 31 0;
v00000124b32ef9c0_0 .var "Wrdata_tb", 7 0;
v00000124b32ef240_0 .var "Wrst_tb", 0 0;
v00000124b32f08c0_0 .var "done", 0 0;
v00000124b32ef380 .array "expected_output", 0 7, 7 0;
v00000124b32efa60_0 .var/i "i", 31 0;
S_00000124b3291000 .scope module, "FIFOASYNC" "ASYNC_FIFO" 2 185, 3 6 0, S_00000124b3251920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_00000124b3251600 .param/l "Address" 0 3 10, +C4<00000000000000000000000000000011>;
P_00000124b3251638 .param/l "Data_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_00000124b3251670 .param/l "Depth" 0 3 9, +C4<00000000000000000000000000001000>;
P_00000124b32516a8 .param/l "NUM_STAGES" 0 3 11, +C4<00000000000000000000000000000010>;
v00000124b32ed3a0_0 .net "R2q_wptr_internal", 3 0, v00000124b328b640_0;  1 drivers
v00000124b32ed620_0 .net "Radder_internal", 2 0, L_00000124b32efb00;  1 drivers
v00000124b32eccc0_0 .net "Rclk", 0 0, v00000124b32edee0_0;  1 drivers
v00000124b32edd00_0 .net "Rdata", 7 0, v00000124b328baa0_0;  alias, 1 drivers
v00000124b32ecd60_0 .net "Rempty", 0 0, v00000124b32ed760_0;  alias, 1 drivers
v00000124b32ecea0_0 .net "Rinc", 0 0, v00000124b32ec220_0;  1 drivers
v00000124b32ed4e0_0 .net "Rptr_internal", 3 0, v00000124b32ed120_0;  1 drivers
v00000124b32ed940_0 .net "Rrst", 0 0, v00000124b32ec680_0;  1 drivers
v00000124b32ecfe0_0 .net "Wadder_internal", 2 0, L_00000124b32ef6a0;  1 drivers
v00000124b32ed6c0_0 .net "Wclk", 0 0, v00000124b32ec720_0;  1 drivers
v00000124b32ed800_0 .net "Wclken_internal", 0 0, v00000124b328bb40_0;  1 drivers
v00000124b32ed9e0_0 .net "Wfull", 0 0, v00000124b32ecae0_0;  alias, 1 drivers
v00000124b32edda0_0 .net "Winc", 0 0, v00000124b32f0000_0;  1 drivers
v00000124b32ec860_0 .net "Wptr_internal", 3 0, v00000124b32ecb80_0;  1 drivers
v00000124b32eda80_0 .net "Wq2_rptr_internal", 3 0, v00000124b328b8c0_0;  1 drivers
v00000124b32ec360_0 .net "Wrdata", 7 0, v00000124b32ef9c0_0;  1 drivers
v00000124b32ec540_0 .net "Wrst", 0 0, v00000124b32ef240_0;  1 drivers
S_00000124b32936e0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 3 94, 4 1 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000124b329a110 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_00000124b329a148 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v00000124b328bc80_0 .net "ASYNC", 3 0, v00000124b32ed120_0;  alias, 1 drivers
v00000124b328b460_0 .net "CLK", 0 0, v00000124b32ec720_0;  alias, 1 drivers
v00000124b328b000_0 .net "RST", 0 0, v00000124b32ef240_0;  alias, 1 drivers
v00000124b328b8c0_0 .var "SYNC", 3 0;
v00000124b328bbe0_0 .var/i "i", 31 0;
v00000124b328b1e0 .array "sync_reg", 0 3, 1 0;
v00000124b328b1e0_0 .array/port v00000124b328b1e0, 0;
v00000124b328b1e0_1 .array/port v00000124b328b1e0, 1;
v00000124b328b1e0_2 .array/port v00000124b328b1e0, 2;
v00000124b328b1e0_3 .array/port v00000124b328b1e0, 3;
E_00000124b3289e40 .event anyedge, v00000124b328b1e0_0, v00000124b328b1e0_1, v00000124b328b1e0_2, v00000124b328b1e0_3;
E_00000124b3289e80/0 .event negedge, v00000124b328b000_0;
E_00000124b3289e80/1 .event posedge, v00000124b328b460_0;
E_00000124b3289e80 .event/or E_00000124b3289e80/0, E_00000124b3289e80/1;
S_00000124b3293870 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 3 107, 4 1 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000124b3299510 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_00000124b3299548 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v00000124b328bdc0_0 .net "ASYNC", 3 0, v00000124b32ecb80_0;  alias, 1 drivers
v00000124b328b820_0 .net "CLK", 0 0, v00000124b32edee0_0;  alias, 1 drivers
v00000124b328ba00_0 .net "RST", 0 0, v00000124b32ec680_0;  alias, 1 drivers
v00000124b328b640_0 .var "SYNC", 3 0;
v00000124b328b3c0_0 .var/i "i", 31 0;
v00000124b328b6e0 .array "sync_reg", 0 3, 1 0;
v00000124b328b6e0_0 .array/port v00000124b328b6e0, 0;
v00000124b328b6e0_1 .array/port v00000124b328b6e0, 1;
v00000124b328b6e0_2 .array/port v00000124b328b6e0, 2;
v00000124b328b6e0_3 .array/port v00000124b328b6e0, 3;
E_00000124b3289ec0 .event anyedge, v00000124b328b6e0_0, v00000124b328b6e0_1, v00000124b328b6e0_2, v00000124b328b6e0_3;
E_00000124b3289f00/0 .event negedge, v00000124b328ba00_0;
E_00000124b3289f00/1 .event posedge, v00000124b328b820_0;
E_00000124b3289f00 .event/or E_00000124b3289f00/0, E_00000124b3289f00/1;
S_00000124b325a450 .scope module, "Clogic" "Comb_logic" 3 52, 5 1 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v00000124b328bb40_0 .var "Wclken", 0 0;
v00000124b328be60_0 .net "Wfull", 0 0, v00000124b32ecae0_0;  alias, 1 drivers
v00000124b328b140_0 .net "Winc", 0 0, v00000124b32f0000_0;  alias, 1 drivers
E_00000124b3289f80 .event anyedge, v00000124b328b140_0, v00000124b328be60_0;
S_00000124b325a5e0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 3 65, 6 1 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rclk";
P_00000124b325a770 .param/l "Address" 0 6 5, +C4<00000000000000000000000000000011>;
P_00000124b325a7a8 .param/l "Data_width" 0 6 3, +C4<00000000000000000000000000001000>;
P_00000124b325a7e0 .param/l "Depth" 0 6 4, +C4<00000000000000000000000000001000>;
v00000124b328b280 .array "MEM", 0 7, 7 0;
v00000124b328b320_0 .net "Radder", 2 0, L_00000124b32efb00;  alias, 1 drivers
v00000124b328b780_0 .net "Rclk", 0 0, v00000124b32edee0_0;  alias, 1 drivers
v00000124b328baa0_0 .var "Rdata", 7 0;
v00000124b32ed580_0 .net "Wadder", 2 0, L_00000124b32ef6a0;  alias, 1 drivers
v00000124b32edb20_0 .net "Wclk", 0 0, v00000124b32ec720_0;  alias, 1 drivers
v00000124b32ec9a0_0 .net "Wclken", 0 0, v00000124b328bb40_0;  alias, 1 drivers
v00000124b32edc60_0 .net "Wrdata", 7 0, v00000124b32ef9c0_0;  alias, 1 drivers
E_00000124b3289100 .event posedge, v00000124b328b820_0;
E_00000124b328a980 .event posedge, v00000124b328b460_0;
S_00000124b3259bf0 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 3 78, 7 1 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 4 "Rptr";
P_00000124b32890c0 .param/l "Address" 0 7 1, +C4<00000000000000000000000000000011>;
v00000124b32ecc20_0 .net "R2q_wptr", 3 0, v00000124b328b640_0;  alias, 1 drivers
v00000124b32ed080_0 .net "Radder", 2 0, L_00000124b32efb00;  alias, 1 drivers
v00000124b32ee020_0 .var "Radder_binary_current", 3 0;
v00000124b32ed1c0_0 .var "Radder_binary_next", 3 0;
v00000124b32ece00_0 .var "Radder_gray_next", 3 0;
v00000124b32ed440_0 .net "Rclk", 0 0, v00000124b32edee0_0;  alias, 1 drivers
v00000124b32ed760_0 .var "Rempty", 0 0;
v00000124b32ed8a0_0 .net "Rinc", 0 0, v00000124b32ec220_0;  alias, 1 drivers
v00000124b32ed120_0 .var "Rptr", 3 0;
v00000124b32ed260_0 .net "Rrst", 0 0, v00000124b32ec680_0;  alias, 1 drivers
E_00000124b3274170 .event anyedge, v00000124b32ee020_0, v00000124b32ed8a0_0, v00000124b32ed760_0, v00000124b32ed1c0_0;
L_00000124b32efb00 .part v00000124b32ee020_0, 0, 3;
S_00000124b3259d80 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 3 41, 8 26 0, S_00000124b3291000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_00000124b32748f0 .param/l "Address" 0 8 27, +C4<00000000000000000000000000000011>;
v00000124b32ec7c0_0 .net "Wadder", 2 0, L_00000124b32ef6a0;  alias, 1 drivers
v00000124b32edbc0_0 .var "Wadder_binary_current", 3 0;
v00000124b32ecf40_0 .var "Wadder_binary_next", 3 0;
v00000124b32ec400_0 .var "Wadder_gray_next", 3 0;
v00000124b32ec4a0_0 .net "Wclk", 0 0, v00000124b32ec720_0;  alias, 1 drivers
v00000124b32ecae0_0 .var "Wfull", 0 0;
v00000124b32eca40_0 .net "Winc", 0 0, v00000124b32f0000_0;  alias, 1 drivers
v00000124b32ecb80_0 .var "Wptr", 3 0;
v00000124b32ec2c0_0 .net "Wq2_rptr", 3 0, v00000124b328b8c0_0;  alias, 1 drivers
v00000124b32ed300_0 .net "Wrst", 0 0, v00000124b32ef240_0;  alias, 1 drivers
E_00000124b3274370 .event anyedge, v00000124b32edbc0_0, v00000124b328b140_0, v00000124b328be60_0, v00000124b32ecf40_0;
L_00000124b32ef6a0 .part v00000124b32edbc0_0, 0, 3;
S_00000124b3266110 .scope task, "initialize" "initialize" 2 50, 2 50 0, S_00000124b3251920;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32f0000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ef240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32ec220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ec680_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000124b32ef9c0_0, 0, 8;
    %end;
S_00000124b32662a0 .scope task, "read" "read" 2 89, 2 89 0, S_00000124b3251920;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.read ;
    %wait E_00000124b3289100;
    %load/vec4 v00000124b32ee0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ec220_0, 0, 1;
    %wait E_00000124b3289100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32ec220_0, 0, 1;
    %load/vec4 v00000124b32edf80_0;
    %ix/getv/s 4, v00000124b32ec5e0_0;
    %load/vec4a v00000124b32ef380, 4;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 99 "$display", "There is an error with reading the data" {0 0 0};
T_1.2 ;
    %load/vec4 v00000124b32ec5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b32ec5e0_0, 0, 32;
T_1.0 ;
    %end;
S_00000124b3274d50 .scope task, "reset" "reset" 2 60, 2 60 0, S_00000124b3251920;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32ef240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32ec680_0, 0, 1;
    %wait E_00000124b3289100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ef240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ec680_0, 0, 1;
    %wait E_00000124b3289100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b32efec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b32ec5e0_0, 0, 32;
    %end;
S_00000124b3274ee0 .scope task, "write" "write" 2 73, 2 73 0, S_00000124b3251920;
 .timescale -9 -12;
v00000124b32ede40_0 .var "data", 7 0;
TD_ASYNC_FIFO_tb.write ;
    %wait E_00000124b328a980;
    %load/vec4 v00000124b32ec900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000124b32ede40_0;
    %store/vec4 v00000124b32ef9c0_0, 0, 8;
    %load/vec4 v00000124b32ede40_0;
    %ix/getv/s 4, v00000124b32efec0_0;
    %store/vec4a v00000124b32ef380, 4, 0;
    %load/vec4 v00000124b32efec0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b32efec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32f0000_0, 0, 1;
    %wait E_00000124b328a980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32f0000_0, 0, 1;
T_3.4 ;
    %end;
    .scope S_00000124b3259d80;
T_4 ;
    %wait E_00000124b3274370;
    %load/vec4 v00000124b32edbc0_0;
    %load/vec4 v00000124b32eca40_0;
    %pad/u 4;
    %load/vec4 v00000124b32ecae0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000124b32ecf40_0, 0, 4;
    %load/vec4 v00000124b32ecf40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000124b32ecf40_0;
    %xor;
    %store/vec4 v00000124b32ec400_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000124b3259d80;
T_5 ;
    %wait E_00000124b3289e80;
    %load/vec4 v00000124b32ed300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000124b32edbc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000124b32ecb80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000124b32ecf40_0;
    %assign/vec4 v00000124b32edbc0_0, 0;
    %load/vec4 v00000124b32ec400_0;
    %assign/vec4 v00000124b32ecb80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000124b3259d80;
T_6 ;
    %wait E_00000124b3289e80;
    %load/vec4 v00000124b32ed300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000124b32ecae0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000124b32ec400_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000124b32ec2c0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v00000124b32ec400_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000124b32ec2c0_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v00000124b32ec400_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000124b32ec2c0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %assign/vec4 v00000124b32ecae0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000124b325a450;
T_7 ;
    %wait E_00000124b3289f80;
    %load/vec4 v00000124b328b140_0;
    %load/vec4 v00000124b328be60_0;
    %inv;
    %and;
    %store/vec4 v00000124b328bb40_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000124b325a5e0;
T_8 ;
    %wait E_00000124b328a980;
    %load/vec4 v00000124b32ec9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000124b32edc60_0;
    %load/vec4 v00000124b32ed580_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000124b328b280, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000124b325a5e0;
T_9 ;
    %wait E_00000124b3289100;
    %load/vec4 v00000124b328b320_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000124b328b280, 4;
    %assign/vec4 v00000124b328baa0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000124b3259bf0;
T_10 ;
    %wait E_00000124b3274170;
    %load/vec4 v00000124b32ee020_0;
    %load/vec4 v00000124b32ed8a0_0;
    %pad/u 4;
    %load/vec4 v00000124b32ed760_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000124b32ed1c0_0, 0, 4;
    %load/vec4 v00000124b32ed1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000124b32ed1c0_0;
    %xor;
    %store/vec4 v00000124b32ece00_0, 0, 4;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000124b3259bf0;
T_11 ;
    %wait E_00000124b3289f00;
    %load/vec4 v00000124b32ed260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000124b32ee020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000124b32ed120_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000124b32ed1c0_0;
    %assign/vec4 v00000124b32ee020_0, 0;
    %load/vec4 v00000124b32ece00_0;
    %assign/vec4 v00000124b32ed120_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000124b3259bf0;
T_12 ;
    %wait E_00000124b3289f00;
    %load/vec4 v00000124b32ed260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000124b32ed760_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000124b32ece00_0;
    %load/vec4 v00000124b32ecc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000124b32ed760_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000124b32936e0;
T_13 ;
    %wait E_00000124b3289e80;
    %load/vec4 v00000124b328b000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
T_13.2 ;
    %load/vec4 v00000124b328bbe0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000124b328bbe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000124b328b1e0, 0, 4;
    %load/vec4 v00000124b328bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
T_13.4 ;
    %load/vec4 v00000124b328bbe0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v00000124b328bbe0_0;
    %load/vec4a v00000124b328b1e0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000124b328bc80_0;
    %load/vec4 v00000124b328bbe0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000124b328bbe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000124b328b1e0, 0, 4;
    %load/vec4 v00000124b328bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000124b32936e0;
T_14 ;
    %wait E_00000124b3289e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000124b328bbe0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v00000124b328bbe0_0;
    %load/vec4a v00000124b328b1e0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000124b328bbe0_0;
    %store/vec4 v00000124b328b8c0_0, 4, 1;
    %load/vec4 v00000124b328bbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328bbe0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000124b3293870;
T_15 ;
    %wait E_00000124b3289f00;
    %load/vec4 v00000124b328ba00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
T_15.2 ;
    %load/vec4 v00000124b328b3c0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000124b328b3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000124b328b6e0, 0, 4;
    %load/vec4 v00000124b328b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
T_15.4 ;
    %load/vec4 v00000124b328b3c0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.5, 5;
    %ix/getv/s 4, v00000124b328b3c0_0;
    %load/vec4a v00000124b328b6e0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000124b328bdc0_0;
    %load/vec4 v00000124b328b3c0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000124b328b3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000124b328b6e0, 0, 4;
    %load/vec4 v00000124b328b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000124b3293870;
T_16 ;
    %wait E_00000124b3289ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000124b328b3c0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_16.1, 5;
    %ix/getv/s 4, v00000124b328b3c0_0;
    %load/vec4a v00000124b328b6e0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000124b328b3c0_0;
    %store/vec4 v00000124b328b640_0, 4, 1;
    %load/vec4 v00000124b328b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b328b3c0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000124b3251920;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32f08c0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_00000124b3251920;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32ec720_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32ec720_0, 0, 1;
    %delay 5000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000124b3251920;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32edee0_0, 0, 1;
    %delay 12500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32edee0_0, 0, 1;
    %delay 12500, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_00000124b3251920;
T_20 ;
    %vpi_call 2 110 "$dumpfile", "ASYNC_FIFO.vcd" {0 0 0};
    %vpi_call 2 111 "$dumpvars" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.initialize, S_00000124b3266110;
    %join;
    %fork TD_ASYNC_FIFO_tb.reset, S_00000124b3274d50;
    %join;
    %vpi_call 2 115 "$display", "Test case 1: trying to fill FIFO to its maximum value" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000124b32efa60_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000124b32efa60_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000124b32efa60_0;
    %add;
    %pad/u 8;
    %store/vec4 v00000124b32ede40_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_00000124b3274ee0;
    %join;
    %load/vec4 v00000124b32efa60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b32efa60_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %load/vec4 v00000124b32ec720_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 121 "$display", "Number of writes=%0d ,Wfull=%0b , Wempty=%0b", v00000124b32efec0_0, v00000124b32ec900_0, v00000124b32ee0c0_0 {0 0 0};
    %vpi_call 2 123 "$display", "Test case 2 : trying to store a data when the FIFO is full" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000124b32ede40_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_00000124b3274ee0;
    %join;
    %load/vec4 v00000124b32ec720_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 126 "$display", "Wfull=%0b , Wempty=%0b", v00000124b32ec900_0, v00000124b32ee0c0_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000124b3251920;
T_21 ;
    %delay 300000, 0;
    %vpi_call 2 135 "$display", "Test case 3: trying to read all the contents in the FIFO " {0 0 0};
T_21.0 ;
    %load/vec4 v00000124b32ee0c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v00000124b32ec5e0_0;
    %load/vec4 v00000124b32efec0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz T_21.1, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_00000124b32662a0;
    %join;
    %jmp T_21.0;
T_21.1 ;
    %load/vec4 v00000124b32edee0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 139 "$display", "Number of Reads=%0d ,Wfull=%0b , Wempty=%0b", v00000124b32ec5e0_0, v00000124b32ec900_0, v00000124b32ee0c0_0 {0 0 0};
    %vpi_call 2 143 "$display", "Test case 4: trying to read when the FIFO is empty" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.read, S_00000124b32662a0;
    %join;
    %load/vec4 v00000124b32edee0_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 146 "$display", "Wfull=%0b , Wempty=%0b", v00000124b32ec900_0, v00000124b32ee0c0_0 {0 0 0};
    %vpi_call 2 150 "$display", "Test case 5: trying to read and write simultaneously" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.reset, S_00000124b3274d50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000124b32f08c0_0, 0, 1;
    %fork t_1, S_00000124b3251920;
    %fork t_2, S_00000124b3251920;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000124b32efa60_0, 0, 32;
T_21.3 ;
    %load/vec4 v00000124b32efa60_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.4, 5;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v00000124b32efa60_0;
    %add;
    %pad/u 8;
    %store/vec4 v00000124b32ede40_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_00000124b3274ee0;
    %join;
    %load/vec4 v00000124b32efa60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000124b32efa60_0, 0, 32;
    %jmp T_21.3;
T_21.4 ;
    %end;
t_2 ;
T_21.5 ;
    %load/vec4 v00000124b32f08c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.6, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_00000124b32662a0;
    %join;
    %load/vec4 v00000124b32ec5e0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000124b32f08c0_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %fork TD_ASYNC_FIFO_tb.read, S_00000124b32662a0;
    %join;
T_21.8 ;
    %jmp T_21.5;
T_21.6 ;
    %end;
    .scope S_00000124b3251920;
t_0 ;
    %wait E_00000124b3289100;
    %vpi_call 2 170 "$display", "Number of Reads=%0d , Number of writes=%0d , Wfull=%0b , Wempty=%0b", v00000124b32ec5e0_0, v00000124b32efec0_0, v00000124b32ec900_0, v00000124b32ee0c0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 173 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO_tb.v";
    "./ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
