=========================================================
Scheduler report file
Generated by stratus_hls 19.12-s100  (91710.131054)
On:          Thu May  6 05:53:30 2021
Project Dir: /home/m109/m109061641/EE6470/mid2/unacc/stratus
Module:      Gaussian_Blur
HLS Config:  BASIC
=========================================================
Scheduler report for : gen_prev_trig_reg                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_p  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_p  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_p  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unvalidated_req                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_unvalidate  8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb                 10 (9:FALSE)     --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_unvalidate  11 (10:TRUE)     --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_stall_r  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
                                                                                                                  
Scheduler report for : do_filter                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.m_busy_req_0.r  3 (2:FALSE)      --              FALSE  @(f:../Gaussian_Blur.h,l:17,c:36->f:/usr/cadtool/c  
                                                                                                                  
i_rgb.m_stalling.res  3 (2:FALSE)      --              FALSE  @(f:../Gaussian_Blur.h,l:17,c:36->f:/usr/cadtool/c  
                                                                                                                  
o_result.m_req.m_tri  3 (2:FALSE)      --              FALSE  @(f:../Gaussian_Blur.h,l:18,c:37->f:/usr/cadtool/c  
                                                                                                                  
filter                5 (4:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17 -> l:41,c:3          
                                                                                                                  
v                     5 (4:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:44,c:23 -> c:25              
                                                                                                                  
red                   5 (4:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:31,c:20                        
                                                                                                                  
green                 5 (4:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:32,c:20                        
                                                                                                                  
blue                  5 (4:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:33,c:20                        
                                                                                                                  
red                   6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:31,c:20                        
                                                                                                                  
green                 6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:32,c:20                        
                                                                                                                  
blue                  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:33,c:20                        
                                                                                                                  
v                     6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:44,c:23 -> c:50              
                                                                                                                  
filter                6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17 -> l:44,c:5          
                                                                                                                  
u                     6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:45,c:25 -> c:27              
                                                                                                                  
                      6 (5:FALSE)      --              FALSE  f:../Gaussian_Blur.cpp,l:44,c:48                    
                                                                                                                  
red                   7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:31,c:20                        
                                                                                                                  
green                 7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:32,c:20                        
                                                                                                                  
blue                  7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:33,c:20                        
                                                                                                                  
u                     7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:45,c:25 -> c:51              
                                                                                                                  
filter                7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17 -> l:60,c:33         
                                                                                                                  
filter                7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
filter                7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
                      7 (6:FALSE)      --              FALSE  f:../Gaussian_Blur.cpp,l:45,c:49                    
                                                                                                                  
i_rgb.m_busy_req_0.g  8 (7:FALSE)      --              FALSE  @(f:../Gaussian_Blur.h,l:17,c:36->f:/usr/cadtool/c  
                                                                                                                  
i_rgb                 10 (9:TRUE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
do_filter::get        10 (9:TRUE)      --              FALSE  ../Gaussian_Blur.cpp,l:32,c:21 mapped               
                                                                                                                  
filter                10 (9:TRUE)      --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
i_rgb.m_busy_req_0.g  11 (10:FALSE)    --              FALSE  @(f:../Gaussian_Blur.h,l:17,c:36->f:/usr/cadtool/c  
                                                                                                                  
i_rgb.data.get::nb_g  13 (12:FALSE)    --              FALSE  @(f:../Gaussian_Blur.h,l:17,c:36->f:/usr/cadtool/c  
                                                                                                                  
                      13 (12:FALSE)    --              FALSE  f:../Gaussian_Blur.cpp,l:60,c:22                    
                                                                                                                  
                      13 (12:FALSE)    --              FALSE  f:../Gaussian_Blur.cpp,l:61,c:26                    
                                                                                                                  
operator+=            13 (12:FALSE)    --              FALSE  ../Gaussian_Blur.cpp,l:60,c:13                      
                                                                                                                  
operator+=            13 (12:FALSE)    --              FALSE  ../Gaussian_Blur.cpp,l:61,c:15                      
                                                                                                                  
                      14 (13:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:62,c:24                    
                                                                                                                  
operator+=            14 (13:TRUE)     --              FALSE  ../Gaussian_Blur.cpp,l:62,c:14                      
                                                                                                                  
                      14 (13:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:44,c:32                    
                                                                                                                  
                      15 (14:FALSE)    --              FALSE  f:../Gaussian_Blur.cpp,l:45,c:34                    
                                                                                                                  
                      19 (18:FALSE)    --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:18                    
                                                                                                                  
                      20 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:26                    
                                                                                                                  
                      20 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:34                    
                                                                                                                  
                      20 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:34                    
                                                                                                                  
                      21 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:18                    
                                                                                                                  
                      22 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:34                    
                                                                                                                  
                      22 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:26                    
                                                                                                                  
                      22 (18:TRUE)     --              FALSE  f:../Gaussian_Blur.cpp,l:68,c:34                    
                                                                                                                  
o_result.data.put::n  23 (19:FALSE)    --              FALSE  @(f:../Gaussian_Blur.h,l:18,c:37->f:/usr/cadtool/c  
                                                                                                                  
o_result              23 (19:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.m_req.m_tri  23 (19:FALSE)    --              FALSE  @(f:../Gaussian_Blur.h,l:18,c:37->f:/usr/cadtool/c  
                                                                                                                  
o_result              25 (21:TRUE)     --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
do_filter::put        25 (21:TRUE)     --              FALSE  ../Gaussian_Blur.cpp,l:32,c:21 mapped               
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_stallin  5 (4:TRUE)       --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req                                                                            
--------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_unacked  6 (5:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_unacked  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
o_result.gen_unacked  12 (11:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:18,c:37                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_reg_vld  8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb                 10 (9:FALSE)     --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_reg_vld  11 (10:TRUE)     --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_busy::use_  7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../Gaussian_Blur.h,l:17,c:36                        
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_fifo_addr                                                                              
------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen                 2 (1:FALSE)      --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen                 4 (3:FALSE)      --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen                 5 (4:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
filter                5 (4:TRUE)       --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
filter                5 (4:TRUE)       --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
filter                5 (4:TRUE)       --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
ifgen                 5 (4:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen                 5 (4:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_fifo_out                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen                 3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_w  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
ifgen                 3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_r  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_fifo_data                                                                              
------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen.stall_fifo_1_s  2 (1:FALSE)      --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  @(f:interface_generator mapped  mapped  mapped      
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_0                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen.stall_fifo_1_s  2 (1:FALSE)      --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
filter.stall_fifo_1_  5 (4:TRUE)       --              FALSE  ../Gaussian_Blur.cpp,l:24,c:17                      
                                                                                                                  
ifgen.stall_fifo_1_s  5 (4:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_in_vld                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_fifo_in                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
ifgen.stall_fifo_1_s  3 (2:TRUE)       --              FALSE  interface_generator mapped  mapped  mapped          
                                                                                                                  
                                                                                                                  
