# MIPS
VHDL implementation of Pipeline 32-bits MIPS Processor. This project has been tested on a Digilent Basys 2 FPGA

![image](https://github.com/JisaDianaMaria/AC2-2022-2023/assets/115015756/13c60607-49da-47ab-be8d-bc692612cf4c)
