$date
	Fri Jul 04 12:57:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module fa $end
$var wire 1 # c_in $end
$var wire 1 " c_out $end
$var wire 1 ! s $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1&
0#
1%
#30
1"
0!
1)
1#
#40
0"
1!
0)
0#
0%
1$
#50
0!
1#
#60
1"
0&
1'
1(
0#
1%
#70
1!
1)
1#
#80
