// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1626\sampleModel1626_3_sub\Mysubsystem_36.v
// Created: 2024-08-13 06:13:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_36
// Source Path: sampleModel1626_3_sub/Subsystem/Mysubsystem_36
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_36
          (In1,
           Out1);


  input   [15:0] In1;  // ufix16_En7
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk169_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk67_out1;  // uint8


  assign cfblk169_out1 = In1[14:7];



  assign dtc_out = cfblk169_out1;



  assign cfblk67_out1 = dtc_out;



  assign Out1 = cfblk67_out1;

endmodule  // Mysubsystem_36

