
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004250                       # Number of seconds simulated
sim_ticks                                  4249505476                       # Number of ticks simulated
final_tick                               2539344332476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134857                       # Simulator instruction rate (inst/s)
host_op_rate                                   163748                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              143052374                       # Simulator tick rate (ticks/s)
host_mem_usage                                5353492                       # Number of bytes of host memory used
host_seconds                                    29.71                       # Real time elapsed on the host
sim_insts                                     4006058                       # Number of instructions simulated
sim_ops                                       4864288                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1909376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1912704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1912896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      1913920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7658112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4944064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4944064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        29834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        29886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        29889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        29905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              119658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         77251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             30121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             15061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             30121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             15061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             30121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             15061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             30121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             15061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst       496999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    449317223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       496999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    450100373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       496999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    450145555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       496999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    450386524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1802118398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        30121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        30121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        30121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        30121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       496999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       496999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       496999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       496999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2108481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1163444553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1163444553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1163444553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            30121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            15061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            30121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            15061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            30121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            15061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            30121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            15061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       496999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    449317223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       496999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    450100373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       496999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    450145555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       496999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    450386524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2965562951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      119648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77251                       # Number of write requests accepted
system.mem_ctrls.readBursts                    119648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7657472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4942720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7657472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4944064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4827                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4249409556                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                119648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77251                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.764781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.621968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    48.295060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        91721     66.80%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        34489     25.12%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         9935      7.24%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          554      0.40%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          266      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          123      0.09%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           40      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           32      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639           64      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703           18      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            6      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831           18      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895           14      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            7      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-1023           15      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.904246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.388499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.980939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4803     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.068730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.530187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4683     97.48%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.31%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      0.79%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      0.56%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.50%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.21%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4804                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4944099424                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7187499424                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  598240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41322.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60072.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1801.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1163.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1801.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1163.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    33795                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 28.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21581.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    30.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                491017800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                260963175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               427179060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              201570300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         334978800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1113458520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6877920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       814029540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1780320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3651855435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            859.362215                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1789841722                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2378902                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     141700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      4622165                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2315547902                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1785246386                       # Time in different power states
system.mem_ctrls_1.actEnergy                489389880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                260094120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               427093380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              201570300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         334978800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1113308610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6890880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       814305420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         1661280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3649292670                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            858.759140                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1790241500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2444867                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     141700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      4303425                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2315108988                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1785938075                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4249505476                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              12                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           1                       # number of integer instructions
system.cpu0.num_fp_insts                            8                       # number of float instructions
system.cpu0.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        12                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         8                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            47861                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.785368                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             115087                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            47861                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.404609                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2535111174750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   126.785370                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.007812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.990511                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2437725                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2437725                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       189184                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         189184                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        60118                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         60118                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       249302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          249302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       249302                       # number of overall hits
system.cpu0.dcache.overall_hits::total         249302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8700                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8700                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        40714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        40715                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        49414                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         49415                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        49414                       # number of overall misses
system.cpu0.dcache.overall_misses::total        49415                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1119365408                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1119365408                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3335686025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3335686025                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4455051433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4455051433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4455051433                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4455051433                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       197884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       197884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100833                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       298716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       298717                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       298716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       298717                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.043965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043965                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.403781                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.403786                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.165421                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165424                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.165421                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165424                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 128662.690575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 128662.690575                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81929.705384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81927.693111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90157.676630                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90155.852130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90157.676630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90155.852130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        40610                       # number of writebacks
system.cpu0.dcache.writebacks::total            40610                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1425                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1425                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1425                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1425                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7275                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7275                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        40714                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        40714                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        47989                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        47989                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        47989                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        47989                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    936271175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    936271175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   3267858167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3267858167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4204129342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4204129342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4204129342                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4204129342                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.403781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.403777                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.160651                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.160650                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.160651                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.160650                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 128697.068729                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 128697.068729                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 80263.746303                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80263.746303                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87606.104357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87606.104357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87606.104357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87606.104357                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           34.836568                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    32.836569                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.015625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.256536                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.272161                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           710523                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          710523                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            9                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        88767                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          88776                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            9                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        88767                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           88776                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            9                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        88767                       # number of overall hits
system.cpu0.icache.overall_hits::total          88776                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3718512                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3718512                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3718512                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3718512                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3718512                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3718512                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        88800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        88811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst        88800                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        88811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        88800                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        88811                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.181818                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000372                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.181818                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000372                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 112682.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 106243.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 112682.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 106243.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 112682.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 106243.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3663534                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3663534                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3663534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3663534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3663534                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3663534                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000372                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000372                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000372                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000372                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111016.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111016.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111016.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111016.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111016.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111016.181818                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4249505476                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              12                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_fp_insts                            8                       # number of float instructions
system.cpu1.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        12                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         8                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            47945                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.785779                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             115298                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            47945                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.404797                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2535111197241                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   126.785781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.990514                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998326                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2441977                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2441977                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       189511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         189511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        60225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         60225                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       249736                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          249736                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       249736                       # number of overall hits
system.cpu1.dcache.overall_hits::total         249736                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8714                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8714                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        40787                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        40788                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        49501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         49502                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        49501                       # number of overall misses
system.cpu1.dcache.overall_misses::total        49502                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1127667919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1127667919                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   3337297047                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3337297047                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4464964966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4464964966                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4464964966                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4464964966                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       198225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       198225                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       101012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       101013                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       299237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       299238                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       299237                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       299238                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043960                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.403784                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403790                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.165424                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165427                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.165424                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165427                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129408.758205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129408.758205                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81822.567166                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81820.561121                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90199.490233                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90197.668094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90199.490233                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90197.668094                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        40680                       # number of writebacks
system.cpu1.dcache.writebacks::total            40680                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1427                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1427                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7287                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7287                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        40787                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40787                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48074                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48074                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48074                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    938201236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    938201236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3269349237                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3269349237                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4207550473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4207550473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4207550473                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4207550473                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.036761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036761                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.403784                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.403780                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.160655                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.160655                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.160655                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.160655                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128749.998079                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128749.998079                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 80156.648859                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80156.648859                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87522.371199                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87522.371199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87522.371199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87522.371199                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           34.836634                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     1.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    32.836636                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015625                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.256536                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.272161                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           711779                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          711779                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            9                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        88924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          88933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            9                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        88924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           88933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            9                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        88924                       # number of overall hits
system.cpu1.icache.overall_hits::total          88933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3751832                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3751832                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3751832                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3751832                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3751832                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3751832                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        88957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        88968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst           11                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst        88957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        88968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst           11                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        88957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        88968                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.181818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000371                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.181818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000371                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113691.878788                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 107195.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113691.878788                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 107195.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113691.878788                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 107195.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3696854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3696854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3696854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3696854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3696854                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3696854                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000371                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000371                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112025.878788                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112025.878788                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112025.878788                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112025.878788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112025.878788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112025.878788                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4249505476                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              12                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          7                       # Number of instructions committed
system.cpu2.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_fp_insts                            8                       # number of float instructions
system.cpu2.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        12                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         8                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            47952                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.783955                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             115322                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            47952                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.404947                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2535111222231                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.999998                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   126.783956                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.007812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990500                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998312                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2442152                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2442152                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189525                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189525                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        60226                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         60226                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       249751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          249751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       249751                       # number of overall hits
system.cpu2.dcache.overall_hits::total         249751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8715                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8715                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        40792                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        40793                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        49507                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         49508                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        49507                       # number of overall misses
system.cpu2.dcache.overall_misses::total        49508                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1120858144                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1120858144                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3334970478                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3334970478                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4455828622                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4455828622                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4455828622                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4455828622                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       198240                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       198240                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       101018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       101019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       299258                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       299259                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       299258                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       299259                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043962                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043962                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.403809                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.403815                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.165433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.165435                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.165433                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.165435                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 128612.523695                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 128612.523695                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81755.502991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81753.498836                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90004.011998                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90002.194029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90004.011998                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90002.194029                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        40686                       # number of writebacks
system.cpu2.dcache.writebacks::total            40686                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1427                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1427                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7288                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7288                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        40792                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        40792                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        48080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        48080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        48080                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        48080                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    938083783                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    938083783                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   3267011006                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3267011006                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4205094789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4205094789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4205094789                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4205094789                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.403809                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.403805                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.160664                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.160664                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.160664                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.160664                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128716.216109                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 128716.216109                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 80089.502991                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80089.502991                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87460.374147                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87460.374147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87460.374147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87460.374147                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           34.836481                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    32.836483                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015625                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.256535                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.272160                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           711827                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          711827                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            9                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst        88930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          88939                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            9                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst        88930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           88939                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            9                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst        88930                       # number of overall hits
system.cpu2.icache.overall_hits::total          88939                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           35                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3612721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3612721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3612721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3612721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3612721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3612721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst        88963                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        88974                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst           11                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst        88963                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        88974                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           11                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst        88963                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        88974                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.181818                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000371                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.181818                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000371                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 109476.393939                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 103220.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 109476.393939                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 103220.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 109476.393939                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 103220.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3557743                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3557743                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3557743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3557743                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3557743                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3557743                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000371                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000371                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 107810.393939                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 107810.393939                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 107810.393939                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 107810.393939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 107810.393939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 107810.393939                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4249505476                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              12                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          7                       # Number of instructions committed
system.cpu3.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           1                       # number of integer instructions
system.cpu3.num_fp_insts                            8                       # number of float instructions
system.cpu3.num_int_register_reads                  3                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  20                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        12                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        2     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      5     62.50%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1     12.50%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         8                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            47977                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.782889                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             115371                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            47977                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.404715                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2535111228895                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.999998                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   126.782891                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.990491                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998304                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2443721                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2443721                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189650                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189650                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        60267                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         60267                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       249917                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          249917                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       249917                       # number of overall hits
system.cpu3.dcache.overall_hits::total         249917                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8720                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8720                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        40814                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        40815                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        49534                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49535                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        49534                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49535                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1117901827                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1117901827                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3345830299                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3345830299                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4463732126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4463732126                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4463732126                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4463732126                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       198370                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       198370                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       101081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       101082                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       299451                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       299452                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       299451                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       299452                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.043958                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.043958                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.403775                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.403781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.165416                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.165419                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.165416                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.165419                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 128199.750803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 128199.750803                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81977.515044                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81975.506529                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 90114.509751                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90112.690542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 90114.509751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90112.690542                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        40708                       # number of writebacks
system.cpu3.dcache.writebacks::total            40708                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1428                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1428                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1428                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1428                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7292                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7292                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        40814                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        40814                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48106                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48106                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48106                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48106                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    932171982                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    932171982                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   3277837507                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3277837507                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4210009489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4210009489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4210009489                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4210009489                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.036760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.036760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.403775                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.403771                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.160647                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.160647                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.160647                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.160647                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 127834.885080                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 127834.885080                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80311.596683                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80311.596683                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87515.268137                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87515.268137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87515.268137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87515.268137                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           34.836135                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    32.836137                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.256532                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.272157                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           712275                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          712275                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            9                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        88986                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          88995                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            9                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        88986                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           88995                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            9                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        88986                       # number of overall hits
system.cpu3.icache.overall_hits::total          88995                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           35                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3834299                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3834299                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3834299                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3834299                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3834299                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3834299                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        89019                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        89030                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst           11                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst        89019                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        89030                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           11                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        89019                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        89030                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.181818                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000371                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.181818                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000371                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 116190.878788                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 109551.400000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 116190.878788                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 109551.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 116190.878788                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 109551.400000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3779321                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3779321                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3779321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3779321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3779321                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3779321                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000371                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000371                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 114524.878788                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 114524.878788                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 114524.878788                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 114524.878788                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 114524.878788                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 114524.878788                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103271                       # number of replacements
system.l2.tags.tagsinuse                 15501.800822                       # Cycle average of tags in use
system.l2.tags.total_refs                      229305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    103271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.220420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2535696149000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         0.230765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.106542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.203718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.120237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.209625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.101871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.247357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.083306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     3.447402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3871.205850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     3.590885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3867.129463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     3.547889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3871.785956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     3.493749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3876.296208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.236280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.236031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.236315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.236590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3192679                       # Number of tag accesses
system.l2.tags.data_accesses                  3192679                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       162684                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           162684                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data        18154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        18187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        18191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        18200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 72732                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data        18154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        18187                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        18191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        18200                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72732                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        18154                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        18187                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        18191                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        18200                       # number of overall hits
system.l2.overall_hits::total                   72732                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        22560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        22600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        22601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        22614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90379                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              140                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         7287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         7288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         7292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29142                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        29835                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        29887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        29889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        29906                       # number of demand (read+write) misses
system.l2.demand_misses::total                 119661                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu0.data                 1                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu1.data                 1                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu2.data                 1                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu3.data                 1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        29835                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        29887                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        29889                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        29906                       # number of overall misses
system.l2.overall_misses::total                119661                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data   2842519204                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2843212260                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   2840868198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   2851590574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11378190236                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst      3579401                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst      3612721                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst      3472777                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst      3692689                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14357588                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    917124670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    918958103                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    918951439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data    912927183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3667961395                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3579401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3759643874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3612721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3762170363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3472777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3759819637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3692689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3764517757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15060509219                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3579401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3759643874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3612721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3762170363                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3472777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3759819637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3692689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3764517757                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15060509219                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       162684                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       162684                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        40714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        40787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        40792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        40814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            163111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         7275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         7288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         7292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        47989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        48074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        48080                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        48106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               192393                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        47989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        48074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        48080                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        48106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              192393                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.554109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.554098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.554055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.554075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.554095                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.621705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.621687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.621651                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.621669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621961                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.621705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.621687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.621651                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.621669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621961                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 125998.191667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 125805.852212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 125696.570860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 126098.459981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125894.181569                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 108466.696970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 109476.393939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 105235.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 111899.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102554.200000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 126065.246735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 126109.249760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 126091.031696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 125195.719007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125865.122332                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 108466.696970                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 126014.542450                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 109476.393939                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 125879.826112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 105235.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 125792.754425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 111899.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 125878.344045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125859.797419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 108466.696970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 126014.542450                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 109476.393939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 125879.826112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 105235.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 125792.754425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 111899.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 125878.344045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125859.797419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                77251                       # number of writebacks
system.l2.writebacks::total                     77251                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        22560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        22600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        22601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        22614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90375                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         7275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         7287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         7288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data         7292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29142                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        29835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        29887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        29889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        29906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            119649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        29835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        29887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        29889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        29906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           119649                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   2457518668                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2457574398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   2455163751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   2465683731                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9835940548                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst      3014341                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      3049215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      2909531                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst      3127365                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12100452                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    792860250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    794511262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    794474477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data    788376147                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3170222136                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3014341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3250378918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3049215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3252085660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2909531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   3249638228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3127365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   3254059878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13018263136                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3014341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3250378918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3049215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3252085660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2909531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   3249638228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3127365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   3254059878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13018263136                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.554109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.554098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.554055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.554075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.554071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.942857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.621705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.621687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.621651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.621669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.621705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.621687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.621651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.621669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621899                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 108932.565071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 108742.230000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 108630.757533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 109033.507164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108834.750185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 91343.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 92400.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 88167.606061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 94768.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91670.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108984.226804                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 109031.324551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 109011.316822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 108115.214893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108785.331686                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91343.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108945.162326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92400.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108812.716566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88167.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108723.551407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94768.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108809.599345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108803.777182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91343.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108945.162326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92400.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108812.716566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88167.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108723.551407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94768.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108809.599345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108803.777182                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        222767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       103107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77251                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25856                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90378                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90374                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       342422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       342422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 342422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            119660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  119660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              119660                       # Request fanout histogram
system.membus.reqLayer8.occupancy           630277921                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              14.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          655901564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   4249505476                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 5101437                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1214235                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps                 6908                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      5.101437                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.196023                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu         294428     24.25%     24.25% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             0      0.00%     24.25% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     24.25% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd       621206     51.16%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead          2907      0.24%     75.65% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead       194861     16.05%     91.70% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite       100833      8.30%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         1214235                       # Class of committed instruction
system.switch_cpus0.tickCycles                2568527                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                2532910                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   4249505476                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 5101424                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts            1001768                       # Number of instructions committed
system.switch_cpus1.committedOps              1216379                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps                 6969                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      5.092421                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.196370                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu         294945     24.25%     24.25% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             0      0.00%     24.25% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     24.25% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd       622305     51.16%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead          2912      0.24%     75.65% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead       195205     16.05%     91.70% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite       101012      8.30%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         1216379                       # Class of committed instruction
system.switch_cpus1.tickCycles                2573138                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                2528286                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   4249505476                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 5101421                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts            1001798                       # Number of instructions committed
system.switch_cpus2.committedOps              1216417                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps                 6937                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      5.092265                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.196376                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu         294959     24.25%     24.25% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             0      0.00%     24.25% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     24.25% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd       622317     51.16%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead          2912      0.24%     75.65% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead       195211     16.05%     91.70% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite       101018      8.30%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         1216417                       # Class of committed instruction
system.switch_cpus2.tickCycles                2572868                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                2528553                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   4249505476                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 5101203                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts            1002464                       # Number of instructions committed
system.switch_cpus3.committedOps              1217225                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps                 6940                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      5.088665                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.196515                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu         295151     24.25%     24.25% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             0      0.00%     24.25% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     24.25% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd       622739     51.16%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead          2914      0.24%     75.65% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite            0      0.00%     75.65% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead       195340     16.05%     91.70% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite       101081      8.30%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         1217225                       # Class of committed instruction
system.switch_cpus3.tickCycles                2574831                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                2526372                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests       384128                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       191735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2539344332476                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             29281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       239935                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           163111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          163106                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           140                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       143840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       144093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       144113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       144189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                576515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5670336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5680192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5681024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      5684032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22724544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          103271                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4944064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           295664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023545                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 295500     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    164      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             295664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          591000172                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             82467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         120181596                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82467                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         120443928                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             82467                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         120399021                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            82467                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        120478968                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.538605                       # Number of seconds simulated
sim_ticks                                538604601948                       # Number of ticks simulated
final_tick                               3077948934424                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123563                       # Simulator instruction rate (inst/s)
host_op_rate                                   150832                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              164746479                       # Simulator tick rate (ticks/s)
host_mem_usage                                5359324                       # Number of bytes of host memory used
host_seconds                                  3269.29                       # Real time elapsed on the host
sim_insts                                   403963583                       # Number of instructions simulated
sim_ops                                     493112591                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    267331584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    265854464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    268909824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    267582976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1069692096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    787749440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       787749440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      4177056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      4153976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      4201716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      4180984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16713939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      12308585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12308585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst         6179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    496341069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst         6060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    493598575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst         6179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    499271308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst         6179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    496807816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1986043365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst         6179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst         6060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst         6179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst         6179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1462574655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1462574655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1462574655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst         6179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    496341069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst         6060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    493598575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst         6179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    499271308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst         6179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    496807816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3448618020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16713939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12308585                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16713939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12308585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1069631872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               787749312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1069692096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            787749440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1044475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1044147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1045198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1044725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1044746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1045067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1044331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1044252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1044521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1044045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1044039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1045159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1044420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1044564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1044708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1044601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            769108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            769024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            769878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            769372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            769521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            769834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            769215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            769046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            769286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            768927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           768799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           769670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           769081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           769243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           769331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           769248                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  538604611944                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16713939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12308585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3166955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4619111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4043925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2592797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1335611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  619737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  257402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 264156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 515645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 730839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 847631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 884949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 888932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 881761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 878608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 881941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 882128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 880717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 884415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 905727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 891609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 869031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  79709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  26514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21129424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.904952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.325514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.691183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15790790     74.73%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4851932     22.96%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       396478      1.88%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44072      0.21%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12116      0.06%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7977      0.04%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9462      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5248      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11349      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21129424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       767224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.783725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.357209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.834741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             150      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27726      3.61%      3.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        540469     70.44%     74.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31        184205     24.01%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2918      0.38%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4432      0.58%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          6494      0.85%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           720      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            75      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        767224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       767224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.368342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           754477     98.34%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2472      0.32%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4279      0.56%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3421      0.45%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1644      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              592      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              229      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               88      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        767224                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 838897332540                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1152266045040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83564990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50194.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68944.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1985.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1462.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1986.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1462.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3119624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4772533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      18558.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              75955077240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              40371058200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             60095730660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            32330659860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42852086160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         163298049990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            943202400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     82987811070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       114161280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           498947836860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            919.119548                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         180513235307                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    395234486                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17985240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    291005917                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  339710892155                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 180222229390                       # Time in different power states
system.mem_ctrls_1.actEnergy              75889417800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              40336166970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             60089354640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            32323284000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42852086160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         163349001150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            943456800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     82935385890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       115201440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           498833354850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            918.908424                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         180399721004                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    393611953                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17985246000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    294029568                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  339825873826                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 180105840601                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          6800363                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           27079917                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6800491                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.982053                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.008381                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.991619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        278139835                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       278139835                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20628302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20628302                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6317400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6317400                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     26945702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        26945702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     26945702                       # number of overall hits
system.cpu0.dcache.overall_hits::total       26945702                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1253822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1253822                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      5717910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5717910                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6971732                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6971732                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6971732                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6971732                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 169995512085                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 169995512085                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 489334234648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 489334234648                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 659329746733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 659329746733                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 659329746733                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 659329746733                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     21882124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21882124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12035310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12035310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     33917434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33917434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     33917434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33917434                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.057299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.057299                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.475095                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.475095                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.205550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.205550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.205550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.205550                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 135581.854589                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 135581.854589                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85579.212448                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85579.212448                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94571.872059                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94571.872059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94571.872059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94571.872059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      5677901                       # number of writebacks
system.cpu0.dcache.writebacks::total          5677901                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       131359                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       131359                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        40010                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40010                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       171369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       171369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       171369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       171369                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1122463                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1122463                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      5677900                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5677900                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      6800363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6800363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      6800363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6800363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 151142253073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 151142253073                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 476144969965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 476144969965                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 627287223038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 627287223038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 627287223038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 627287223038                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.051296                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051296                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.471770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.471770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.200498                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200498                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.200498                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200498                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134652.325353                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134652.325353                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83859.344118                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83859.344118                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92243.196876                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92243.196876                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92243.196876                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92243.196876                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse           84.660384                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9579004                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               87                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         110103.494253                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst            2                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    82.660384                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.015625                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.645784                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.661409                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75922292                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75922292                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      9490228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9490228                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      9490228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9490228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      9490228                       # number of overall hits
system.cpu0.icache.overall_hits::total        9490228                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6400772                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6400772                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6400772                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6400772                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6400772                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6400772                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      9490280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9490280                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      9490280                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9490280                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      9490280                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9490280                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 123091.769231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 123091.769231                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 123091.769231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 123091.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 123091.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 123091.769231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           52                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           52                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6314140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6314140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6314140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6314140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6314140                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6314140                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121425.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121425.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121425.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121425.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121425.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121425.769231                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          6796597                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27067396                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          6796725                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.982417                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.008350                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.991650                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000065                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        278003493                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       278003493                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20618745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20618745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6314213                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6314213                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26932958                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26932958                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26932958                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26932958                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1253176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1253176                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      5714728                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5714728                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      6967904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6967904                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      6967904                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6967904                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 171202414964                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 171202414964                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 486405459960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 486405459960                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 657607874924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 657607874924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 657607874924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 657607874924                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21871921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21871921                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12028941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12028941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     33900862                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33900862                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     33900862                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33900862                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.057296                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.057296                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.475082                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.475082                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.205538                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205538                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.205538                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205538                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136614.821034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136614.821034                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85114.367641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85114.367641                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94376.712843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94376.712843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94376.712843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94376.712843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      5674721                       # number of writebacks
system.cpu1.dcache.writebacks::total          5674721                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131295                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131295                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        40014                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        40014                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       171309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       171309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       171309                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       171309                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1121881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1121881                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      5674714                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      5674714                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      6796595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6796595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      6796595                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6796595                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 152405097733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 152405097733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 473178502860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 473178502860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 625583600593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 625583600593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 625583600593                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 625583600593                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.471755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.471755                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.200484                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.200484                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.200484                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.200484                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135847.828542                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135847.828542                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 83383.674113                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83383.674113                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92043.677841                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92043.677841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92043.677841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92043.677841                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           83.700520                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9574373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               86                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         111329.918605                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            2                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    81.700520                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015625                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.638285                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.653910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         75883979                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        75883979                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      9485440                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9485440                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      9485440                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9485440                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      9485440                       # number of overall hits
system.cpu1.icache.overall_hits::total        9485440                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7095494                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7095494                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7095494                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7095494                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7095494                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7095494                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      9485491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9485491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      9485491                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9485491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      9485491                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9485491                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139127.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139127.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139127.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139127.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139127.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139127.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7010528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7010528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7010528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7010528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7010528                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7010528                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137461.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137461.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137461.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137461.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137461.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137461.333333                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          6806145                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27095698                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6806273                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.980989                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.008353                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.991647                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        278317193                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       278317193                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20639373                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20639373                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6321896                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6321896                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26961269                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26961269                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26961269                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26961269                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1254805                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1254805                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5722807                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5722807                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      6977612                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6977612                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      6977612                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6977612                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 168603559089                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 168603559089                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 491703225839                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 491703225839                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 660306784928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 660306784928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 660306784928                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 660306784928                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     21894178                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21894178                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     12044703                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12044703                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     33938881                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33938881                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     33938881                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33938881                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.057312                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057312                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.475131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.475131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.205593                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205593                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.205593                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205593                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 134366.343049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 134366.343049                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85919.938561                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85919.938561                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94632.201522                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94632.201522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94632.201522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94632.201522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      5682787                       # number of writebacks
system.cpu2.dcache.writebacks::total          5682787                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131447                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131447                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        40019                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        40019                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       171466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       171466                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       171466                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       171466                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1123358                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1123358                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      5682788                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5682788                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      6806146                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6806146                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      6806146                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6806146                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 149776375476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 149776375476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 478469917947                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 478469917947                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 628246293423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 628246293423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 628246293423                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 628246293423                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.051309                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.051309                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.471808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.471808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.200541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.200541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.200541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.200541                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133329.157291                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133329.157291                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 84196.334255                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84196.334255                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92305.732704                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92305.732704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92305.732704                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92305.732704                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           84.663710                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9585967                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               87                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110183.528736                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst            2                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    82.663710                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015625                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.645810                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.661435                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         75976692                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        75976692                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      9497028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9497028                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      9497028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9497028                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      9497028                       # number of overall hits
system.cpu2.icache.overall_hits::total        9497028                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6332466                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6332466                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6332466                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6332466                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6332466                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6332466                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      9497080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9497080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      9497080                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9497080                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      9497080                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9497080                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 121778.192308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 121778.192308                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 121778.192308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 121778.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 121778.192308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 121778.192308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6245834                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6245834                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6245834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6245834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6245834                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6245834                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 120112.192308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120112.192308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 120112.192308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120112.192308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 120112.192308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120112.192308                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          6795832                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27064603                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6795960                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.982455                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.008344                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.991656                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000065                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999935                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        277973336                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       277973336                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     20616606                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20616606                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6313451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6313451                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     26930057                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        26930057                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     26930057                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26930057                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1253042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1253042                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      5714089                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5714089                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      6967131                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6967131                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      6967131                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6967131                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 168716306472                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 168716306472                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 490900901897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 490900901897                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 659617208369                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 659617208369                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 659617208369                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 659617208369                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     21869648                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     21869648                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12027540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12027540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     33897188                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     33897188                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     33897188                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     33897188                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.057296                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057296                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.475084                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.475084                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.205537                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205537                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.205537                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205537                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 134645.372200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 134645.372200                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85910.615305                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85910.615305                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 94675.585742                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 94675.585742                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 94675.585742                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 94675.585742                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      5674073                       # number of writebacks
system.cpu3.dcache.writebacks::total          5674073                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131279                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131279                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        40022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        40022                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       171301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       171301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       171301                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       171301                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1121763                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1121763                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      5674067                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      5674067                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      6795830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6795830                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      6795830                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6795830                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 150138283988                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 150138283988                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 477797702774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 477797702774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 627935986762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 627935986762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 627935986762                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 627935986762                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.471756                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.471756                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.200484                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.200484                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.200484                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.200484                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 133841.358636                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 133841.358636                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84207.271922                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84207.271922                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92400.190523                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92400.190523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92400.190523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92400.190523                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           84.668562                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9573308                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               87                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         110038.022989                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst            2                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    82.668562                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.645848                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.661473                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         75874972                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        75874972                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      9484313                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9484313                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      9484313                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9484313                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      9484313                       # number of overall hits
system.cpu3.icache.overall_hits::total        9484313                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6667332                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6667332                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6667332                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6667332                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6667332                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6667332                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      9484365                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9484365                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      9484365                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9484365                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      9484365                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9484365                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 128217.923077                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 128217.923077                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 128217.923077                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 128217.923077                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 128217.923077                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 128217.923077                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6580700                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6580700                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6580700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6580700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6580700                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6580700                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 126551.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 126551.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 126551.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 126551.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 126551.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 126551.923077                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16714499                       # number of replacements
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    37718170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16730883                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.254404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        7.403755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.057388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  4101.281781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.054993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3889.694946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     0.052078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4127.285965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     0.059536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  4258.109558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.250322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.237408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.251910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.259894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 451899123                       # Number of tag accesses
system.l2.tags.data_accesses                451899123                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     22709482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         22709482                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::switch_cpus0.data      2602191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      2621524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      2583285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      2593758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10400758                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        21116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        21096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        21144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        21089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84445                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data      2623307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2642620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2604429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2614847                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10485203                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data      2623307                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2642620                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2604429                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2614847                       # number of overall hits
system.l2.overall_hits::total                10485203                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data      3075709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      3053190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      3099503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      3080309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            12308711                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              207                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1101347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1100785                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1102214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      1100674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4405020                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      4177056                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      4153975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      4201717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      4180983                       # number of demand (read+write) misses
system.l2.demand_misses::total               16713938                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      4177056                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      4153975                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      4201717                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      4180983                       # number of overall misses
system.l2.overall_misses::total              16713938                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data 415543456937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 412235185775                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 418187899570                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data 417354174027                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1663320716309                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst      6184192                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst      6878081                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst      6115886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst      6447420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25625579                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 147755120968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data 149024129828                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data 146385484875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data 146752293926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 589917029597                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6184192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 563298577905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6878081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 561259315603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6115886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 564573384445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6447420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 564106467953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2253263371485                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6184192                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 563298577905                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6878081                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 561259315603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6115886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 564573384445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6447420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 564106467953                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2253263371485                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     22709482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     22709482                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      5677900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      5674714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      5682788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      5674067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22709469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1122463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1121881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1123358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1121763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4489465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6800363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      6796595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      6806146                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      6795830                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27199141                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6800363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      6796595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      6806146                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      6795830                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27199141                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.541698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.538034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.545419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.542875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542008                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.981188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.981196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.981178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.981200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981190                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.614240                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.611185                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.617342                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.615228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.614502                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.614240                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.611185                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.617342                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.615228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.614502                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 135104.932533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 135017.861900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 134920.953317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 135491.008865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135133.623359                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 118926.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 134864.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 117613.192308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 123988.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123795.067633                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 134158.553996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 135379.869664                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 132810.402404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 133329.481687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 133919.262477                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 118926.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 134855.404837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 134864.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 135113.792356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 117613.192308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 134367.303758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 123988.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 134921.971209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134813.433644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 118926.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 134855.404837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 134864.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 135113.792356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 117613.192308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 134367.303758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 123988.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 134921.971209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134813.433644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             12308585                       # number of writebacks
system.l2.writebacks::total                  12308585                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          575                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           575                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data      3075709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      3053190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      3099503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data      3080309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       12308711                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          207                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      1101347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data      1100785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data      1102214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data      1100674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4405020                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      4177056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      4153975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      4201717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      4180983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16713938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      4177056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      4153975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      4201717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      4180983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16713938                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data 363055443265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 360133289555                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 365296059148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data 364787423874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1453272215842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst      5295708                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      6008281                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      5225224                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst      5556207                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22085420                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 128949893993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 130228124534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 127565122191                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data 127956950094                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 514700090812                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      5295708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 492005337258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      6008281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 490361414089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      5225224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 492861181339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      5556207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 492744373968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1967994392074                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      5295708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 492005337258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      6008281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 490361414089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      5225224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 492861181339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      5556207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 492744373968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1967994392074                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.541698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.538034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.545419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.542875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.542008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.981188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.981196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.981178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.981200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981190                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.614240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.611185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.617342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.615228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.614502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.614240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.611185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.617342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.615228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.614502                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 118039.594534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 117953.121016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 117856.333466                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 118425.594274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118068.595147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 101840.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 117809.431373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 100485.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 106850.134615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106692.850242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 117083.801920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 118304.777531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 115735.349207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 116253.268537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116843.985002                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 101840.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 117787.584667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 117809.431373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 118046.308437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100485.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 117299.946983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 106850.134615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 117853.713820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117745.703740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 101840.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 117787.584667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 117809.431373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 118046.308437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100485.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 117299.946983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 106850.134615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 117853.713820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117745.703740                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33427698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16713759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4405228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12308585                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4405174                       # Transaction distribution
system.membus.trans_dist::ReadExReq          12308712                       # Transaction distribution
system.membus.trans_dist::ReadExResp         12308714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4405227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50141640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50141640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50141640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1857441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1857441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1857441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16713939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16713939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16713939                       # Request fanout histogram
system.membus.reqLayer8.occupancy         97047890253                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              18.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        91922398171                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               646584156                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000000                       # Number of instructions committed
system.switch_cpus0.committedOps            122074966                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps              1542893                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      6.465842                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.154659                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu       29998984     24.57%     24.57% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult         60000      0.05%     24.62% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     24.62% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd     58399571     47.84%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead        400490      0.33%     72.79% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite            6      0.00%     72.79% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead     21180611     17.35%     90.14% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite     12035303      9.86%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       122074966                       # Class of committed instruction
system.switch_cpus0.tickCycles              256806049                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles              389778107                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               646584169                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99950244                       # Number of instructions committed
system.switch_cpus1.committedOps            122014629                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps              1543224                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      6.469060                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.154582                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu       29984100     24.57%     24.57% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult         60000      0.05%     24.62% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     24.62% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd     58371348     47.84%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead        400264      0.33%     72.79% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite            6      0.00%     72.79% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead     21169975     17.35%     90.14% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite     12028935      9.86%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       122014629                       # Class of committed instruction
system.switch_cpus1.tickCycles              256683235                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles              389900934                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               646584138                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100069179                       # Number of instructions committed
system.switch_cpus2.committedOps            122158813                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps              1544212                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      6.461371                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.154766                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu       30019750     24.57%     24.57% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult         60000      0.05%     24.62% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     24.62% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     58437736     47.84%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead        400837      0.33%     72.79% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite            6      0.00%     72.79% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead     21195785     17.35%     90.14% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite     12044698      9.86%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       122158813                       # Class of committed instruction
system.switch_cpus2.tickCycles              256998069                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles              389586069                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 538604601948                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               646584390                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts           99938102                       # Number of instructions committed
system.switch_cpus3.committedOps            121999895                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps              1545102                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      6.469849                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.154563                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu       29980493     24.57%     24.57% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult         60000      0.05%     24.62% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     24.62% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd     58364158     47.84%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead        400218      0.33%     72.79% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite            6      0.00%     72.79% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead     21167485     17.35%     90.14% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite     12027534      9.86%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       121999895                       # Class of committed instruction
system.switch_cpus3.tickCycles              256634015                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles              389950375                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     54398078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     27198937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1315                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 538604601948                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4489673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     35018067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8895369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22709469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22709472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           207                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4489465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     20401089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     20389789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20418437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     20387494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              81597223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    798608896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    798164352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    799291712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    798073920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3194152128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16714499                       # Total snoops (count)
system.tol2bus.snoopTraffic                 787749440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43913640                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43912325    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1315      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43913640                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        83147595986                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17037660651                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            127449                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       17028460756                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            129948                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       17052818744                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           131612                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      17027083996                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
