/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_29z;
  reg [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_1z : in_data[4];
  assign celloutsig_0_7z = celloutsig_0_2z[3] ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_13z = ~(celloutsig_1_6z[4] & celloutsig_1_8z[1]);
  assign celloutsig_0_28z = ~(celloutsig_0_22z & celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z | celloutsig_0_8z);
  assign celloutsig_0_19z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_0_20z = ~(celloutsig_0_12z | celloutsig_0_12z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[168]) & (in_data[107] | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((in_data[185] | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[60]) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_5z) & (celloutsig_0_1z | celloutsig_0_5z));
  assign celloutsig_0_15z = ~((celloutsig_0_6z[0] | celloutsig_0_13z[3]) & (celloutsig_0_4z | celloutsig_0_13z[6]));
  assign celloutsig_0_0z = in_data[95] | ~(in_data[61]);
  assign celloutsig_0_27z = celloutsig_0_24z[1] | ~(in_data[69]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_10z[3:1], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_13z[10:1] <= { celloutsig_0_29z[8], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[154:140] <= in_data[159:145];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } <= { in_data[92:79], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_9z[14:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_9z[11], celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_10z[2:0], celloutsig_0_4z, celloutsig_0_0z } <= celloutsig_0_2z[4:0];
  assign celloutsig_0_34z = in_data[10:4] % { 1'h1, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_30z = - in_data[22:18];
  assign celloutsig_0_6z = - { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_9z = - { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_6z[4:2] !== { celloutsig_1_5z[2:1], celloutsig_1_4z };
  assign celloutsig_0_12z = in_data[12:10] !== in_data[7:5];
  assign celloutsig_1_4z = | { in_data[136:130], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_1z = | in_data[72:67];
  assign celloutsig_0_22z = celloutsig_0_3z & celloutsig_0_11z;
  assign celloutsig_1_7z = ^ { celloutsig_1_6z[4:1], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = ^ { in_data[167:148], celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[104:100], celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_6z[2:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_2z[6:4], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[48:47], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z } >> { in_data[12:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[121:119] >> in_data[111:109];
  assign celloutsig_0_25z = { _00_[3:0], celloutsig_0_19z } >> { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_29z = { _00_[1], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_13z } >>> { in_data[94:80], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_14z = celloutsig_0_6z ~^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_5z = { in_data[157], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_2z = { in_data[13:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_24z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_24z = { in_data[40:39], celloutsig_0_22z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
