<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <title>PyCoRAM by PyHDI</title>

    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/github-light.css">
    <script src="javascripts/scale.fix.js"></script>
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <!--[if lt IE 9]>
    <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1 class="header">PyCoRAM</h1>
        <p class="header">Python-based Portable IP-core Synthesis Framework for FPGA-based Computing</p>

        <ul>
          <li class="download"><a class="buttons" href="https://github.com/PyHDI/PyCoRAM/zipball/master">Download ZIP</a></li>
          <li class="download"><a class="buttons" href="https://github.com/PyHDI/PyCoRAM/tarball/master">Download TAR</a></li>
          <li><a class="buttons github" href="https://github.com/PyHDI/PyCoRAM">View On GitHub</a></li>
        </ul>

        <p class="header">This project is maintained by <a class="header name" href="https://github.com/PyHDI">PyHDI</a></p>


      </header>
      <section>
        <h1>
<a id="publication" class="anchor" href="#publication" aria-hidden="true"><span class="octicon octicon-link"></span></a>Publication</h1>

<p>If you use PyCoRAM in your research, please cite our paper.</p>

<ul>
<li>Shinya Takamaeda-Yamazaki, Kenji Kise and James C. Hoe: PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing, The Third Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013) (Co-located with MICRO-46), December 2013. <a href="http://users.ece.cmu.edu/%7Ejhoe/distribution/2013/carl13pycoram.pdf">Paper</a>
<a href="http://www.slideshare.net/shtaxxx/pycoramcarl2013">Slide</a>
</li>
</ul>

<pre><code>@inproceedings{Takamaeda:2013:CARL:PyCoRAM,
author = {Takamaeda-Yamazaki, Shinya and Kise, Kenji and Hoe, James C.},
title = {{PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing}},
booktitle={Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013)},
month={Dec},
year = {2013},
location = {Davis, CA},
} 
</code></pre>

<ul>
<li><p>Zynq + PyCoRAM (+ Debian) (slideshare, in Japanese)
<a href="http://www.slideshare.net/shtaxxx/zynqpycoram">Slide</a></p></li>
<li><p>PyCoRAM for HLS meet up (slideshare, in Japanese)
<a href="http://www.slideshare.net/shtaxxx/pycoram20150116hls">Slide</a></p></li>
</ul>

<h1>
<a id="whats-pycoram" class="anchor" href="#whats-pycoram" aria-hidden="true"><span class="octicon octicon-link"></span></a>What's PyCoRAM?</h1>

<p>PyCoRAM is a Python-based portable IP-core synthesis framework with CoRAM (Connected RAM) memory architecture.</p>

<p>PyCoRAM framework generates a portable IP-core package from computing logic descriptions in Verilog HDL and memory access pattern descriptions in Python. Designers can easily build an FPGA-based custom accelerator using a generated IP-core with any common IP-cores on vendor-provided EDA tools. PyCoRAM framework includes (1) the Verilog-to-Verilog design translation compiler and (2) the Python-to-Verilog high-level synthesis (HLS) compiler for generating control circuits of memory operations.</p>

<p>There are some major differences between PyCoRAM and the original soft-logic implementation of CoRAM.</p>

<ul>
<li>Memory access pattern representation in Python

<ul>
<li>The original CoRAM uses C language to represent a memory access pattern (called 'control thread').</li>
<li>In PyCoRAM, you can easily describe them by using popular lightweight scripting language.</li>
<li>A Python script of memory access patterns is translated into an RT-level hardware design in Verilog HDL by the Python-to-Verilog high-level synthesis compiler.</li>
</ul>
</li>
<li>Commercial interconnect supports (AMBA AXI4 and Altera Avalon)

<ul>
<li>The original CoRAM uses CONNECT to generate an on-chip interconnect.</li>
<li>PyCoRAM compiler generates a IP-core design with AMBA AXI4 or Altera Avalon. Both are commonly used on vendor-provided EDA tools.</li>
</ul>
</li>
<li>Parameterized RTL Design Support

<ul>
<li>The original CoRAM has some limitations in Verilog HDL description of computing logic, such as no supports of generate statement.</li>
<li>PyCoRAM has a sophisticated RTL analyzer/translator to convert RTL descriptions into synthesizable IP-core package under memory abstractions of CoRAM.</li>
</ul>
</li>
</ul>

<h1>
<a id="license" class="anchor" href="#license" aria-hidden="true"><span class="octicon octicon-link"></span></a>License</h1>

<p>Apache License 2.0
(<a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>)</p>

<h1>
<a id="copyright-and-contact" class="anchor" href="#copyright-and-contact" aria-hidden="true"><span class="octicon octicon-link"></span></a>Copyright and Contact</h1>

<p>Copyright (C) 2013, Shinya Takamaeda-Yamazaki</p>

<p>E-mail: shinya_at_is.naist.jp</p>
      </section>
      <footer>
        <p><small>Hosted on <a href="https://pages.github.com">GitHub Pages</a> using the Dinky theme</small></p>
      </footer>
    </div>
    <!--[if !IE]><script>fixScale(document);</script><![endif]-->
		
  </body>
</html>
