Analysis & Synthesis report for test
Sun Nov 26 23:08:04 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Protected by Synthesis
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Traffic_Testbench:exam_test_bench
 15. Source assignments for traffic_and_pedestrian_light_controller:myTLC
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 26 23:08:04 2023              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; test                                               ;
; Top-level Entity Name              ; Traffic_controller_test                            ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 1,293                                              ;
;     Total combinational functions  ; 1,169                                              ;
;     Dedicated logic registers      ; 482                                                ;
; Total registers                    ; 482                                                ;
; Total pins                         ; 122                                                ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                           ; Setting                 ; Default Value      ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                           ; EP4CE115F29C7           ;                    ;
; Top-level entity name                                            ; Traffic_controller_test ; test               ;
; Family name                                                      ; Cyclone IV E            ; Cyclone V          ;
; Use smart compilation                                            ; Off                     ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                      ; Off                     ; Off                ;
; Restructure Multiplexers                                         ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                ;
; Preserve fewer node names                                        ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable             ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                    ; Auto               ;
; Safe State Machine                                               ; Off                     ; Off                ;
; Extract Verilog State Machines                                   ; On                      ; On                 ;
; Extract VHDL State Machines                                      ; On                      ; On                 ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                 ;
; Parallel Synthesis                                               ; On                      ; On                 ;
; DSP Block Balancing                                              ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                               ; On                      ; On                 ;
; Power-Up Don't Care                                              ; On                      ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                ;
; Remove Duplicate Registers                                       ; On                      ; On                 ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                ;
; Ignore SOFT Buffers                                              ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                ;
; Optimization Technique                                           ; Balanced                ; Balanced           ;
; Carry Chain Length                                               ; 70                      ; 70                 ;
; Auto Carry Chains                                                ; On                      ; On                 ;
; Auto Open-Drain Pins                                             ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                ;
; Auto ROM Replacement                                             ; On                      ; On                 ;
; Auto RAM Replacement                                             ; On                      ; On                 ;
; Auto DSP Block Replacement                                       ; On                      ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                      ; On                 ;
; Strict RAM Replacement                                           ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                ;
; Auto RAM Block Balancing                                         ; On                      ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                ;
; Auto Resource Sharing                                            ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                ;
; Timing-Driven Synthesis                                          ; On                      ; On                 ;
; Report Parameter Settings                                        ; On                      ; On                 ;
; Report Source Assignments                                        ; On                      ; On                 ;
; Report Connectivity Checks                                       ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                ;
; Synchronization Register Chain Length                            ; 2                       ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                ;
; Clock MUX Protection                                             ; On                      ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                ;
; Block Design Naming                                              ; Auto                    ; Auto               ;
; SDC constraint protection                                        ; Off                     ; Off                ;
; Synthesis Effort                                                 ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                 ;
+------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; Traffic_Testbench.qxp                                              ; yes             ; User File                                    ; /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_Testbench.qxp                      ;             ;
; traffic_and_pedestrian_light_controller.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv ;             ;
; Traffic_controller_test.v                                          ; yes             ; User Verilog HDL File                        ; /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v                  ;             ;
; messages.hex                                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; messages.hex                                                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_hub.vhd                             ; altera_sld  ;
; db/ip/sld923ddb67/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; db/ip/sld923ddb67/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; db/ip/sld923ddb67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 1,293                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 1169                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 622                                              ;
;     -- 3 input functions                    ; 142                                              ;
;     -- <=2 input functions                  ; 405                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 999                                              ;
;     -- arithmetic mode                      ; 170                                              ;
;                                             ;                                                  ;
; Total registers                             ; 482                                              ;
;     -- Dedicated logic registers            ; 482                                              ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 122                                              ;
;                                             ;                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                ;
;                                             ;                                                  ;
; Maximum fan-out node                        ; Traffic_Testbench:exam_test_bench|CLOCK_50~input ;
; Maximum fan-out                             ; 160                                              ;
; Total fan-out                               ; 5211                                             ;
; Average fan-out                             ; 2.74                                             ;
+---------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name                             ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |Traffic_controller_test                           ; 1169 (1)            ; 482 (0)                   ; 0           ; 0            ; 0       ; 0         ; 122  ; 0            ; |Traffic_controller_test                                                                                                                 ; Traffic_controller_test                 ; work         ;
;    |Traffic_Testbench:exam_test_bench|             ; 1011 (480)          ; 408 (180)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench                                                                               ; Traffic_Testbench                       ; work         ;
;       |LCD_Display:u5|                             ; 392 (303)           ; 159 (86)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5                                                                ; LCD_Display                             ; work         ;
;          |LCD_Controller:u0|                       ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|LCD_Controller:u0                                              ; LCD_Controller                          ; work         ;
;          |sequential_B_to_BCD_converter:score_BDC| ; 34 (13)             ; 30 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:score_BDC                        ; sequential_B_to_BCD_converter           ; work         ;
;             |HEXDisplayDriver:HEX_0|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:score_BDC|HEXDisplayDriver:HEX_0 ; HEXDisplayDriver                        ; work         ;
;             |HEXDisplayDriver:HEX_1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:score_BDC|HEXDisplayDriver:HEX_1 ; HEXDisplayDriver                        ; work         ;
;             |basic_BCD_counter:bcd1|               ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:score_BDC|basic_BCD_counter:bcd1 ; basic_BCD_counter                       ; work         ;
;             |basic_BCD_counter:bcd2|               ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:score_BDC|basic_BCD_counter:bcd2 ; basic_BCD_counter                       ; work         ;
;          |sequential_B_to_BCD_converter:test_BDC|  ; 34 (13)             ; 30 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:test_BDC                         ; sequential_B_to_BCD_converter           ; work         ;
;             |HEXDisplayDriver:HEX_0|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:test_BDC|HEXDisplayDriver:HEX_0  ; HEXDisplayDriver                        ; work         ;
;             |HEXDisplayDriver:HEX_1|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:test_BDC|HEXDisplayDriver:HEX_1  ; HEXDisplayDriver                        ; work         ;
;             |basic_BCD_counter:bcd1|               ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:test_BDC|basic_BCD_counter:bcd1  ; basic_BCD_counter                       ; work         ;
;             |basic_BCD_counter:bcd2|               ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|LCD_Display:u5|sequential_B_to_BCD_converter:test_BDC|basic_BCD_counter:bcd2  ; basic_BCD_counter                       ; work         ;
;       |Reset_Delay:r0|                             ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|Reset_Delay:r0                                                                ; Reset_Delay                             ; work         ;
;       |Traffic_light_controller:TLC_1|             ; 112 (112)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1                                                ; Traffic_light_controller                ; work         ;
;    |traffic_and_pedestrian_light_controller:myTLC| ; 157 (157)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Traffic_controller_test|traffic_and_pedestrian_light_controller:myTLC                                                                   ; traffic_and_pedestrian_light_controller ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                         ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; traffic_and_pedestrian_light_controller:myTLC|state_3    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_4_a  ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_4_w  ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_4_fd ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_4_d  ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_4    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_5    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_6    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_1    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_1_w  ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_1_fd ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_1_d  ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|state_2    ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[5]   ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[4]   ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[3]   ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[2]   ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[1]   ; yes                                                              ; yes                                        ;
; traffic_and_pedestrian_light_controller:myTLC|timer[0]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19                ;                                                                  ;                                            ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------+---------------------+------------------------+
; traffic_and_pedestrian_light_controller:myTLC|walk_request ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1          ;                     ;                        ;
+------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                               ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[0]                     ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[0]                              ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|hex6[0]                                   ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|hex4[0]                                   ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|hex0[0]                                   ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|hex2[0]                                   ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[1..3]                           ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[5,6]                            ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[7]                              ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[11,12,15]                       ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[17]                             ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[18]                             ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[21]                             ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[1,2]                   ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[4,5]                   ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[6]                     ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[10,11,14]              ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[16]                    ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[17]                    ; Stuck at VCC due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[20,23]                 ; Stuck at GND due to stuck port data_in                                 ;
; traffic_and_pedestrian_light_controller:myTLC|hex6[1..4]                                ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex6[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex4[1..4]                                ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex4[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex2[1..4]                                ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex2[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex0[1..4]                                ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex0[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[3,7,19]                ; Merged with traffic_and_pedestrian_light_controller:myTLC|max_count[4] ;
; traffic_and_pedestrian_light_controller:myTLC|max_count[8..10,13,14,16,19,20,22,23]     ; Merged with traffic_and_pedestrian_light_controller:myTLC|max_count[4] ;
; traffic_and_pedestrian_light_controller:myTLC|max_count_walk_clk[8,9,12,13,15,18,21,22] ; Merged with traffic_and_pedestrian_light_controller:myTLC|max_count[4] ;
; traffic_and_pedestrian_light_controller:myTLC|hex2[6]                                   ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex0[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex2[5]                                   ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex0[5]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex6[6]                                   ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex4[6]      ;
; traffic_and_pedestrian_light_controller:myTLC|hex6[5]                                   ; Merged with traffic_and_pedestrian_light_controller:myTLC|hex4[5]      ;
; Total Number of Removed Registers = 71                                                  ;                                                                        ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 482   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 189   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 145   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; traffic_and_pedestrian_light_controller:myTLC|state_1                     ; 3       ;
; traffic_and_pedestrian_light_controller:myTLC|timer[5]                    ; 2       ;
; traffic_and_pedestrian_light_controller:myTLC|timer[4]                    ; 2       ;
; traffic_and_pedestrian_light_controller:myTLC|timer[3]                    ; 2       ;
; traffic_and_pedestrian_light_controller:myTLC|timer[2]                    ; 2       ;
; Traffic_Testbench:exam_test_bench|test_counter[5]                         ; 10      ;
; Traffic_Testbench:exam_test_bench|test_counter[4]                         ; 10      ;
; Traffic_Testbench:exam_test_bench|test_counter[1]                         ; 32      ;
; Traffic_Testbench:exam_test_bench|left_turn_request~reg0                  ; 4       ;
; Traffic_Testbench:exam_test_bench|walk_NS_request~reg0                    ; 2       ;
; Traffic_Testbench:exam_test_bench|walk_EW_request~reg0                    ; 2       ;
; Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1|state_1  ; 8       ;
; Traffic_Testbench:exam_test_bench|state_tracker[2]                        ; 10      ;
; Traffic_Testbench:exam_test_bench|state_tracker[1]                        ; 8       ;
; Traffic_Testbench:exam_test_bench|state_tracker[9]                        ; 4       ;
; Traffic_Testbench:exam_test_bench|state_tracker[8]                        ; 4       ;
; Traffic_Testbench:exam_test_bench|state_tracker[10]                       ; 4       ;
; Traffic_Testbench:exam_test_bench|state_tracker[13]                       ; 8       ;
; Traffic_Testbench:exam_test_bench|state_tracker[12]                       ; 4       ;
; Traffic_Testbench:exam_test_bench|state_tracker[11]                       ; 5       ;
; Traffic_Testbench:exam_test_bench|state_tracker[7]                        ; 9       ;
; Traffic_Testbench:exam_test_bench|state_tracker[6]                        ; 3       ;
; Traffic_Testbench:exam_test_bench|state_tracker[5]                        ; 7       ;
; Traffic_Testbench:exam_test_bench|state_tracker[0]                        ; 3       ;
; Traffic_Testbench:exam_test_bench|state_tracker[4]                        ; 4       ;
; Traffic_Testbench:exam_test_bench|state_tracker[3]                        ; 4       ;
; Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1|timer[6] ; 2       ;
; Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1|timer[5] ; 2       ;
; Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1|timer[4] ; 2       ;
; Traffic_Testbench:exam_test_bench|Traffic_light_controller:TLC_1|timer[3] ; 2       ;
; Total number of inverted registers = 30                                   ;         ;
+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |Traffic_controller_test|traffic_and_pedestrian_light_controller:myTLC|timer[0] ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |Traffic_controller_test|traffic_and_pedestrian_light_controller:myTLC|timer[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Traffic_controller_test|traffic_and_pedestrian_light_controller:myTLC|hex5[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Traffic_Testbench:exam_test_bench                                                                            ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+
; Assignment                                                                     ; Value              ; From ; To                     ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+
; LOCATION                                                                       ; PIN_D2             ;      ; AUD_ADCDAT             ;
; LOCATION                                                                       ; PIN_C2             ;      ; AUD_ADCLRCK            ;
; LOCATION                                                                       ; PIN_F2             ;      ; AUD_BCLK               ;
; LOCATION                                                                       ; PIN_D1             ;      ; AUD_DACDAT             ;
; LOCATION                                                                       ; PIN_E3             ;      ; AUD_DACLRCK            ;
; LOCATION                                                                       ; PIN_E1             ;      ; AUD_XCK                ;
; LOCATION                                                                       ; PIN_AG14           ;      ; CLOCK2_50              ;
; LOCATION                                                                       ; PIN_AG15           ;      ; CLOCK3_50              ;
; LOCATION                                                                       ; PIN_B14            ;      ; CLOCK_27               ;
; LOCATION                                                                       ; PIN_Y2             ;      ; CLOCK_50               ;
; LOCATION                                                                       ; PIN_R6             ;      ; DRAM_ADDR[0]           ;
; LOCATION                                                                       ; PIN_R5             ;      ; DRAM_ADDR[10]          ;
; LOCATION                                                                       ; PIN_AA5            ;      ; DRAM_ADDR[11]          ;
; LOCATION                                                                       ; PIN_V8             ;      ; DRAM_ADDR[1]           ;
; LOCATION                                                                       ; PIN_U8             ;      ; DRAM_ADDR[2]           ;
; LOCATION                                                                       ; PIN_P1             ;      ; DRAM_ADDR[3]           ;
; LOCATION                                                                       ; PIN_V5             ;      ; DRAM_ADDR[4]           ;
; LOCATION                                                                       ; PIN_W8             ;      ; DRAM_ADDR[5]           ;
; LOCATION                                                                       ; PIN_W7             ;      ; DRAM_ADDR[6]           ;
; LOCATION                                                                       ; PIN_AA7            ;      ; DRAM_ADDR[7]           ;
; LOCATION                                                                       ; PIN_Y5             ;      ; DRAM_ADDR[8]           ;
; LOCATION                                                                       ; PIN_U7             ;      ; DRAM_BA[0]             ;
; LOCATION                                                                       ; PIN_R4             ;      ; DRAM_BA[1]             ;
; LOCATION                                                                       ; PIN_V7             ;      ; DRAM_CAS_N             ;
; LOCATION                                                                       ; PIN_AA6            ;      ; DRAM_CKE               ;
; LOCATION                                                                       ; PIN_AE5            ;      ; DRAM_CLK               ;
; LOCATION                                                                       ; PIN_T4             ;      ; DRAM_CS_N              ;
; LOCATION                                                                       ; PIN_U2             ;      ; DRAM_DQM[0]            ;
; LOCATION                                                                       ; PIN_W4             ;      ; DRAM_DQM[1]            ;
; LOCATION                                                                       ; PIN_K8             ;      ; DRAM_DQM[2]            ;
; LOCATION                                                                       ; PIN_N8             ;      ; DRAM_DQM[3]            ;
; LOCATION                                                                       ; PIN_W3             ;      ; DRAM_DQ[0]             ;
; LOCATION                                                                       ; PIN_AB1            ;      ; DRAM_DQ[10]            ;
; LOCATION                                                                       ; PIN_AA3            ;      ; DRAM_DQ[11]            ;
; LOCATION                                                                       ; PIN_AB2            ;      ; DRAM_DQ[12]            ;
; LOCATION                                                                       ; PIN_AC1            ;      ; DRAM_DQ[13]            ;
; LOCATION                                                                       ; PIN_AB3            ;      ; DRAM_DQ[14]            ;
; LOCATION                                                                       ; PIN_AC2            ;      ; DRAM_DQ[15]            ;
; LOCATION                                                                       ; PIN_M8             ;      ; DRAM_DQ[16]            ;
; LOCATION                                                                       ; PIN_L8             ;      ; DRAM_DQ[17]            ;
; LOCATION                                                                       ; PIN_P2             ;      ; DRAM_DQ[18]            ;
; LOCATION                                                                       ; PIN_N3             ;      ; DRAM_DQ[19]            ;
; LOCATION                                                                       ; PIN_W2             ;      ; DRAM_DQ[1]             ;
; LOCATION                                                                       ; PIN_N4             ;      ; DRAM_DQ[20]            ;
; LOCATION                                                                       ; PIN_M4             ;      ; DRAM_DQ[21]            ;
; LOCATION                                                                       ; PIN_M7             ;      ; DRAM_DQ[22]            ;
; LOCATION                                                                       ; PIN_L7             ;      ; DRAM_DQ[23]            ;
; LOCATION                                                                       ; PIN_U5             ;      ; DRAM_DQ[24]            ;
; LOCATION                                                                       ; PIN_R7             ;      ; DRAM_DQ[25]            ;
; LOCATION                                                                       ; PIN_R1             ;      ; DRAM_DQ[26]            ;
; LOCATION                                                                       ; PIN_R2             ;      ; DRAM_DQ[27]            ;
; LOCATION                                                                       ; PIN_R3             ;      ; DRAM_DQ[28]            ;
; LOCATION                                                                       ; PIN_T3             ;      ; DRAM_DQ[29]            ;
; LOCATION                                                                       ; PIN_V4             ;      ; DRAM_DQ[2]             ;
; LOCATION                                                                       ; PIN_U4             ;      ; DRAM_DQ[30]            ;
; LOCATION                                                                       ; PIN_U1             ;      ; DRAM_DQ[31]            ;
; LOCATION                                                                       ; PIN_W1             ;      ; DRAM_DQ[3]             ;
; LOCATION                                                                       ; PIN_V3             ;      ; DRAM_DQ[4]             ;
; LOCATION                                                                       ; PIN_V2             ;      ; DRAM_DQ[5]             ;
; LOCATION                                                                       ; PIN_V1             ;      ; DRAM_DQ[6]             ;
; LOCATION                                                                       ; PIN_U3             ;      ; DRAM_DQ[7]             ;
; LOCATION                                                                       ; PIN_Y3             ;      ; DRAM_DQ[8]             ;
; LOCATION                                                                       ; PIN_Y4             ;      ; DRAM_DQ[9]             ;
; LOCATION                                                                       ; PIN_U6             ;      ; DRAM_RAS_N             ;
; LOCATION                                                                       ; PIN_V6             ;      ; DRAM_WE_N              ;
; LOCATION                                                                       ; PIN_D14            ;      ; EEP_I2C_SCLK           ;
; LOCATION                                                                       ; PIN_E14            ;      ; EEP_I2C_SDAT           ;
; LOCATION                                                                       ; PIN_A17            ;      ; ENET0_GTX_CLK          ;
; LOCATION                                                                       ; PIN_A21            ;      ; ENET0_INT_N            ;
; LOCATION                                                                       ; PIN_C14            ;      ; ENET0_LINK100          ;
; LOCATION                                                                       ; PIN_C20            ;      ; ENET0_MDC              ;
; LOCATION                                                                       ; PIN_B21            ;      ; ENET0_MDIO             ;
; LOCATION                                                                       ; PIN_C19            ;      ; ENET0_RST_N            ;
; LOCATION                                                                       ; PIN_A15            ;      ; ENET0_RX_CLK           ;
; LOCATION                                                                       ; PIN_E15            ;      ; ENET0_RX_COL           ;
; LOCATION                                                                       ; PIN_D15            ;      ; ENET0_RX_CRS           ;
; LOCATION                                                                       ; PIN_C16            ;      ; ENET0_RX_DATA[0]       ;
; LOCATION                                                                       ; PIN_D16            ;      ; ENET0_RX_DATA[1]       ;
; LOCATION                                                                       ; PIN_D17            ;      ; ENET0_RX_DATA[2]       ;
; LOCATION                                                                       ; PIN_C15            ;      ; ENET0_RX_DATA[3]       ;
; LOCATION                                                                       ; PIN_C17            ;      ; ENET0_RX_DV            ;
; LOCATION                                                                       ; PIN_D18            ;      ; ENET0_RX_ER            ;
; LOCATION                                                                       ; PIN_B17            ;      ; ENET0_TX_CLK           ;
; LOCATION                                                                       ; PIN_C18            ;      ; ENET0_TX_DATA[0]       ;
; LOCATION                                                                       ; PIN_D19            ;      ; ENET0_TX_DATA[1]       ;
; LOCATION                                                                       ; PIN_A19            ;      ; ENET0_TX_DATA[2]       ;
; LOCATION                                                                       ; PIN_B19            ;      ; ENET0_TX_DATA[3]       ;
; LOCATION                                                                       ; PIN_A18            ;      ; ENET0_TX_EN            ;
; LOCATION                                                                       ; PIN_B18            ;      ; ENET0_TX_ER            ;
; LOCATION                                                                       ; PIN_C23            ;      ; ENET1_GTX_CLK          ;
; LOCATION                                                                       ; PIN_D24            ;      ; ENET1_INT_N            ;
; LOCATION                                                                       ; PIN_D13            ;      ; ENET1_LINK100          ;
; LOCATION                                                                       ; PIN_D23            ;      ; ENET1_MDC              ;
; LOCATION                                                                       ; PIN_D25            ;      ; ENET1_MDIO             ;
; LOCATION                                                                       ; PIN_D22            ;      ; ENET1_RST_N            ;
; LOCATION                                                                       ; PIN_B15            ;      ; ENET1_RX_CLK           ;
; LOCATION                                                                       ; PIN_B22            ;      ; ENET1_RX_COL           ;
; LOCATION                                                                       ; PIN_D20            ;      ; ENET1_RX_CRS           ;
; LOCATION                                                                       ; PIN_C21            ;      ; ENET1_RX_DATA[1]       ;
; LOCATION                                                                       ; PIN_A23            ;      ; ENET1_RX_DATA[2]       ;
; LOCATION                                                                       ; PIN_D21            ;      ; ENET1_RX_DATA[3]       ;
; LOCATION                                                                       ; PIN_A22            ;      ; ENET1_RX_DV            ;
; LOCATION                                                                       ; PIN_C24            ;      ; ENET1_RX_ER            ;
; LOCATION                                                                       ; PIN_C22            ;      ; ENET1_TX_CLK           ;
; LOCATION                                                                       ; PIN_A26            ;      ; ENET1_TX_DATA[1]       ;
; LOCATION                                                                       ; PIN_B26            ;      ; ENET1_TX_DATA[2]       ;
; LOCATION                                                                       ; PIN_C26            ;      ; ENET1_TX_DATA[3]       ;
; LOCATION                                                                       ; PIN_B25            ;      ; ENET1_TX_EN            ;
; LOCATION                                                                       ; PIN_A25            ;      ; ENET1_TX_ER            ;
; LOCATION                                                                       ; PIN_A14            ;      ; ENETCLK_25             ;
; LOCATION                                                                       ; PIN_J10            ;      ; EX_IO[0]               ;
; LOCATION                                                                       ; PIN_J14            ;      ; EX_IO[1]               ;
; LOCATION                                                                       ; PIN_H13            ;      ; EX_IO[2]               ;
; LOCATION                                                                       ; PIN_H14            ;      ; EX_IO[3]               ;
; LOCATION                                                                       ; PIN_F14            ;      ; EX_IO[4]               ;
; LOCATION                                                                       ; PIN_E10            ;      ; EX_IO[5]               ;
; LOCATION                                                                       ; PIN_D9             ;      ; EX_IO[6]               ;
; LOCATION                                                                       ; PIN_AG12           ;      ; FL_ADDR[0]             ;
; LOCATION                                                                       ; PIN_AE9            ;      ; FL_ADDR[10]            ;
; LOCATION                                                                       ; PIN_AF9            ;      ; FL_ADDR[11]            ;
; LOCATION                                                                       ; PIN_AA10           ;      ; FL_ADDR[12]            ;
; LOCATION                                                                       ; PIN_AC8            ;      ; FL_ADDR[14]            ;
; LOCATION                                                                       ; PIN_Y10            ;      ; FL_ADDR[15]            ;
; LOCATION                                                                       ; PIN_AA8            ;      ; FL_ADDR[16]            ;
; LOCATION                                                                       ; PIN_AH12           ;      ; FL_ADDR[17]            ;
; LOCATION                                                                       ; PIN_AC12           ;      ; FL_ADDR[18]            ;
; LOCATION                                                                       ; PIN_AD12           ;      ; FL_ADDR[19]            ;
; LOCATION                                                                       ; PIN_AH7            ;      ; FL_ADDR[1]             ;
; LOCATION                                                                       ; PIN_AE10           ;      ; FL_ADDR[20]            ;
; LOCATION                                                                       ; PIN_AD10           ;      ; FL_ADDR[21]            ;
; LOCATION                                                                       ; PIN_AD11           ;      ; FL_ADDR[22]            ;
; LOCATION                                                                       ; PIN_Y13            ;      ; FL_ADDR[2]             ;
; LOCATION                                                                       ; PIN_Y14            ;      ; FL_ADDR[3]             ;
; LOCATION                                                                       ; PIN_Y12            ;      ; FL_ADDR[4]             ;
; LOCATION                                                                       ; PIN_AA13           ;      ; FL_ADDR[5]             ;
; LOCATION                                                                       ; PIN_AA12           ;      ; FL_ADDR[6]             ;
; LOCATION                                                                       ; PIN_AB13           ;      ; FL_ADDR[7]             ;
; LOCATION                                                                       ; PIN_AB12           ;      ; FL_ADDR[8]             ;
; LOCATION                                                                       ; PIN_AB10           ;      ; FL_ADDR[9]             ;
; LOCATION                                                                       ; PIN_AG7            ;      ; FL_CE_N                ;
; LOCATION                                                                       ; PIN_AH8            ;      ; FL_DQ[0]               ;
; LOCATION                                                                       ; PIN_AF10           ;      ; FL_DQ[1]               ;
; LOCATION                                                                       ; PIN_AG10           ;      ; FL_DQ[2]               ;
; LOCATION                                                                       ; PIN_AH10           ;      ; FL_DQ[3]               ;
; LOCATION                                                                       ; PIN_AF11           ;      ; FL_DQ[4]               ;
; LOCATION                                                                       ; PIN_AG11           ;      ; FL_DQ[5]               ;
; LOCATION                                                                       ; PIN_AH11           ;      ; FL_DQ[6]               ;
; LOCATION                                                                       ; PIN_AF12           ;      ; FL_DQ[7]               ;
; LOCATION                                                                       ; PIN_AC10           ;      ; FL_WE_N                ;
; LOCATION                                                                       ; PIN_AE12           ;      ; FL_WP_N                ;
; LOCATION                                                                       ; PIN_AB22           ;      ; GPIO_0[0]              ;
; LOCATION                                                                       ; PIN_AC19           ;      ; GPIO_0[10]             ;
; LOCATION                                                                       ; PIN_AF16           ;      ; GPIO_0[11]             ;
; LOCATION                                                                       ; PIN_AD19           ;      ; GPIO_0[12]             ;
; LOCATION                                                                       ; PIN_AF15           ;      ; GPIO_0[13]             ;
; LOCATION                                                                       ; PIN_AF24           ;      ; GPIO_0[14]             ;
; LOCATION                                                                       ; PIN_AE21           ;      ; GPIO_0[15]             ;
; LOCATION                                                                       ; PIN_AF25           ;      ; GPIO_0[16]             ;
; LOCATION                                                                       ; PIN_AC22           ;      ; GPIO_0[17]             ;
; LOCATION                                                                       ; PIN_AE22           ;      ; GPIO_0[18]             ;
; LOCATION                                                                       ; PIN_AF21           ;      ; GPIO_0[19]             ;
; LOCATION                                                                       ; PIN_AC15           ;      ; GPIO_0[1]              ;
; LOCATION                                                                       ; PIN_AF22           ;      ; GPIO_0[20]             ;
; LOCATION                                                                       ; PIN_AD22           ;      ; GPIO_0[21]             ;
; LOCATION                                                                       ; PIN_AG25           ;      ; GPIO_0[22]             ;
; LOCATION                                                                       ; PIN_AD25           ;      ; GPIO_0[23]             ;
; LOCATION                                                                       ; PIN_AH25           ;      ; GPIO_0[24]             ;
; LOCATION                                                                       ; PIN_AE25           ;      ; GPIO_0[25]             ;
; LOCATION                                                                       ; PIN_AG22           ;      ; GPIO_0[26]             ;
; LOCATION                                                                       ; PIN_AE24           ;      ; GPIO_0[27]             ;
; LOCATION                                                                       ; PIN_AH22           ;      ; GPIO_0[28]             ;
; LOCATION                                                                       ; PIN_AF26           ;      ; GPIO_0[29]             ;
; LOCATION                                                                       ; PIN_AB21           ;      ; GPIO_0[2]              ;
; LOCATION                                                                       ; PIN_AE20           ;      ; GPIO_0[30]             ;
; LOCATION                                                                       ; PIN_AG23           ;      ; GPIO_0[31]             ;
; LOCATION                                                                       ; PIN_AF20           ;      ; GPIO_0[32]             ;
; LOCATION                                                                       ; PIN_AH26           ;      ; GPIO_0[33]             ;
; LOCATION                                                                       ; PIN_AH23           ;      ; GPIO_0[34]             ;
; LOCATION                                                                       ; PIN_AG26           ;      ; GPIO_0[35]             ;
; LOCATION                                                                       ; PIN_AC21           ;      ; GPIO_0[4]              ;
; LOCATION                                                                       ; PIN_Y16            ;      ; GPIO_0[5]              ;
; LOCATION                                                                       ; PIN_AD21           ;      ; GPIO_0[6]              ;
; LOCATION                                                                       ; PIN_AE16           ;      ; GPIO_0[7]              ;
; LOCATION                                                                       ; PIN_AD15           ;      ; GPIO_0[8]              ;
; LOCATION                                                                       ; PIN_AE15           ;      ; GPIO_0[9]              ;
; LOCATION                                                                       ; PIN_G18            ;      ; HEX0[0]                ;
; LOCATION                                                                       ; PIN_F22            ;      ; HEX0[1]                ;
; LOCATION                                                                       ; PIN_E17            ;      ; HEX0[2]                ;
; LOCATION                                                                       ; PIN_L26            ;      ; HEX0[3]                ;
; LOCATION                                                                       ; PIN_L25            ;      ; HEX0[4]                ;
; LOCATION                                                                       ; PIN_J22            ;      ; HEX0[5]                ;
; LOCATION                                                                       ; PIN_H22            ;      ; HEX0[6]                ;
; LOCATION                                                                       ; PIN_M24            ;      ; HEX1[0]                ;
; LOCATION                                                                       ; PIN_Y22            ;      ; HEX1[1]                ;
; LOCATION                                                                       ; PIN_W21            ;      ; HEX1[2]                ;
; LOCATION                                                                       ; PIN_W22            ;      ; HEX1[3]                ;
; LOCATION                                                                       ; PIN_W25            ;      ; HEX1[4]                ;
; LOCATION                                                                       ; PIN_U23            ;      ; HEX1[5]                ;
; LOCATION                                                                       ; PIN_U24            ;      ; HEX1[6]                ;
; LOCATION                                                                       ; PIN_AA25           ;      ; HEX2[0]                ;
; LOCATION                                                                       ; PIN_AA26           ;      ; HEX2[1]                ;
; LOCATION                                                                       ; PIN_Y25            ;      ; HEX2[2]                ;
; LOCATION                                                                       ; PIN_W26            ;      ; HEX2[3]                ;
; LOCATION                                                                       ; PIN_Y26            ;      ; HEX2[4]                ;
; LOCATION                                                                       ; PIN_W27            ;      ; HEX2[5]                ;
; LOCATION                                                                       ; PIN_W28            ;      ; HEX2[6]                ;
; LOCATION                                                                       ; PIN_V21            ;      ; HEX3[0]                ;
; LOCATION                                                                       ; PIN_U21            ;      ; HEX3[1]                ;
; LOCATION                                                                       ; PIN_AB20           ;      ; HEX3[2]                ;
; LOCATION                                                                       ; PIN_AA21           ;      ; HEX3[3]                ;
; LOCATION                                                                       ; PIN_AD24           ;      ; HEX3[4]                ;
; LOCATION                                                                       ; PIN_AF23           ;      ; HEX3[5]                ;
; LOCATION                                                                       ; PIN_Y19            ;      ; HEX3[6]                ;
; LOCATION                                                                       ; PIN_AB19           ;      ; HEX4[0]                ;
; LOCATION                                                                       ; PIN_AA19           ;      ; HEX4[1]                ;
; LOCATION                                                                       ; PIN_AG21           ;      ; HEX4[2]                ;
; LOCATION                                                                       ; PIN_AH21           ;      ; HEX4[3]                ;
; LOCATION                                                                       ; PIN_AE19           ;      ; HEX4[4]                ;
; LOCATION                                                                       ; PIN_AF19           ;      ; HEX4[5]                ;
; LOCATION                                                                       ; PIN_AE18           ;      ; HEX4[6]                ;
; LOCATION                                                                       ; PIN_AD18           ;      ; HEX5[0]                ;
; LOCATION                                                                       ; PIN_AC18           ;      ; HEX5[1]                ;
; LOCATION                                                                       ; PIN_AB18           ;      ; HEX5[2]                ;
; LOCATION                                                                       ; PIN_AH19           ;      ; HEX5[3]                ;
; LOCATION                                                                       ; PIN_AG19           ;      ; HEX5[4]                ;
; LOCATION                                                                       ; PIN_AF18           ;      ; HEX5[5]                ;
; LOCATION                                                                       ; PIN_AH18           ;      ; HEX5[6]                ;
; LOCATION                                                                       ; PIN_AA17           ;      ; HEX6[0]                ;
; LOCATION                                                                       ; PIN_AB16           ;      ; HEX6[1]                ;
; LOCATION                                                                       ; PIN_AA16           ;      ; HEX6[2]                ;
; LOCATION                                                                       ; PIN_AB17           ;      ; HEX6[3]                ;
; LOCATION                                                                       ; PIN_AB15           ;      ; HEX6[4]                ;
; LOCATION                                                                       ; PIN_AA15           ;      ; HEX6[5]                ;
; LOCATION                                                                       ; PIN_AC17           ;      ; HEX6[6]                ;
; LOCATION                                                                       ; PIN_AD17           ;      ; HEX7[0]                ;
; LOCATION                                                                       ; PIN_AE17           ;      ; HEX7[1]                ;
; LOCATION                                                                       ; PIN_AG17           ;      ; HEX7[2]                ;
; LOCATION                                                                       ; PIN_AH17           ;      ; HEX7[3]                ;
; LOCATION                                                                       ; PIN_AF17           ;      ; HEX7[4]                ;
; LOCATION                                                                       ; PIN_AG18           ;      ; HEX7[5]                ;
; LOCATION                                                                       ; PIN_AA14           ;      ; HEX7[6]                ;
; LOCATION                                                                       ; PIN_AH15           ;      ; HSMC_CLKIN0            ;
; LOCATION                                                                       ; PIN_J28            ;      ; HSMC_CLKIN_N1          ;
; LOCATION                                                                       ; PIN_Y28            ;      ; HSMC_CLKIN_N2          ;
; LOCATION                                                                       ; PIN_J27            ;      ; HSMC_CLKIN_P1          ;
; LOCATION                                                                       ; PIN_Y27            ;      ; HSMC_CLKIN_P2          ;
; LOCATION                                                                       ; PIN_AD28           ;      ; HSMC_CLKOUT0           ;
; LOCATION                                                                       ; PIN_G24            ;      ; HSMC_CLKOUT_N1         ;
; LOCATION                                                                       ; PIN_V24            ;      ; HSMC_CLKOUT_N2         ;
; LOCATION                                                                       ; PIN_G23            ;      ; HSMC_CLKOUT_P1         ;
; LOCATION                                                                       ; PIN_V23            ;      ; HSMC_CLKOUT_P2         ;
; LOCATION                                                                       ; PIN_AE26           ;      ; HSMC_D[0]              ;
; LOCATION                                                                       ; PIN_AE28           ;      ; HSMC_D[1]              ;
; LOCATION                                                                       ; PIN_AE27           ;      ; HSMC_D[2]              ;
; LOCATION                                                                       ; PIN_AF27           ;      ; HSMC_D[3]              ;
; LOCATION                                                                       ; PIN_F25            ;      ; HSMC_RX_D_N[0]         ;
; LOCATION                                                                       ; PIN_U26            ;      ; HSMC_RX_D_N[10]        ;
; LOCATION                                                                       ; PIN_L22            ;      ; HSMC_RX_D_N[11]        ;
; LOCATION                                                                       ; PIN_N26            ;      ; HSMC_RX_D_N[12]        ;
; LOCATION                                                                       ; PIN_P26            ;      ; HSMC_RX_D_N[13]        ;
; LOCATION                                                                       ; PIN_R21            ;      ; HSMC_RX_D_N[14]        ;
; LOCATION                                                                       ; PIN_R23            ;      ; HSMC_RX_D_N[15]        ;
; LOCATION                                                                       ; PIN_T22            ;      ; HSMC_RX_D_N[16]        ;
; LOCATION                                                                       ; PIN_C27            ;      ; HSMC_RX_D_N[1]         ;
; LOCATION                                                                       ; PIN_E26            ;      ; HSMC_RX_D_N[2]         ;
; LOCATION                                                                       ; PIN_G26            ;      ; HSMC_RX_D_N[3]         ;
; LOCATION                                                                       ; PIN_H26            ;      ; HSMC_RX_D_N[4]         ;
; LOCATION                                                                       ; PIN_K26            ;      ; HSMC_RX_D_N[5]         ;
; LOCATION                                                                       ; PIN_L24            ;      ; HSMC_RX_D_N[6]         ;
; LOCATION                                                                       ; PIN_M26            ;      ; HSMC_RX_D_N[7]         ;
; LOCATION                                                                       ; PIN_R26            ;      ; HSMC_RX_D_N[8]         ;
; LOCATION                                                                       ; PIN_T26            ;      ; HSMC_RX_D_N[9]         ;
; LOCATION                                                                       ; PIN_F24            ;      ; HSMC_RX_D_P[0]         ;
; LOCATION                                                                       ; PIN_U25            ;      ; HSMC_RX_D_P[10]        ;
; LOCATION                                                                       ; PIN_L21            ;      ; HSMC_RX_D_P[11]        ;
; LOCATION                                                                       ; PIN_N25            ;      ; HSMC_RX_D_P[12]        ;
; LOCATION                                                                       ; PIN_P25            ;      ; HSMC_RX_D_P[13]        ;
; LOCATION                                                                       ; PIN_P21            ;      ; HSMC_RX_D_P[14]        ;
; LOCATION                                                                       ; PIN_R22            ;      ; HSMC_RX_D_P[15]        ;
; LOCATION                                                                       ; PIN_T21            ;      ; HSMC_RX_D_P[16]        ;
; LOCATION                                                                       ; PIN_D26            ;      ; HSMC_RX_D_P[1]         ;
; LOCATION                                                                       ; PIN_F26            ;      ; HSMC_RX_D_P[2]         ;
; LOCATION                                                                       ; PIN_G25            ;      ; HSMC_RX_D_P[3]         ;
; LOCATION                                                                       ; PIN_H25            ;      ; HSMC_RX_D_P[4]         ;
; LOCATION                                                                       ; PIN_K25            ;      ; HSMC_RX_D_P[5]         ;
; LOCATION                                                                       ; PIN_L23            ;      ; HSMC_RX_D_P[6]         ;
; LOCATION                                                                       ; PIN_M25            ;      ; HSMC_RX_D_P[7]         ;
; LOCATION                                                                       ; PIN_R25            ;      ; HSMC_RX_D_P[8]         ;
; LOCATION                                                                       ; PIN_T25            ;      ; HSMC_RX_D_P[9]         ;
; LOCATION                                                                       ; PIN_D28            ;      ; HSMC_TX_D_N[0]         ;
; LOCATION                                                                       ; PIN_J26            ;      ; HSMC_TX_D_N[10]        ;
; LOCATION                                                                       ; PIN_L28            ;      ; HSMC_TX_D_N[11]        ;
; LOCATION                                                                       ; PIN_V26            ;      ; HSMC_TX_D_N[12]        ;
; LOCATION                                                                       ; PIN_R28            ;      ; HSMC_TX_D_N[13]        ;
; LOCATION                                                                       ; PIN_U28            ;      ; HSMC_TX_D_N[14]        ;
; LOCATION                                                                       ; PIN_V28            ;      ; HSMC_TX_D_N[15]        ;
; LOCATION                                                                       ; PIN_V22            ;      ; HSMC_TX_D_N[16]        ;
; LOCATION                                                                       ; PIN_E28            ;      ; HSMC_TX_D_N[1]         ;
; LOCATION                                                                       ; PIN_F28            ;      ; HSMC_TX_D_N[2]         ;
; LOCATION                                                                       ; PIN_G28            ;      ; HSMC_TX_D_N[3]         ;
; LOCATION                                                                       ; PIN_K28            ;      ; HSMC_TX_D_N[4]         ;
; LOCATION                                                                       ; PIN_M28            ;      ; HSMC_TX_D_N[5]         ;
; LOCATION                                                                       ; PIN_K22            ;      ; HSMC_TX_D_N[6]         ;
; LOCATION                                                                       ; PIN_H24            ;      ; HSMC_TX_D_N[7]         ;
; LOCATION                                                                       ; PIN_J24            ;      ; HSMC_TX_D_N[8]         ;
; LOCATION                                                                       ; PIN_P28            ;      ; HSMC_TX_D_N[9]         ;
; LOCATION                                                                       ; PIN_D27            ;      ; HSMC_TX_D_P[0]         ;
; LOCATION                                                                       ; PIN_J25            ;      ; HSMC_TX_D_P[10]        ;
; LOCATION                                                                       ; PIN_L27            ;      ; HSMC_TX_D_P[11]        ;
; LOCATION                                                                       ; PIN_V25            ;      ; HSMC_TX_D_P[12]        ;
; LOCATION                                                                       ; PIN_R27            ;      ; HSMC_TX_D_P[13]        ;
; LOCATION                                                                       ; PIN_U27            ;      ; HSMC_TX_D_P[14]        ;
; LOCATION                                                                       ; PIN_V27            ;      ; HSMC_TX_D_P[15]        ;
; LOCATION                                                                       ; PIN_U22            ;      ; HSMC_TX_D_P[16]        ;
; LOCATION                                                                       ; PIN_E27            ;      ; HSMC_TX_D_P[1]         ;
; LOCATION                                                                       ; PIN_F27            ;      ; HSMC_TX_D_P[2]         ;
; LOCATION                                                                       ; PIN_G27            ;      ; HSMC_TX_D_P[3]         ;
; LOCATION                                                                       ; PIN_K27            ;      ; HSMC_TX_D_P[4]         ;
; LOCATION                                                                       ; PIN_M27            ;      ; HSMC_TX_D_P[5]         ;
; LOCATION                                                                       ; PIN_K21            ;      ; HSMC_TX_D_P[6]         ;
; LOCATION                                                                       ; PIN_H23            ;      ; HSMC_TX_D_P[7]         ;
; LOCATION                                                                       ; PIN_J23            ;      ; HSMC_TX_D_P[8]         ;
; LOCATION                                                                       ; PIN_P27            ;      ; HSMC_TX_D_P[9]         ;
; LOCATION                                                                       ; PIN_B7             ;      ; I2C_SCLK               ;
; LOCATION                                                                       ; PIN_A8             ;      ; I2C_SDAT               ;
; LOCATION                                                                       ; PIN_Y15            ;      ; IRDA_RXD               ;
; LOCATION                                                                       ; PIN_M23            ;      ; KEY[0]                 ;
; LOCATION                                                                       ; PIN_M21            ;      ; KEY[1]                 ;
; LOCATION                                                                       ; PIN_N21            ;      ; KEY[2]                 ;
; LOCATION                                                                       ; PIN_R24            ;      ; KEY[3]                 ;
; LOCATION                                                                       ; PIN_L6             ;      ; LCD_BLON               ;
; LOCATION                                                                       ; PIN_L3             ;      ; LCD_DATA[0]            ;
; LOCATION                                                                       ; PIN_L1             ;      ; LCD_DATA[1]            ;
; LOCATION                                                                       ; PIN_L2             ;      ; LCD_DATA[2]            ;
; LOCATION                                                                       ; PIN_K7             ;      ; LCD_DATA[3]            ;
; LOCATION                                                                       ; PIN_K1             ;      ; LCD_DATA[4]            ;
; LOCATION                                                                       ; PIN_K2             ;      ; LCD_DATA[5]            ;
; LOCATION                                                                       ; PIN_M3             ;      ; LCD_DATA[6]            ;
; LOCATION                                                                       ; PIN_M5             ;      ; LCD_DATA[7]            ;
; LOCATION                                                                       ; PIN_L4             ;      ; LCD_EN                 ;
; LOCATION                                                                       ; PIN_L5             ;      ; LCD_ON                 ;
; LOCATION                                                                       ; PIN_M2             ;      ; LCD_RS                 ;
; LOCATION                                                                       ; PIN_M1             ;      ; LCD_RW                 ;
; LOCATION                                                                       ; PIN_E21            ;      ; LEDG[0]                ;
; LOCATION                                                                       ; PIN_E22            ;      ; LEDG[1]                ;
; LOCATION                                                                       ; PIN_E25            ;      ; LEDG[2]                ;
; LOCATION                                                                       ; PIN_E24            ;      ; LEDG[3]                ;
; LOCATION                                                                       ; PIN_H21            ;      ; LEDG[4]                ;
; LOCATION                                                                       ; PIN_G20            ;      ; LEDG[5]                ;
; LOCATION                                                                       ; PIN_G22            ;      ; LEDG[6]                ;
; LOCATION                                                                       ; PIN_G21            ;      ; LEDG[7]                ;
; LOCATION                                                                       ; PIN_F17            ;      ; LEDG[8]                ;
; LOCATION                                                                       ; PIN_G19            ;      ; LEDR[0]                ;
; LOCATION                                                                       ; PIN_J15            ;      ; LEDR[10]               ;
; LOCATION                                                                       ; PIN_H16            ;      ; LEDR[11]               ;
; LOCATION                                                                       ; PIN_J16            ;      ; LEDR[12]               ;
; LOCATION                                                                       ; PIN_H17            ;      ; LEDR[13]               ;
; LOCATION                                                                       ; PIN_F15            ;      ; LEDR[14]               ;
; LOCATION                                                                       ; PIN_G15            ;      ; LEDR[15]               ;
; LOCATION                                                                       ; PIN_G16            ;      ; LEDR[16]               ;
; LOCATION                                                                       ; PIN_H15            ;      ; LEDR[17]               ;
; LOCATION                                                                       ; PIN_F19            ;      ; LEDR[1]                ;
; LOCATION                                                                       ; PIN_E19            ;      ; LEDR[2]                ;
; LOCATION                                                                       ; PIN_F21            ;      ; LEDR[3]                ;
; LOCATION                                                                       ; PIN_F18            ;      ; LEDR[4]                ;
; LOCATION                                                                       ; PIN_E18            ;      ; LEDR[5]                ;
; LOCATION                                                                       ; PIN_J19            ;      ; LEDR[6]                ;
; LOCATION                                                                       ; PIN_H19            ;      ; LEDR[7]                ;
; LOCATION                                                                       ; PIN_J17            ;      ; LEDR[8]                ;
; LOCATION                                                                       ; PIN_G17            ;      ; LEDR[9]                ;
; LOCATION                                                                       ; PIN_H7             ;      ; OTG_ADDR[0]            ;
; LOCATION                                                                       ; PIN_C3             ;      ; OTG_ADDR[1]            ;
; LOCATION                                                                       ; PIN_A3             ;      ; OTG_CS_N               ;
; LOCATION                                                                       ; PIN_C4             ;      ; OTG_DACK_N[0]          ;
; LOCATION                                                                       ; PIN_D4             ;      ; OTG_DACK_N[1]          ;
; LOCATION                                                                       ; PIN_J6             ;      ; OTG_DATA[0]            ;
; LOCATION                                                                       ; PIN_G1             ;      ; OTG_DATA[10]           ;
; LOCATION                                                                       ; PIN_G2             ;      ; OTG_DATA[11]           ;
; LOCATION                                                                       ; PIN_G3             ;      ; OTG_DATA[12]           ;
; LOCATION                                                                       ; PIN_F1             ;      ; OTG_DATA[13]           ;
; LOCATION                                                                       ; PIN_F3             ;      ; OTG_DATA[14]           ;
; LOCATION                                                                       ; PIN_G4             ;      ; OTG_DATA[15]           ;
; LOCATION                                                                       ; PIN_K4             ;      ; OTG_DATA[1]            ;
; LOCATION                                                                       ; PIN_J5             ;      ; OTG_DATA[2]            ;
; LOCATION                                                                       ; PIN_K3             ;      ; OTG_DATA[3]            ;
; LOCATION                                                                       ; PIN_J4             ;      ; OTG_DATA[4]            ;
; LOCATION                                                                       ; PIN_J3             ;      ; OTG_DATA[5]            ;
; LOCATION                                                                       ; PIN_J7             ;      ; OTG_DATA[6]            ;
; LOCATION                                                                       ; PIN_H6             ;      ; OTG_DATA[7]            ;
; LOCATION                                                                       ; PIN_H3             ;      ; OTG_DATA[8]            ;
; LOCATION                                                                       ; PIN_H4             ;      ; OTG_DATA[9]            ;
; LOCATION                                                                       ; PIN_J1             ;      ; OTG_DREQ[0]            ;
; LOCATION                                                                       ; PIN_B4             ;      ; OTG_DREQ[1]            ;
; LOCATION                                                                       ; PIN_C6             ;      ; OTG_FSPEED             ;
; LOCATION                                                                       ; PIN_A6             ;      ; OTG_INT[0]             ;
; LOCATION                                                                       ; PIN_D5             ;      ; OTG_INT[1]             ;
; LOCATION                                                                       ; PIN_B6             ;      ; OTG_LSPEED             ;
; LOCATION                                                                       ; PIN_B3             ;      ; OTG_RD_N               ;
; LOCATION                                                                       ; PIN_C5             ;      ; OTG_RST_N              ;
; LOCATION                                                                       ; PIN_A4             ;      ; OTG_WE_N               ;
; LOCATION                                                                       ; PIN_G6             ;      ; PS2_CLK                ;
; LOCATION                                                                       ; PIN_G5             ;      ; PS2_CLK2               ;
; LOCATION                                                                       ; PIN_H5             ;      ; PS2_DAT                ;
; LOCATION                                                                       ; PIN_F5             ;      ; PS2_DAT2               ;
; LOCATION                                                                       ; PIN_AE13           ;      ; SD_CLK                 ;
; LOCATION                                                                       ; PIN_AD14           ;      ; SD_CMD                 ;
; LOCATION                                                                       ; PIN_AE14           ;      ; SD_DAT[0]              ;
; LOCATION                                                                       ; PIN_AF13           ;      ; SD_DAT[1]              ;
; LOCATION                                                                       ; PIN_AB14           ;      ; SD_DAT[2]              ;
; LOCATION                                                                       ; PIN_AC14           ;      ; SD_DAT[3]              ;
; LOCATION                                                                       ; PIN_AF14           ;      ; SD_WP_N                ;
; LOCATION                                                                       ; PIN_AH14           ;      ; SMA_CLKIN              ;
; LOCATION                                                                       ; PIN_AE23           ;      ; SMA_CLKOUT             ;
; LOCATION                                                                       ; PIN_AB7            ;      ; SRAM_ADDR[0]           ;
; LOCATION                                                                       ; PIN_AF2            ;      ; SRAM_ADDR[10]          ;
; LOCATION                                                                       ; PIN_AD3            ;      ; SRAM_ADDR[11]          ;
; LOCATION                                                                       ; PIN_AB4            ;      ; SRAM_ADDR[12]          ;
; LOCATION                                                                       ; PIN_AC3            ;      ; SRAM_ADDR[13]          ;
; LOCATION                                                                       ; PIN_AA4            ;      ; SRAM_ADDR[14]          ;
; LOCATION                                                                       ; PIN_AB11           ;      ; SRAM_ADDR[15]          ;
; LOCATION                                                                       ; PIN_AC11           ;      ; SRAM_ADDR[16]          ;
; LOCATION                                                                       ; PIN_AB9            ;      ; SRAM_ADDR[17]          ;
; LOCATION                                                                       ; PIN_AB8            ;      ; SRAM_ADDR[18]          ;
; LOCATION                                                                       ; PIN_T8             ;      ; SRAM_ADDR[19]          ;
; LOCATION                                                                       ; PIN_AD7            ;      ; SRAM_ADDR[1]           ;
; LOCATION                                                                       ; PIN_AE7            ;      ; SRAM_ADDR[2]           ;
; LOCATION                                                                       ; PIN_AC7            ;      ; SRAM_ADDR[3]           ;
; LOCATION                                                                       ; PIN_AB6            ;      ; SRAM_ADDR[4]           ;
; LOCATION                                                                       ; PIN_AE6            ;      ; SRAM_ADDR[5]           ;
; LOCATION                                                                       ; PIN_AB5            ;      ; SRAM_ADDR[6]           ;
; LOCATION                                                                       ; PIN_AC5            ;      ; SRAM_ADDR[7]           ;
; LOCATION                                                                       ; PIN_AF5            ;      ; SRAM_ADDR[8]           ;
; LOCATION                                                                       ; PIN_T7             ;      ; SRAM_ADDR[9]           ;
; LOCATION                                                                       ; PIN_AF8            ;      ; SRAM_CE_N              ;
; LOCATION                                                                       ; PIN_AH3            ;      ; SRAM_DQ[0]             ;
; LOCATION                                                                       ; PIN_AE2            ;      ; SRAM_DQ[10]            ;
; LOCATION                                                                       ; PIN_AE1            ;      ; SRAM_DQ[11]            ;
; LOCATION                                                                       ; PIN_AE3            ;      ; SRAM_DQ[12]            ;
; LOCATION                                                                       ; PIN_AE4            ;      ; SRAM_DQ[13]            ;
; LOCATION                                                                       ; PIN_AF3            ;      ; SRAM_DQ[14]            ;
; LOCATION                                                                       ; PIN_AG3            ;      ; SRAM_DQ[15]            ;
; LOCATION                                                                       ; PIN_AF4            ;      ; SRAM_DQ[1]             ;
; LOCATION                                                                       ; PIN_AG4            ;      ; SRAM_DQ[2]             ;
; LOCATION                                                                       ; PIN_AH4            ;      ; SRAM_DQ[3]             ;
; LOCATION                                                                       ; PIN_AF6            ;      ; SRAM_DQ[4]             ;
; LOCATION                                                                       ; PIN_AG6            ;      ; SRAM_DQ[5]             ;
; LOCATION                                                                       ; PIN_AH6            ;      ; SRAM_DQ[6]             ;
; LOCATION                                                                       ; PIN_AF7            ;      ; SRAM_DQ[7]             ;
; LOCATION                                                                       ; PIN_AD1            ;      ; SRAM_DQ[8]             ;
; LOCATION                                                                       ; PIN_AD2            ;      ; SRAM_DQ[9]             ;
; LOCATION                                                                       ; PIN_AD4            ;      ; SRAM_LB_N              ;
; LOCATION                                                                       ; PIN_AD5            ;      ; SRAM_OE_N              ;
; LOCATION                                                                       ; PIN_AC4            ;      ; SRAM_UB_N              ;
; LOCATION                                                                       ; PIN_AE8            ;      ; SRAM_WE_N              ;
; LOCATION                                                                       ; PIN_AB28           ;      ; SW[0]                  ;
; LOCATION                                                                       ; PIN_AC24           ;      ; SW[10]                 ;
; LOCATION                                                                       ; PIN_AB24           ;      ; SW[11]                 ;
; LOCATION                                                                       ; PIN_AB23           ;      ; SW[12]                 ;
; LOCATION                                                                       ; PIN_AA24           ;      ; SW[13]                 ;
; LOCATION                                                                       ; PIN_AA23           ;      ; SW[14]                 ;
; LOCATION                                                                       ; PIN_AA22           ;      ; SW[15]                 ;
; LOCATION                                                                       ; PIN_Y24            ;      ; SW[16]                 ;
; LOCATION                                                                       ; PIN_Y23            ;      ; SW[17]                 ;
; LOCATION                                                                       ; PIN_AC28           ;      ; SW[1]                  ;
; LOCATION                                                                       ; PIN_AC27           ;      ; SW[2]                  ;
; LOCATION                                                                       ; PIN_AD27           ;      ; SW[3]                  ;
; LOCATION                                                                       ; PIN_AB27           ;      ; SW[4]                  ;
; LOCATION                                                                       ; PIN_AC26           ;      ; SW[5]                  ;
; LOCATION                                                                       ; PIN_AD26           ;      ; SW[6]                  ;
; LOCATION                                                                       ; PIN_AB26           ;      ; SW[7]                  ;
; LOCATION                                                                       ; PIN_AC25           ;      ; SW[8]                  ;
; LOCATION                                                                       ; PIN_AB25           ;      ; SW[9]                  ;
; LOCATION                                                                       ; PIN_E8             ;      ; TD_DATA[0]             ;
; LOCATION                                                                       ; PIN_A7             ;      ; TD_DATA[1]             ;
; LOCATION                                                                       ; PIN_D8             ;      ; TD_DATA[2]             ;
; LOCATION                                                                       ; PIN_C7             ;      ; TD_DATA[3]             ;
; LOCATION                                                                       ; PIN_D7             ;      ; TD_DATA[4]             ;
; LOCATION                                                                       ; PIN_D6             ;      ; TD_DATA[5]             ;
; LOCATION                                                                       ; PIN_E7             ;      ; TD_DATA[6]             ;
; LOCATION                                                                       ; PIN_F7             ;      ; TD_DATA[7]             ;
; LOCATION                                                                       ; PIN_E5             ;      ; TD_HS                  ;
; LOCATION                                                                       ; PIN_G7             ;      ; TD_RESET_N             ;
; LOCATION                                                                       ; PIN_E4             ;      ; TD_VS                  ;
; LOCATION                                                                       ; PIN_G14            ;      ; UART_CTS               ;
; LOCATION                                                                       ; PIN_J13            ;      ; UART_RTS               ;
; LOCATION                                                                       ; PIN_G12            ;      ; UART_RXD               ;
; LOCATION                                                                       ; PIN_G9             ;      ; UART_TXD               ;
; LOCATION                                                                       ; PIN_F11            ;      ; VGA_BLANK_N            ;
; LOCATION                                                                       ; PIN_B10            ;      ; VGA_B[0]               ;
; LOCATION                                                                       ; PIN_A10            ;      ; VGA_B[1]               ;
; LOCATION                                                                       ; PIN_C11            ;      ; VGA_B[2]               ;
; LOCATION                                                                       ; PIN_B11            ;      ; VGA_B[3]               ;
; LOCATION                                                                       ; PIN_A11            ;      ; VGA_B[4]               ;
; LOCATION                                                                       ; PIN_C12            ;      ; VGA_B[5]               ;
; LOCATION                                                                       ; PIN_D11            ;      ; VGA_B[6]               ;
; LOCATION                                                                       ; PIN_D12            ;      ; VGA_B[7]               ;
; LOCATION                                                                       ; PIN_A12            ;      ; VGA_CLK                ;
; LOCATION                                                                       ; PIN_G8             ;      ; VGA_G[0]               ;
; LOCATION                                                                       ; PIN_G11            ;      ; VGA_G[1]               ;
; LOCATION                                                                       ; PIN_F8             ;      ; VGA_G[2]               ;
; LOCATION                                                                       ; PIN_H12            ;      ; VGA_G[3]               ;
; LOCATION                                                                       ; PIN_C8             ;      ; VGA_G[4]               ;
; LOCATION                                                                       ; PIN_B8             ;      ; VGA_G[5]               ;
; LOCATION                                                                       ; PIN_F10            ;      ; VGA_G[6]               ;
; LOCATION                                                                       ; PIN_C9             ;      ; VGA_G[7]               ;
; LOCATION                                                                       ; PIN_G13            ;      ; VGA_HS                 ;
; LOCATION                                                                       ; PIN_E12            ;      ; VGA_R[0]               ;
; LOCATION                                                                       ; PIN_E11            ;      ; VGA_R[1]               ;
; LOCATION                                                                       ; PIN_D10            ;      ; VGA_R[2]               ;
; LOCATION                                                                       ; PIN_F12            ;      ; VGA_R[3]               ;
; LOCATION                                                                       ; PIN_G10            ;      ; VGA_R[4]               ;
; LOCATION                                                                       ; PIN_J12            ;      ; VGA_R[5]               ;
; LOCATION                                                                       ; PIN_H8             ;      ; VGA_R[6]               ;
; LOCATION                                                                       ; PIN_H10            ;      ; VGA_R[7]               ;
; LOCATION                                                                       ; PIN_C10            ;      ; VGA_SYNC_N             ;
; LOCATION                                                                       ; PIN_C13            ;      ; VGA_VS                 ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;                        ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;                        ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                        ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                        ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                        ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                        ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                        ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;                        ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                        ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                        ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                        ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;                        ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;                        ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;                        ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;                        ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;                        ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                        ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                        ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                        ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                        ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                        ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                        ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                        ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                        ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                        ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;                        ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                        ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                        ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                        ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                        ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                        ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                        ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                        ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                        ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                        ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                        ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                        ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                        ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                        ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                        ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                        ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                        ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                        ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                        ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                        ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                        ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                        ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                        ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                        ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                        ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                        ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                        ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                        ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                        ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                        ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                        ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                        ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                        ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                        ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                        ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                        ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                        ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                        ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                        ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                        ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                        ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;                        ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                        ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                        ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                        ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                        ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                        ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                        ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                        ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                        ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                        ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                        ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                        ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                        ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                        ;
; PRPOF_ID                                                                       ; OFF                ;      ;                        ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;                        ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                        ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                        ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;                        ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                        ;
; PCI_IO                                                                         ; OFF                ;      ;                        ;
; TURBO_BIT                                                                      ; ON                 ;      ;                        ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                        ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                        ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                        ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;                        ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;                        ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                        ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                        ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                        ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                        ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                        ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                        ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                        ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                        ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;                        ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                        ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                        ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[0]        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[1]        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[2]        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[3]        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[4]        ;
; PRESERVE_REGISTER                                                              ; on                 ;      ; test_counter[5]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[0]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[1]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[2]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[3]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[4]        ;
; PRESERVE_FANOUT_FREE_NODE                                                      ; on                 ;      ; test_counter[5]        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;                        ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                ;      ; right_number           ;
; IGNORE_LCELL_BUFFERS                                                           ; off                ;      ; right_number           ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[0] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[1] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[2] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[3] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[4] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[5] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[6] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[7] ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ; modified_post_count[8] ;
; MESSAGE_DISABLE                                                                ; 13410              ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ; clr_reg                ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                        ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                        ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ; clr_reg                ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;                        ;
; MESSAGE_DISABLE                                                                ; 13410              ;      ;                        ;
; NOT_GATE_PUSH_BACK                                                             ; OFF                ;      ;                        ;
; POWER_UP_LEVEL                                                                 ; LOW                ;      ;                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                ;      ;                        ;
+--------------------------------------------------------------------------------+--------------------+------+------------------------+


+----------------------------------------------------------------------+
; Source assignments for traffic_and_pedestrian_light_controller:myTLC ;
+------------------------------+-------+------+------------------------+
; Assignment                   ; Value ; From ; To                     ;
+------------------------------+-------+------+------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state_1                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_2                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_3                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_4                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_5                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_6                ;
; PRESERVE_REGISTER            ; on    ; -    ; state_4_a              ;
; PRESERVE_REGISTER            ; on    ; -    ; state_4_w              ;
; PRESERVE_REGISTER            ; on    ; -    ; state_4_fd             ;
; PRESERVE_REGISTER            ; on    ; -    ; state_4_d              ;
; PRESERVE_REGISTER            ; on    ; -    ; state_1_w              ;
; PRESERVE_REGISTER            ; on    ; -    ; state_1_fd             ;
; PRESERVE_REGISTER            ; on    ; -    ; state_1_d              ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[5]               ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[4]               ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[3]               ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[2]               ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[1]               ;
; PRESERVE_REGISTER            ; on    ; -    ; timer[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_1       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_1       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_1     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_1     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_1_dwell          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_1_dwell          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_1_w     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_1_w     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_1_w   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_1_w   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_1_d_w            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_1_d_w            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_1_fd    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_1_fd    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_1_fd  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_1_fd  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_1_d_fd           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_1_d_fd           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_1_d     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_1_d     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_1_d   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_1_d   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_1_d_d            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_1_d_d            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_2       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_2       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_2     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_2     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_2_d              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_2_d              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_3       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_3       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_3     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_3     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_3_d              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_3_d              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_4_a     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_4_a     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_4_a   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_4_a   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_4_d_a            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_4_d_a            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_4_w     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_4_w     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_4_w   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_4_w   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_4_d_w            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_4_d_w            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_4_fd    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_4_fd    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_4_fd  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_4_fd  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_4_d_fd           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_4_d_fd           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_4_d     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_4_d     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_4_d   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_4_d   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_4_d_d            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_4_d_d            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_4       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_4       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_4     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_4     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_4_dwell          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_4_dwell          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_5       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_5       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_5     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_5     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_5_d              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_5_d              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; entering_state_6       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; entering_state_6       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; staying_in_state_6     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; staying_in_state_6     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; state_6_d              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; state_6_d              ;
+------------------------------+-------+------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+---------------------------------------+-------------+
; Type                                  ; Count       ;
+---------------------------------------+-------------+
; blackbox                              ; 1           ;
;     Traffic_Testbench:exam_test_bench ; 1           ;
; boundary_port                         ; 122         ;
; cycloneiii_ff                         ; 74          ;
;     CLR                               ; 13          ;
;     ENA CLR                           ; 6           ;
;     SCLR                              ; 48          ;
;     plain                             ; 7           ;
; cycloneiii_lcell_comb                 ; 159         ;
;     arith                             ; 51          ;
;         2 data inputs                 ; 51          ;
;     normal                            ; 108         ;
;         0 data inputs                 ; 2           ;
;         1 data inputs                 ; 6           ;
;         2 data inputs                 ; 24          ;
;         3 data inputs                 ; 12          ;
;         4 data inputs                 ; 64          ;
;                                       ;             ;
; Max LUT depth                         ; 6.00        ;
; Average LUT depth                     ; 2.69        ;
+---------------------------------------+-------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Processing started: Sun Nov 26 23:07:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Traffic_Testbench.qxp
    Info (12023): Found entity 1: Traffic_Testbench File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_Testbench.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file traffic_and_pedestrian_light_controller.sv
    Info (12023): Found entity 1: traffic_and_pedestrian_light_controller File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Traffic_controller_test.v
    Info (12023): Found entity 1: Traffic_controller_test File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 7
Info (12127): Elaborating entity "Traffic_controller_test" for the top level hierarchy
Warning (10034): Output port "LEDG[7..1]" at Traffic_controller_test.v(15) has no driver File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
Warning (10034): Output port "LEDR" at Traffic_controller_test.v(16) has no driver File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
Info (12128): Elaborating entity "Traffic_Testbench" for hierarchy "Traffic_Testbench:exam_test_bench" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 96
Info (12128): Elaborating entity "traffic_and_pedestrian_light_controller" for hierarchy "traffic_and_pedestrian_light_controller:myTLC" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at traffic_and_pedestrian_light_controller.sv(638): object "nbnd_walk_fd" assigned a value but never read File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 638
Warning (10036): Verilog HDL or VHDL warning at traffic_and_pedestrian_light_controller.sv(639): object "sbnd_walk_fd" assigned a value but never read File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 639
Warning (10036): Verilog HDL or VHDL warning at traffic_and_pedestrian_light_controller.sv(640): object "ebnd_walk_fd" assigned a value but never read File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 640
Warning (10036): Verilog HDL or VHDL warning at traffic_and_pedestrian_light_controller.sv(641): object "wbnd_walk_fd" assigned a value but never read File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 641
Warning (10240): Verilog HDL Always Construct warning at traffic_and_pedestrian_light_controller.sv(103): inferring latch(es) for variable "walk_request", which holds its previous value in one or more paths through the always construct File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 103
Info (10041): Inferred latch for "walk_request" at traffic_and_pedestrian_light_controller.sv(105) File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 105
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (13000): Registers with preset signals will power-up high File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/traffic_and_pedestrian_light_controller.sv Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[1]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[2]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[3]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[4]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[5]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[6]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
    Warning (13010): Node "LCD_DATA[7]~synth" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 15
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35026): Attempting to remove 124 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|reset~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|reset"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|debug~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|debug"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|left_turn_request~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|left_turn_request"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|walk_NS_request~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|walk_NS_request"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|walk_EW_request~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|walk_EW_request"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|clock_to_your_module~output"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|clock_to_your_module"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|northbound_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|north_walk_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|southbound_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|south_walk_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|eastbound_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|east_walk_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|westbound_Hex[6]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[0]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[0]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[1]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[1]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[2]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[2]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[3]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[3]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[4]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[4]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[5]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[5]"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[6]~input"
    Info (35027): Removed I/O cell "Traffic_Testbench:exam_test_bench|west_walk_Hex[6]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/.engr-ece/hze083/Documents/CME341/Labs/Lab_6/Traffic_controller_test.v Line: 22
Info (21057): Implemented 1443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 88 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1321 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Sun Nov 26 23:08:04 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15


