==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'hls::Mat<1920, 1080, 32>::init' into 'hls::Mat<1920, 1080, 32>::Mat.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:470).
@I [XFORM-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:92).
@I [XFORM-603] Inlining function 'hls::Mat<1920, 1080, 32>::write' into 'hls::Mat<1920, 1080, 32>::operator<<' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:551).
@I [XFORM-603] Inlining function 'hls::Mat<1920, 1080, 32>::operator<<' into 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:94).
@I [XFORM-603] Inlining function 'hls::Mat<1920, 1080, 32>::read' into 'hls::Mat<1920, 1080, 32>::operator>>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:545).
@I [XFORM-603] Inlining function 'hls::Mat<1920, 1080, 32>::operator>>' into 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:140).
@I [XFORM-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:143).
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] /opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:70) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:125) in function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' for pipelining.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:535) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:511) in function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' completely.
@I [XFORM-501] Unrolling loop 'loop_channels' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' completely.
@I [XFORM-102] Partitioning array 's.val.assign' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:452) automatically.
@I [XFORM-102] Automatically partitioning streamed array 'out.data_stream.V' .
@I [XFORM-102] Automatically partitioning streamed array 'src.data_stream.V' .
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:54) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_core.h:504) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out.data_stream.V' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'src.data_stream.V' in dimension 1 completely.
@W [XFORM-561] Updating loop lower bound from 0 to 1080 for loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:71:1) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>'.
@W [XFORM-561] Updating loop lower bound from 0 to 1920 for loop 'loop_height' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:68:1) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>'.
@W [XFORM-561] Updating loop lower bound from 0 to 1080 for loop 'loop_width' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:126:1) in function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>'.
@W [XFORM-561] Updating loop lower bound from 0 to 1920 for loop 'loop_height' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:124:1) in function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>'.
@I [XFORM-712] Applying dataflow to function 'sandbox' (top.cpp:3), detected/extracted 2 process function(s):
	 'hls::AXIvideo2Mat<24, 1920, 1080, 32>'
	 'Block__proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:88:13) to (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:70:50) in function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'hls::Mat2AXIvideo<24, 1920, 1080, 32>' into 'Block__proc' (top.cpp:38) automatically.
@W [XFORM-731] Internal stream variable 'src.data_stream.V.0' is invalid: it has no data consumer.
@W [XFORM-731] Internal stream variable 'src.data_stream.V.1' is invalid: it has no data consumer.
@W [XFORM-731] Internal stream variable 'src.data_stream.V.2' is invalid: it has no data consumer.
@W [XFORM-731] Internal stream variable 'out.data_stream.V.0' is invalid: it has no data producer.
@W [XFORM-731] Internal stream variable 'out.data_stream.V.1' is invalid: it has no data producer.
@W [XFORM-731] Internal stream variable 'out.data_stream.V.2' is invalid: it has no data producer.
@W [XFORM-631] Renaming function 'hls::AXIvideo2Mat<24, 1920, 1080, 32>' (/opt/Xilinx/Vivado_HLS/2014.4/common/technology/autopilot/hls/hls_video_io.h:49:46) into AXIvideo2Mat.
@I [HLS-111] Elapsed time: 5.25074 seconds; current memory usage: 135 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'sandbox' ...
@W [SYN-103] Legalizing function name 'sandbox_Block__proc' to 'sandbox_Block_proc'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sandbox_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'loop_wait_for_start'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_wait_for_eol'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Generating Fix relative node schedules ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.182779 seconds; current memory usage: 135 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sandbox_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.018895 seconds; current memory usage: 136 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sandbox_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-61] Pipelining loop 'loop_width'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Generating Fix relative node schedules ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.077785 seconds; current memory usage: 136 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sandbox_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.006237 seconds; current memory usage: 136 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sandbox' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Generating True dependence constraints ... 
@I [SCHED-11] Generating Auxiliary dependence constraints ... 
@I [SCHED-11] Generating Ternary mapping constraints ... 
@I [SCHED-11] Generating Node latency constraints ... 
@I [SCHED-11] Generating Relative time constraints ... 
@I [SCHED-11] Generating Protocol constraints ... 
@I [SCHED-11] Generating Precedence constraints ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Pipeline constraints ... 
@I [SCHED-11] Generating Fix relative node schedules ... 
@I [SCHED-11] Generating Supporting dependence constraints ... 
@I [SCHED-11] Generating Resource constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Latency constraints ... 
@I [SCHED-11] Generating Cycle time constraints ... 
@I [SCHED-11] Generating Blocking node constraints ... 
@I [SCHED-11] Generating Chaining constraints ... 
@I [SCHED-11] Generating Operation gating constraints ... 
@I [SCHED-11] Generating Variable bound constraints ... 
@I [SCHED-11] Generating PHI node constraints ... 
@I [SCHED-11] Start checking consistency (resolving sdc graph) ...
@I [SCHED-11] Finished checking consistency.
@I [SCHED-11] Start scheduling optimization (solving LP) ...
@I [SCHED-11] Finished scheduling optimization.
@I [SCHED-11] Start constructing STG ...
@I [SCHED-11] Finished constructing STG.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.016517 seconds; current memory usage: 136 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sandbox' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.010331 seconds; current memory usage: 136 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sandbox_AXIvideo2Mat' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'sandbox_AXIvideo2Mat/img_data_stream_0_V_write' to 0.
@W [RTGEN-101] Setting dangling out port 'sandbox_AXIvideo2Mat/img_data_stream_1_V_write' to 0.
@W [RTGEN-101] Setting dangling out port 'sandbox_AXIvideo2Mat/img_data_stream_2_V_write' to 0.
@I [RTGEN-100] Finished creating RTL model for 'sandbox_AXIvideo2Mat'.
@I [HLS-111] Elapsed time: 0.032762 seconds; current memory usage: 137 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sandbox_Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'sandbox_Block_proc'.
@I [HLS-111] Elapsed time: 0.061118 seconds; current memory usage: 138 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sandbox' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/INPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_strb_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_id_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/OUTPUT_STREAM_V_dest_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/rows' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'sandbox/cols' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'sandbox' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'sandbox'.
@I [HLS-111] Elapsed time: 0.026297 seconds; current memory usage: 139 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_sandbox_result_channel' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'sandbox'.
@I [WVHDL-304] Generating RTL VHDL for 'sandbox'.
@I [WVLOG-307] Generating RTL Verilog for 'sandbox'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 135.734 seconds; peak memory usage: 139 MB.
@I [LIC-101] Checked in feature [HLS]
