[{"DBLP title": "A Testable Random Bit Generator Based on a High Resolution Phase Noise Detection.", "DBLP authors": ["Marco Bucci", "Raimondo Luzzi"], "year": 2007, "MAG papers": [{"PaperId": 2123635656, "PaperTitle": "a testable random bit generator based on a high resolution phase noise detection", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Test Pattern Compression Based on Pattern Overlapping.", "DBLP authors": ["Jiri Jen\u00edcek", "Ondrej Nov\u00e1k"], "year": 2007, "MAG papers": [{"PaperId": 2010806198, "PaperTitle": "test pattern compression based on pattern overlapping", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Layout to Logic Defect Analysis for Hierarchical Test Generation.", "DBLP authors": ["Maksim Jenihhin", "Jaan Raik", "Raimund Ubar", "Witold A. Pleskacz", "Michal Rakowski"], "year": 2007, "MAG papers": [{"PaperId": 2133105507, "PaperTitle": "layout to logic defect analysis for hierarchical test generation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["warsaw university of technology", "tallinn university of technology", "warsaw university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Design Platform for Quick Integration of an Internet Connectivity into System-on-Chips.", "DBLP authors": ["Bartosz Wojciechowski", "Tomasz Kowalczyk", "Wojciech Sakowski"], "year": 2007, "MAG papers": [{"PaperId": 2165911946, "PaperTitle": "design platform for quick integration of an internet connectivity into system on chips", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Resource Constrained Co-synthesis of Self-reconfigurable SOPCs.", "DBLP authors": ["Radoslaw Czarnecki", "Stanislaw Deniziak"], "year": 2007, "MAG papers": [{"PaperId": 2135084309, "PaperTitle": "resource constrained co synthesis of self reconfigurable sopcs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Extended Fault Detection Techniques for Systems-on-Chip.", "DBLP authors": ["Paolo Bernardi", "Let\u00edcia Maria Veiras Bolzani", "Matteo Sonza Reorda"], "year": 2007, "MAG papers": [{"PaperId": 2107999109, "PaperTitle": "extended fault detection techniques for systems on chip", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A Heuristic for Concurrent SOC Test Scheduling with Compression and Sharing.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Petru Eles", "Zebo Peng"], "year": 2007, "MAG papers": [{"PaperId": 2098135379, "PaperTitle": "a heuristic for concurrent soc test scheduling with compression and sharing", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Memories in Scaled Technologies: A Review of Process Induced Failures, Test Methodologies, and Fault Tolerance.", "DBLP authors": ["Saibal Mukhopadhyay", "Qikai Chen", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2150052650, "PaperTitle": "memories in scaled technologies a review of process induced failures test methodologies and fault tolerance", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Architecture for Highly Reliable Embedded Flash Memories.", "DBLP authors": ["Beno\u00eet Godard", "Jean Michel Daga", "Lionel Torres", "Gilles Sassatelli"], "year": 2007, "MAG papers": [{"PaperId": 2168371228, "PaperTitle": "architecture for highly reliable embedded flash memories", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of montpellier", "university of montpellier", null, null]}], "source": "ES"}, {"DBLP title": "Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology.", "DBLP authors": ["Zhicheng Liang", "Makoto Ikeda", "Kunihiro Asada"], "year": 2007, "MAG papers": [{"PaperId": 2017427446, "PaperTitle": "analysis of noise margins due to device parameter variations in sub 100nm cmos technology", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Accurately Determining Bridging Defects from Layout.", "DBLP authors": ["Maria Gkatziani", "Rohit Kapur", "Qing Su", "Ben Mathew", "Roberto Mattiuzzo", "Laura Tarantini", "Cy Hay", "Salvatore Talluto", "Thomas W. Williams"], "year": 2007, "MAG papers": [{"PaperId": 2097138414, "PaperTitle": "accurately determining bridging defects from layout", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["stmicroelectronics", "synopsys", "university of calgary", "synopsys", "synopsys", "synopsys", "synopsys", "stmicroelectronics", "synopsys"]}], "source": "ES"}, {"DBLP title": "FPGA Implementation of Strongly Parallel Histogram Equalization.", "DBLP authors": ["Ernest Jamro", "Maciej Wielgosz", "Kazimierz Wiatr"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGAs.", "DBLP authors": ["Grzegorz Borowik", "Bogdan J. Falkowski", "Tadeusz Luba"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Instruction Memory Architecture Evaluation on Multiprocessor FPGA MPEG-4 Encoder.", "DBLP authors": ["Ari Kulmala", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "MAG papers": [{"PaperId": 2134008116, "PaperTitle": "instruction memory architecture evaluation on multiprocessor fpga mpeg 4 encoder", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["tampere university of technology", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "A Low Noise and Low Power CMOS Image Sensor with Pixel-level Correlated Double Sampling.", "DBLP authors": ["Dongsoo Kim", "Gunhee Han"], "year": 2007, "MAG papers": [{"PaperId": 2096254307, "PaperTitle": "a low noise and low power cmos image sensor with pixel level correlated double sampling", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "A PMT Interface for the Optical Module Front-end of a Neutrino Underwater Telescope.", "DBLP authors": ["Valeria Sipala", "Domenico Lo Presti", "Nunzio Randazzo", "Luigi Caponetto"], "year": 2007, "MAG papers": [{"PaperId": 2127801058, "PaperTitle": "a pmt interface for the optical module front end of a neutrino underwater telescope", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A Proposal for ASM++ Diagrams.", "DBLP authors": ["Santiago De Pablo", "Santiago C\u00e1ceres", "Jes\u00fas A. Cebri\u00e1n", "Manuel Berrocal"], "year": 2007, "MAG papers": [{"PaperId": 2112697022, "PaperTitle": "a proposal for asm diagrams", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "university of valladolid", "university of valladolid", "university of valladolid"]}], "source": "ES"}, {"DBLP title": "Lightweight Multi-threaded Network Processor Core in FPGA.", "DBLP authors": ["Piotr Buciak", "Jakub Botwicz"], "year": 2007, "MAG papers": [{"PaperId": 2140579965, "PaperTitle": "lightweight multi threaded network processor core in fpga", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Parts Obsolescence Challenges for the Electronics Industry.", "DBLP authors": ["Jim T\u00f8rresen", "Thor Arne Lovland"], "year": 2007, "MAG papers": [{"PaperId": 2115494319, "PaperTitle": "parts obsolescence challenges for the electronics industry", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Simulation and Characterization of Wireless Data Acquisition RF Systems for Medical Diagnostic Application.", "DBLP authors": ["Khalil Arshak", "Francis Adepoju", "Essa Jafer"], "year": 2007, "MAG papers": [{"PaperId": 2139077813, "PaperTitle": "simulation and characterization of wireless data acquisition rf systems for medical diagnostic application", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of limerick", "university of limerick", "university of limerick"]}], "source": "ES"}, {"DBLP title": "Two-level Logic Synthesis for Low Power Based on New Model of Power Dissipation.", "DBLP authors": ["Ireneusz Brzozowski", "Andrzej Kos"], "year": 2007, "MAG papers": [{"PaperId": 2147127535, "PaperTitle": "two level logic synthesis for low power based on new model of power dissipation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["agh university of science and technology", "agh university of science and technology"]}], "source": "ES"}, {"DBLP title": "A March-based Fault Location Algorithm with Partial and Full Diagnosis for All Simple Static Faults in Random Access Memories.", "DBLP authors": ["Gurgen Harutunyan", "Valery A. Vardanian", "Yervant Zorian"], "year": 2007, "MAG papers": [{"PaperId": 2107784707, "PaperTitle": "a march based fault location algorithm with partial and full diagnosis for all simple static faults in random access memories", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["virage logic", "virage logic", "virage logic"]}], "source": "ES"}, {"DBLP title": "Avoiding Crosstalk Influence on Interconnect Delay Fault Testing.", "DBLP authors": ["Tomasz Garbolino", "Krzysztof Gucwa", "Michal Kopec", "Andrzej Hlawiczka"], "year": 2007, "MAG papers": [{"PaperId": 2115647891, "PaperTitle": "avoiding crosstalk influence on interconnect delay fault testing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["silesian university of technology", "silesian university of technology", "silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Instance Generation for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2007, "MAG papers": [{"PaperId": 2127167802, "PaperTitle": "instance generation for sat based atpg", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Power Testing of an FPGA-based System Using Modelsim Code Coverage Capability.", "DBLP authors": ["Khalil Arshak", "Essa Jafer", "Christian Ibala"], "year": 2007, "MAG papers": [{"PaperId": 2117278183, "PaperTitle": "power testing of an fpga based system using modelsim code coverage capability", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of limerick", "xilinx", "university of limerick"]}], "source": "ES"}, {"DBLP title": "XSIM: An Efficient Crosstalk Simulator for Analysis and Modeling of Signal Integrity Faults in Both Defective and Defect-free Interconnects.", "DBLP authors": ["Ajoy Kumar Palit", "Kishore K. Duganapalli", "Walter Anheier"], "year": 2007, "MAG papers": [{"PaperId": 2133239350, "PaperTitle": "xsim an efficient crosstalk simulator for analysis and modeling of signal integrity faults in both defective and defect free interconnects", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Built in Defect Prognosis for Embedded Memories.", "DBLP authors": ["Prashant Dubey", "Akhil Garg", "Sravan Kumar Bhaskarani"], "year": 2007, "MAG papers": [{"PaperId": 2134378671, "PaperTitle": "built in defect prognosis for embedded memories", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "March CRF: an Efficient Test for Complex Read Faults in SRAM Memories.", "DBLP authors": ["Luigi Dilillo", "Bashir M. Al-Hashimi"], "year": 2007, "MAG papers": [{"PaperId": 2096814918, "PaperTitle": "march crf an efficient test for complex read faults in sram memories", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Manifestation of Precharge Faults in High Speed DRAM Devices.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2007, "MAG papers": [{"PaperId": 2162686669, "PaperTitle": "manifestation of precharge faults in high speed dram devices", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.", "DBLP authors": ["Philipp \u00d6hler", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2007, "MAG papers": [{"PaperId": 2110559697, "PaperTitle": "analyzing test and repair times for 2d integrated memory built in test and repair", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of paderborn", "university of paderborn", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "An Improved MDCT IP Core Generator with Architectural Model Simulation.", "DBLP authors": ["Peter Mal\u00edk", "Marcel Bal\u00e1z", "Tom\u00e1s Pikula", "Martin Simlast\u00edk"], "year": 2007, "MAG papers": [{"PaperId": 2117723017, "PaperTitle": "an improved mdct ip core generator with architectural model simulation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System.", "DBLP authors": ["Chiou-Kou Tung", "Yu-Cherng Hung", "Shao-Hui Shieh", "Guo-Shing Huang"], "year": 2007, "MAG papers": [{"PaperId": 2155132174, "PaperTitle": "a low power high speed hybrid cmos full adder for embedded system", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Automatic Generation of Circuits for Approximate String Matching.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Otto Fuc\u00edk", "Patrik Beck", "Matej Lexa"], "year": 2007, "MAG papers": [{"PaperId": 2135286138, "PaperTitle": "automatic generation of circuits for approximate string matching", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["masaryk university", "cesnet", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "About the Efficiency of Real Time Sequences FFT Computing.", "DBLP authors": ["Costin Cepisca", "Sorin Dan Grigorescu", "Mircea Covrig", "Horia Andrei"], "year": 2007, "MAG papers": [{"PaperId": 2143624833, "PaperTitle": "about the efficiency of real time sequences fft computing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["politehnica university of bucharest", null, "politehnica university of bucharest", "politehnica university of bucharest"]}], "source": "ES"}, {"DBLP title": "Clockless Implementation of LEON2 for Low-Power Applications.", "DBLP authors": ["Martin Simlast\u00edk", "Viera Stopjakov\u00e1", "Libor Majer", "Peter Mal\u00edk"], "year": 2007, "MAG papers": [{"PaperId": 2107255897, "PaperTitle": "clockless implementation of leon2 for low power applications", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["slovak academy of sciences", null, null, null]}], "source": "ES"}, {"DBLP title": "Decomposition of Logic Functions in Reed-Muller Spectral Domain.", "DBLP authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"], "year": 2007, "MAG papers": [{"PaperId": 2167506420, "PaperTitle": "decomposition of logic functions in reed muller spectral domain", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["silesian university of technology", "pratt whitney"]}], "source": "ES"}, {"DBLP title": "Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor.", "DBLP authors": ["Alexandru Amaricai", "Mircea Vladutiu", "Lucian Prodan", "Mihai Udrescu", "Oana Boncalo"], "year": 2007, "MAG papers": [{"PaperId": 2155733245, "PaperTitle": "design of addition and multiplication units for high performance interval arithmetic processor", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Establishing a New Course in Reconfigurable Logic System Design.", "DBLP authors": ["Jim T\u00f8rresen", "Jorgen Norendal", "Kyrre Glette"], "year": 2007, "MAG papers": [{"PaperId": 2128887285, "PaperTitle": "establishing a new course in reconfigurable logic system design", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of oslo", "university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Power Dissipation in Basic Global Clock Distribution Networks.", "DBLP authors": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2007, "MAG papers": [{"PaperId": 2097374231, "PaperTitle": "power dissipation in basic global clock distribution networks", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Partitioning Optimization by Recursive Moves of Hierarchically Built Clusters.", "DBLP authors": ["Roman Bazylevych", "Ihor Podolskyy", "Lubov Bazylevych"], "year": 2007, "MAG papers": [{"PaperId": 2110760608, "PaperTitle": "partitioning optimization by recursive moves of hierarchically built clusters", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A Mixed Approach for Unified Logic Diagnosis.", "DBLP authors": ["Alexandre Rousset", "Alberto Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel"], "year": 2007, "MAG papers": [{"PaperId": 2098026353, "PaperTitle": "a mixed approach for unified logic diagnosis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Design and Analysis of a New Self-Testing Adder which Utilizes Polymorphic Gates.", "DBLP authors": ["Luk\u00e1s Sekanina"], "year": 2007, "MAG papers": [{"PaperId": 2138686502, "PaperTitle": "design and analysis of a new self testing adder which utilizes polymorphic gates", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["brno university of technology"]}], "source": "ES"}, {"DBLP title": "A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services.", "DBLP authors": ["Mohammad Hossein Neishaburi", "Mohammad Reza Kakoee", "Masoud Daneshtalab", "Saeed Safari", "Zainalabedin Navabi"], "year": 2007, "MAG papers": [{"PaperId": 2140077278, "PaperTitle": "a hw sw architecture to reduce the effects of soft errors in real time operating system services", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Multiple Errors Detection Technique for RAM.", "DBLP authors": ["Sergei B. Musin", "Alexander A. Ivaniuk", "Vyacheslav N. Yarmolik"], "year": 2007, "MAG papers": [{"PaperId": 2058863291, "PaperTitle": "multiple errors detection technique for ram", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, "bialystok technical university"]}], "source": "ES"}, {"DBLP title": "Test Pattern Generator for Delay Faults.", "DBLP authors": ["Tomasz Rudnicki", "Andrzej Hlawiczka"], "year": 2007, "MAG papers": [{"PaperId": 2140141266, "PaperTitle": "test pattern generator for delay faults", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "An Experimental Analysis of SEU Sensitiveness on System Knowledge-based Hardening Techniques.", "DBLP authors": ["Oscar Ruano", "Pilar Reyes", "Juan Antonio Maestro", "Luca Sterpone", "Pedro Reviriego"], "year": 2007, "MAG papers": [{"PaperId": 2101192422, "PaperTitle": "an experimental analysis of seu sensitiveness on system knowledge based hardening techniques", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, "polytechnic university of turin", "charles iii university of madrid"]}], "source": "ES"}, {"DBLP title": "A Novel Parity Bit Scheme for SBox in AES Circuits.", "DBLP authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2007, "MAG papers": [{"PaperId": 2053242837, "PaperTitle": "a novel parity bit scheme for sbox in aes circuits", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Designing Time-to-Digital Converter for Asynchronous ADCs.", "DBLP authors": ["Dariusz Koscielnik", "Marek Miskowicz"], "year": 2007, "MAG papers": [{"PaperId": 2187374102, "PaperTitle": "designing time to digital converter for asynchronous adcs", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}, {"PaperId": 1978791496, "PaperTitle": "designing time to digital converter for asynchronous adcs", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["agh university of science and technology", "agh university of science and technology"]}], "source": "ES"}, {"DBLP title": "Algorithm for DRM Signal Recognition in Time Domain and Hardware Realization.", "DBLP authors": ["Lukas Ruckay", "Jiri Nedved"], "year": 2007, "MAG papers": [{"PaperId": 1969397085, "PaperTitle": "algorithm for drm signal recognition in time domain and hardware realization", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "RF Transformer Model Parameters Measurement.", "DBLP authors": ["Vytautas Dumbrava", "Linas Svilainis"], "year": 2007, "MAG papers": [{"PaperId": 2163484952, "PaperTitle": "rf transformer model parameters measurement", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaunas university of technology", "kaunas university of technology"]}], "source": "ES"}, {"DBLP title": "Improving Tolerance to Power-Supply and Temperature Variations in Synchronous Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Judit Freijedo", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2007, "MAG papers": [{"PaperId": 2146526395, "PaperTitle": "improving tolerance to power supply and temperature variations in synchronous circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of vigo", null, "pontificia universidade catolica do rio grande do sul", null, null, null]}], "source": "ES"}, {"DBLP title": "A Framework for Self-Healing Radiation-Tolerant Implementations on Reconfigurable FPGAs.", "DBLP authors": ["Manuel G. Gericota", "Lu\u00eds F. Lemos", "Gustavo R. Alves", "Jos\u00e9 M. Ferreira"], "year": 2007, "MAG papers": [{"PaperId": 2150757728, "PaperTitle": "a framework for self healing radiation tolerant implementations on reconfigurable fpgas", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["international student exchange programs", "international student exchange programs", null, "international student exchange programs"]}], "source": "ES"}, {"DBLP title": "Flip-Flops and Scan-Path Elements for Nanoelectronics.", "DBLP authors": ["Ren\u00e9 Kothe", "Heinrich Theodor Vierhaus"], "year": 2007, "MAG papers": [{"PaperId": 2110686291, "PaperTitle": "flip flops and scan path elements for nanoelectronics", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Proposal of VLIW Architecture for Application Specific Processors with Built-in-Self-Repair Facility via Variable Accuracy Arithmetic.", "DBLP authors": ["Pawel Pawlowski", "Adam Dabrowski", "Mario Sch\u00f6lzel"], "year": 2007, "MAG papers": [{"PaperId": 2125283141, "PaperTitle": "proposal of vliw architecture for application specific processors with built in self repair facility via variable accuracy arithmetic", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["poznan university of technology", "poznan university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Dedicated Architecture for Double Precision Matrix Multiplication in Supercomputing Environment.", "DBLP authors": ["Pawel Russek", "Kazimierz Wiatr"], "year": 2007, "MAG papers": [{"PaperId": 2004178261, "PaperTitle": "dedicated architecture for double precision matrix multiplication in supercomputing environment", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["agh university of science and technology", "agh university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design Issues of a Low Frequency Low-Pass Filter for Medical Applications Using CMOS Technology.", "DBLP authors": ["Andr\u00e1s Tim\u00e1r", "M\u00e1rta Rencz"], "year": 2007, "MAG papers": [{"PaperId": 2124798616, "PaperTitle": "design issues of a low frequency low pass filter for medical applications using cmos technology", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["budapest university of technology and economics", "budapest university of technology and economics"]}], "source": "ES"}, {"DBLP title": "Feasibility of Image Compression in FPGA-based Neural Networks.", "DBLP authors": ["Vladimir Havel", "Karel K. Vlcek"], "year": 2007, "MAG papers": [{"PaperId": 2169886663, "PaperTitle": "feasibility of image compression in fpga based neural networks", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of ostrava", "university of ostrava"]}], "source": "ES"}, {"DBLP title": "IP Integration Overhead Analysis in System-on-Chip Video Encoder.", "DBLP authors": ["Antti Rasmus", "Ari Kulmala", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen"], "year": 2007, "MAG papers": [{"PaperId": 2140589989, "PaperTitle": "ip integration overhead analysis in system on chip video encoder", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tampere university of technology", "tampere university of technology", "tampere university of technology", "tampere university of technology"]}], "source": "ES"}, {"DBLP title": "Quadrature-Phase Topology of a High Frequency Ring Oscillator.", "DBLP authors": ["\u00c1bel V\u00e1mos"], "year": 2007, "MAG papers": [{"PaperId": 2130012952, "PaperTitle": "quadrature phase topology of a high frequency ring oscillator", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["budapest university of technology and economics"]}], "source": "ES"}, {"DBLP title": "Reticle Exposure Plans for Multi-Project Wafers.", "DBLP authors": ["Rung-Bin Lin", "Da-Wei Hsu", "Ming-Hsine Kuo", "Meng-Chiou Wu"], "year": 2007, "MAG papers": [{"PaperId": 2167630859, "PaperTitle": "reticle exposure plans for multi project wafers", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Low Cost, Low Power, Intelligent Brake Temperature Sensor System for Automotive Applications.", "DBLP authors": ["Gyula Bakonyi-Kiss", "Zolt\u00e1n Szucs"], "year": 2007, "MAG papers": [{"PaperId": 2144031528, "PaperTitle": "low cost low power intelligent brake temperature sensor system for automotive applications", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["budapest university of technology and economics", "budapest university of technology and economics"]}], "source": "ES"}, {"DBLP title": "Determining MOSFET Parameters in Moderate Inversion.", "DBLP authors": ["Matthias Bucher", "Antonios Bazigos", "Wladyslaw Grabinski"], "year": 2007, "MAG papers": [{"PaperId": 2139076807, "PaperTitle": "determining mosfet parameters in moderate inversion", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "national technical university of athens", "university of crete"]}], "source": "ES"}, {"DBLP title": "Evolutionary System for Analog Test Frequencies Selection with Fuzzy Initialization.", "DBLP authors": ["Tomasz Golonek", "Damian Grzechca", "Jerzy Rutkowski"], "year": 2007, "MAG papers": [{"PaperId": 2131676621, "PaperTitle": "evolutionary system for analog test frequencies selection with fuzzy initialization", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["silesian university of technology", "silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System.", "DBLP authors": ["Pavel Kubal\u00edk", "Jir\u00ed Kvasnicka", "Hana Kub\u00e1tov\u00e1"], "year": 2007, "MAG papers": [{"PaperId": 2116536562, "PaperTitle": "fault injection and simulation for fault tolerant reconfigurable duplex system", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Intrusion Detection System Intended for Multigigabit Networks.", "DBLP authors": ["Jan Korenek", "Petr Kobiersk\u00fd"], "year": 2007, "MAG papers": [{"PaperId": 2056947921, "PaperTitle": "intrusion detection system intended for multigigabit networks", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["brno university of technology", "cesnet"]}, {"PaperId": 2184201652, "PaperTitle": "intrusion detection system intended for multigigabit networks", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Open Defects Caused by Scratches and Yield Modelling in Deep Sub-micron Integrated Circuit.", "DBLP authors": ["Wlodzimierz Jonca"], "year": 2007, "MAG papers": [{"PaperId": 2102338734, "PaperTitle": "open defects caused by scratches and yield modelling in deep sub micron integrated circuit", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Transition Faults Testing Based on Functional Delay Tests.", "DBLP authors": ["Eduardas Bareisa", "Vacius Jusas", "Kestutis Motiejunas", "Rimantas Seinauskas"], "year": 2007, "MAG papers": [{"PaperId": 2081460007, "PaperTitle": "transition faults testing based on functional delay tests", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaunas university of technology", "kaunas university of technology", "kaunas university of technology", "kaunas university of technology"]}], "source": "ES"}, {"DBLP title": "Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits.", "DBLP authors": ["Aristides Efthymiou"], "year": 2007, "MAG papers": [{"PaperId": 2167840346, "PaperTitle": "redundancy and test pattern generation for asynchronous quasi delay insensitive combinational circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Prototyping Generators for On-line Test Vector Generation Based on PSL Properties.", "DBLP authors": ["Yann Oddos", "Katell Morin-Allory", "Dominique Borrione"], "year": 2007, "MAG papers": [{"PaperId": 2122049891, "PaperTitle": "prototyping generators for on line test vector generation based on psl properties", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "On Variable Selection in SAT-LP-based Bounded Model Checking of Linear Hybrid Automata.", "DBLP authors": ["Marc Herbstritt", "Bernd Becker", "Erika \u00c1brah\u00e1m", "Christian Herde"], "year": 2007, "MAG papers": [{"PaperId": 2102817144, "PaperTitle": "on variable selection in sat lp based bounded model checking of linear hybrid automata", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "SAT-Based Equivalence Checking Based on Circuit Partitioning and Special Approaches for Conflict Clause Reuse.", "DBLP authors": ["Fabr\u00edcio Vivas Andrade", "M\u00e1rcia C. M. Oliveira", "Ant\u00f4nio Ot\u00e1vio Fernandes", "Claudionor Jos\u00e9 Nunes Coelho Jr."], "year": 2007, "MAG papers": [{"PaperId": 2156364258, "PaperTitle": "sat based equivalence checking based on circuit partitioning and special approaches for conflict clause reuse", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Debug Patterns for Efficient High-level SystemC Debugging.", "DBLP authors": ["Frank Rogin", "Erhard Fehlauer", "Christian Haufe", "Sebastian Ohnewald"], "year": 2007, "MAG papers": [{"PaperId": 2126750946, "PaperTitle": "debug patterns for efficient high level systemc debugging", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["advanced micro devices", "advanced micro devices", null, null]}], "source": "ES"}, {"DBLP title": "Memory Based Analogue Signal Generation Implementation Issues for BIST.", "DBLP authors": ["Thomas O. Shea", "Ian Grout", "Jeffrey Ryan"], "year": 2007, "MAG papers": [{"PaperId": 2169727526, "PaperTitle": "memory based analogue signal generation implementation issues for bist", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of limerick", "university of limerick", "university of limerick"]}], "source": "ES"}, {"DBLP title": "Developing Virtual ADC Testing Environment in MAPLE.", "DBLP authors": ["Petr Struhovsk\u00fd", "Ondrej Subrt", "Jir\u00ed Hospodka", "Pravoslav Mart\u00ednek"], "year": 2007, "MAG papers": [{"PaperId": 2130843734, "PaperTitle": "developing virtual adc testing environment in maple", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "ESD Failures of Integrated Circuits and Their Diagnostics Using Transmission Line Pulsing.", "DBLP authors": ["Zbigniew Piatek", "Jerzy F. Kolodziejski", "Witold A. Pleskacz"], "year": 2007, "MAG papers": [{"PaperId": 2124421632, "PaperTitle": "esd failures of integrated circuits and their diagnostics using transmission line pulsing", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "MEMS Testing by Vibrating Capacitor.", "DBLP authors": ["J\u00e1nos Mizsei", "M. Reggente"], "year": 2007, "MAG papers": [{"PaperId": 2148686519, "PaperTitle": "mems testing by vibrating capacitor", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["budapest university of technology and economics", "budapest university of technology and economics"]}], "source": "ES"}]