5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (rassign1.vcd) 2 -o (rassign1.cdd) 2 -v (rassign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 rassign1.v 1 23 1
2 1 32 6 e0011 1 1004 0 0 32 1 ZERO
2 2 32 6 8000a 1 1008 0 0 32 1 ONE
2 3 8 6 80011 1 1104 1 2 1 18 0 1 0 1 0 0
2 4 1 6 40004 0 1410 0 0 1 1 a
2 5 48 6 40011 1 16 3 4
2 6 3d 9 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 6 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 7 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 ONE 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 ZERO 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 6 4 7 0 0 5
4 6 9 8 1 0 0 6
3 1 main.$u0 "main.$u0" 0 rassign1.v 0 12 1
2 7 1 10 50005 1 1014 0 0 1 1 a
2 8 1 10 10001 0 1410 0 0 1 1 b
2 9 37 10 10005 1 36 7 8
2 10 0 11 50008 1 21008 0 0 1 16 1 0
2 11 1 11 10001 0 1410 0 0 1 1 a
2 12 37 11 10008 1 1a 10 11
4 9 10 1 11 12 12 9
4 12 11 1 0 0 0 9
3 1 main.$u1 "main.$u1" 0 rassign1.v 0 21 1
