{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733424430035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733424430036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 19:47:09 2024 " "Processing started: Thu Dec  5 19:47:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733424430036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424430036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection " "Command: quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424430036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733424430332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733424430332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetection-arch " "Found design unit 1: edgeDetection-arch" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424441056 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetection " "Found entity 1: edgeDetection" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424441056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424441056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetectionsim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetectionsim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetectionSim-tb " "Found design unit 1: edgeDetectionSim-tb" {  } { { "EdgeDetectionSim.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetectionSim.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424441058 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetectionSim " "Found entity 1: edgeDetectionSim" {  } { { "EdgeDetectionSim.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetectionSim.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424441058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424441058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "edgeDetection " "Elaborating entity \"edgeDetection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733424441088 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "imageMatrix EdgeDetection.vhd(32) " "VHDL Signal Declaration warning at EdgeDetection.vhd(32): used explicit default value for signal \"imageMatrix\" because signal was never assigned a value" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733424441090 "|edgeDetection"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] GND " "Pin \"ssd1\[6\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] GND " "Pin \"ssd1\[5\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] VCC " "Pin \"ssd1\[4\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[3\] GND " "Pin \"ssd1\[3\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[2\] GND " "Pin \"ssd1\[2\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] VCC " "Pin \"ssd1\[1\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] GND " "Pin \"ssd1\[0\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[6\] GND " "Pin \"ssd2\[6\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[5\] GND " "Pin \"ssd2\[5\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[4\] GND " "Pin \"ssd2\[4\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[3\] GND " "Pin \"ssd2\[3\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[2\] GND " "Pin \"ssd2\[2\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[1\] GND " "Pin \"ssd2\[1\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[0\] GND " "Pin \"ssd2\[0\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[6\] GND " "Pin \"ssd3\[6\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[5\] GND " "Pin \"ssd3\[5\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[4\] VCC " "Pin \"ssd3\[4\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[3\] GND " "Pin \"ssd3\[3\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[2\] GND " "Pin \"ssd3\[2\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[1\] VCC " "Pin \"ssd3\[1\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[0\] GND " "Pin \"ssd3\[0\]\" is stuck at GND" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[5\] VCC " "Pin \"ssd4\[5\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[2\] VCC " "Pin \"ssd4\[2\]\" is stuck at VCC" {  } { { "EdgeDetection.vhd" "" { Text "C:/Users/sheem/Desktop/Vhdl project/EdgeDetection.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424441546 "|edgeDetection|ssd4[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733424441546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733424441613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733424441995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424441995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733424442024 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733424442024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733424442024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733424442024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733424442037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 19:47:22 2024 " "Processing ended: Thu Dec  5 19:47:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733424442037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733424442037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733424442037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424442037 ""}
