Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 17:37:43 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq/post_synth_power.rpt
| Design           : wrapper_norm_corr_5_seq
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 135.138      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 32.109       |
| Device Static (mW)       | 103.030      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |    15.478  |        3 |       --- |             --- |
| Slice Logic    |     8.624  |     2423 |       --- |             --- |
|   LUT as Logic |     7.054  |     1047 |     53200 |            1.97 |
|   CARRY4       |     1.087  |      144 |     13300 |            1.08 |
|   Register     |     0.484  |      938 |    106400 |            0.88 |
|   Others       |     0.000  |       36 |       --- |             --- |
| Signals        |     8.006  |     1854 |       --- |             --- |
| Static Power   |   103.030  |          |           |                 |
| Total          |   135.138  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.032 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+------------+
| Name                    | Power (mW) |
+-------------------------+------------+
| wrapper_norm_corr_5_seq |    32.109  |
|   corr_5_inst           |    26.314  |
|     inst_corr_0         |     6.573  |
|     inst_corr_1         |     2.529  |
|     inst_corr_2         |     2.529  |
|     inst_corr_3         |     2.529  |
|     inst_corr_4         |     2.529  |
|     inst_corr_5         |     3.452  |
|     inst_sh_reg_0       |     0.296  |
|     inst_sh_reg_1       |     0.752  |
|     inst_sh_reg_2       |     0.798  |
|     inst_sh_reg_3       |     0.798  |
|     inst_sh_reg_4       |     0.798  |
|     inst_sh_reg_5       |     0.798  |
|     inst_sh_reg_r_1     |     0.296  |
|   norm_inst_left        |     2.899  |
|     my_div_inst_1       |     0.592  |
|       my_divider_inst   |     0.521  |
|     my_div_inst_2       |     0.591  |
|       my_divider_inst   |     0.520  |
|   norm_inst_right       |     2.896  |
|     my_div_inst_1       |     0.590  |
|       my_divider_inst   |     0.519  |
|     my_div_inst_2       |     0.590  |
|       my_divider_inst   |     0.519  |
+-------------------------+------------+


