/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/storage/self/primary/fwc/guna/fpga-examples/blink/helloworldfpga.v:1.1-11.10" *)
module helloworldfpga_module(p, q, r, f);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/storage/self/primary/fwc/guna/fpga-examples/blink/helloworldfpga.v:5.15-5.16" *)
  output f;
  (* src = "/storage/self/primary/fwc/guna/fpga-examples/blink/helloworldfpga.v:2.14-2.15" *)
  input p;
  (* src = "/storage/self/primary/fwc/guna/fpga-examples/blink/helloworldfpga.v:3.14-3.15" *)
  input q;
  (* src = "/storage/self/primary/fwc/guna/fpga-examples/blink/helloworldfpga.v:4.14-4.15" *)
  input r;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_0_),
    .P(f)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _5_ (
    .P(p),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _6_ (
    .P(q),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _7_ (
    .P(r),
    .Q(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) f_LUT3_O (
    .I0(_2_),
    .I1(_1_),
    .I2(_3_),
    .O(_0_)
  );
endmodule
