library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity pipeline is
	-- Numero de bits do pipeline (DEFAULT: 8)
	generic (
	NUM_BITS : natural := 8
	);
 
	port (
	clock : in std_logic;
	reset : in std_logic;
	enable : in std_logic := '1';
	in_r : in std_logic_vector(NUM_BITS-1 downto 0);
	out_r : in std_logic_vector(NUM_BITS-1 downto 0)
	);
end entity;

architecture arch of pipeline is
	signal OUT_R1 : std_logic_vector(NUM_BITS-1 downto 0);
	signal OUT_R2 : std_logic_vector(NUM_BITS-1 downto 0);
	signal OUT_R3 : std_logic_vector(NUM_BITS-1 downto 0);
	
begin
	R1 : entity work.registrador
	port map (
	clock, reset, enable, in_r, OUT_R1
	);
	
	R2 : entity work.registrador
	port map (
	clock, reset, enable, OUT_R1, OUT_R2
	);
	
	R3 : entity work.registrador
	port map (
	clock, reset, enable, OUT_R2, OUT_R3
	);
end architecture;