Info (10281): Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv Line: 49
Warning (10273): Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(238): extended using "x" or "z" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 238
Warning (10273): Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(239): extended using "x" or "z" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 239
Warning (10273): Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(240): extended using "x" or "z" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 240
Warning (10273): Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(241): extended using "x" or "z" File: /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v Line: 241
