{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715380124039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715380124039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:28:43 2024 " "Processing started: Fri May 10 19:28:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715380124039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715380124039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715380124039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715380124811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/divisorclock50mhz_to_1hz/divisorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/divisorclock50mhz_to_1hz/divisorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorClock-rtl " "Found design unit 1: DivisorClock-rtl" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125358 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Sinalizador-teste " "Found design unit 1: tb_Sinalizador-teste" {  } { { "tb_Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125374 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Sinalizador " "Found entity 1: tb_Sinalizador" {  } { { "tb_Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/tb_Sinalizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Arch " "Found design unit 1: Datapath-Arch" {  } { { "../Datapath/Datapath.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/regw/regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/regw/regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegW-RTL " "Found design unit 1: RegW-RTL" {  } { { "../RegW/RegW.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125405 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegW " "Found entity 1: RegW" {  } { { "../RegW/RegW.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/RegW/RegW.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/reg_ma/reg_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/reg_ma/reg_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_MA-arch " "Found design unit 1: Reg_MA-arch" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_MA " "Found entity 1: Reg_MA" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-dataflow " "Found design unit 1: Comparador-dataflow" {  } { { "../Comparador/Comparador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Comparador/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ufmg/2023-2/lab sd/pratica 8/tudo/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ufmg/2023-2/lab sd/pratica 8/tudo/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-arch " "Found design unit 1: Controladora-arch" {  } { { "../Controladora/Controladora.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Controladora/Controladora.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sinalizador-Arch " "Found design unit 1: Sinalizador-Arch" {  } { { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sinalizador " "Found entity 1: Sinalizador" {  } { { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715380125452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sinalizador " "Elaborating entity \"Sinalizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715380125515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:clk " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:clk\"" {  } { { "Sinalizador.vhd" "clk" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:Controle " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:Controle\"" {  } { { "Sinalizador.vhd" "Controle" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:ViaDados " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:ViaDados\"" {  } { { "Sinalizador.vhd" "ViaDados" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:ViaDados\|RegW:RegistradorE " "Elaborating entity \"RegW\" for hierarchy \"Datapath:ViaDados\|RegW:RegistradorE\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorE" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_MA Datapath:ViaDados\|Reg_MA:RegistradorMedia " "Elaborating entity \"Reg_MA\" for hierarchy \"Datapath:ViaDados\|Reg_MA:RegistradorMedia\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorMedia" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125564 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715380125564 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715380125564 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715380125564 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 Reg_MA.vhd(32) " "VHDL Process Statement warning at Reg_MA.vhd(32): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715380125564 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma Reg_MA.vhd(33) " "VHDL Process Statement warning at Reg_MA.vhd(33): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Reg_MA/Reg_MA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715380125564 "|Sinalizador|Datapath:ViaDados|Reg_MA:RegistradorMedia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Datapath:ViaDados\|Comparador:Comp " "Elaborating entity \"Comparador\" for hierarchy \"Datapath:ViaDados\|Comparador:Comp\"" {  } { { "../Datapath/Datapath.vhd" "Comp" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Datapath:ViaDados\|Bcd_7seg:Led7segmentos " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Datapath:ViaDados\|Bcd_7seg:Led7segmentos\"" {  } { { "../Datapath/Datapath.vhd" "Led7segmentos" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:ViaDados\|RegW:RegistradorS " "Elaborating entity \"RegW\" for hierarchy \"Datapath:ViaDados\|RegW:RegistradorS\"" {  } { { "../Datapath/Datapath.vhd" "RegistradorS" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Datapath/Datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715380125578 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715380126158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715380126456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715380126456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715380126519 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715380126519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715380126519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715380126519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715380126550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:28:46 2024 " "Processing ended: Fri May 10 19:28:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715380126550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715380126550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715380126550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715380126550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715380127878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715380127878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:28:47 2024 " "Processing started: Fri May 10 19:28:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715380127878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715380127878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715380127878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715380128004 ""}
{ "Info" "0" "" "Project  = Sinalizador" {  } {  } 0 0 "Project  = Sinalizador" 0 0 "Fitter" 0 0 1715380128004 ""}
{ "Info" "0" "" "Revision = Sinalizador" {  } {  } 0 0 "Revision = Sinalizador" 0 0 "Fitter" 0 0 1715380128004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715380128068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sinalizador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Sinalizador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715380128115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715380128189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715380128189 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715380128241 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715380128259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715380128843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715380128843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715380128843 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715380128846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715380128846 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715380128846 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715380128846 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sinalizador.sdc " "Synopsys Design Constraints File file not found: 'Sinalizador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715380129017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715380129017 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715380129039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715380129047 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715380129047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorClock:clk\|clk  " "Automatically promoted node DivisorClock:clk\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715380129047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClock:clk\|clk~0 " "Destination node DivisorClock:clk\|clk~0" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorClock:clk|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715380129047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715380129047 ""}  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorClock:clk|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715380129047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN AD13 (CLK14, LVDSCLK7n, Input)) " "Automatically promoted node RESET (placed in PIN AD13 (CLK14, LVDSCLK7n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715380129062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorClock:clk\|clk~0 " "Destination node DivisorClock:clk\|clk~0" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorClock:clk|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715380129062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715380129062 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Sinalizador.vhd" "" { Text "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/Sinalizador.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715380129062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715380129142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715380129157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715380129158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715380129192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715380129200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715380129200 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715380129220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715380130744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715380130872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715380130872 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715380131734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715380131734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715380131781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715380132598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715380132598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715380132879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715380132879 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715380132879 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715380132895 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715380132895 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Subindo\[0\] 0 " "Pin \"Subindo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Descendo\[0\] 0 " "Pin \"Descendo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[0\] 0 " "Pin \"Media_DSP_7Seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[1\] 0 " "Pin \"Media_DSP_7Seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[2\] 0 " "Pin \"Media_DSP_7Seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[3\] 0 " "Pin \"Media_DSP_7Seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[4\] 0 " "Pin \"Media_DSP_7Seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[5\] 0 " "Pin \"Media_DSP_7Seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Media_DSP_7Seg\[6\] 0 " "Pin \"Media_DSP_7Seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715380132895 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1715380132895 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715380132989 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715380133004 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715380133099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715380133349 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1715380133427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/output_files/Sinalizador.fit.smsg " "Generated suppressed messages file B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/output_files/Sinalizador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715380133495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715380133773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:28:53 2024 " "Processing ended: Fri May 10 19:28:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715380133773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715380133773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715380133773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715380133773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715380134688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715380134689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:28:54 2024 " "Processing started: Fri May 10 19:28:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715380134689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715380134689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715380134689 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715380135926 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715380135971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715380136477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:28:56 2024 " "Processing ended: Fri May 10 19:28:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715380136477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715380136477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715380136477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715380136477 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715380137171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715380137721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715380137737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:28:57 2024 " "Processing started: Fri May 10 19:28:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715380137737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715380137737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sinalizador -c Sinalizador " "Command: quartus_sta Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715380137737 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715380137862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715380138003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715380138098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715380138098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sinalizador.sdc " "Synopsys Design Constraints File file not found: 'Sinalizador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715380138286 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715380138286 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:clk\|clk DivisorClock:clk\|clk " "create_clock -period 1.000 -name DivisorClock:clk\|clk DivisorClock:clk\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138301 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138301 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715380138303 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1715380138318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715380138350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.277 " "Worst-case setup slack is -4.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.277       -16.397 DivisorClock:clk\|clk  " "   -4.277       -16.397 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005       -52.604 CLOCK  " "   -3.005       -52.604 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.537 " "Worst-case hold slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537        -2.537 CLOCK  " "   -2.537        -2.537 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 DivisorClock:clk\|clk  " "    0.391         0.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.429 " "Worst-case recovery slack is -0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429        -5.214 DivisorClock:clk\|clk  " "   -0.429        -5.214 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.049 " "Worst-case removal slack is 1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049         0.000 DivisorClock:clk\|clk  " "    1.049         0.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLOCK  " "   -1.380       -30.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 DivisorClock:clk\|clk  " "   -0.500       -26.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138366 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715380138444 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1715380138444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715380138475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.244 " "Worst-case setup slack is -1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244        -3.507 DivisorClock:clk\|clk  " "   -1.244        -3.507 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908       -10.681 CLOCK  " "   -0.908       -10.681 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.581 " "Worst-case hold slack is -1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581        -1.581 CLOCK  " "   -1.581        -1.581 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DivisorClock:clk\|clk  " "    0.215         0.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.217 " "Worst-case recovery slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 DivisorClock:clk\|clk  " "    0.217         0.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 DivisorClock:clk\|clk  " "    0.590         0.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLOCK  " "   -1.380       -30.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 DivisorClock:clk\|clk  " "   -0.500       -26.000 DivisorClock:clk\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715380138507 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715380138601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715380138632 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715380138632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715380138695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:28:58 2024 " "Processing ended: Fri May 10 19:28:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715380138695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715380138695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715380138695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715380138695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715380139664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715380139664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:28:59 2024 " "Processing started: Fri May 10 19:28:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715380139664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715380139664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715380139664 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Sinalizador.vho\", \"Sinalizador_fast.vho Sinalizador_vhd.sdo Sinalizador_vhd_fast.sdo B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/simulation/modelsim/ simulation " "Generated files \"Sinalizador.vho\", \"Sinalizador_fast.vho\", \"Sinalizador_vhd.sdo\" and \"Sinalizador_vhd_fast.sdo\" in directory \"B:/UFMG/2023-2/LAB SD/pratica 8/Tudo/Sinalizador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1715380140101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715380140181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:29:00 2024 " "Processing ended: Fri May 10 19:29:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715380140181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715380140181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715380140181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715380140181 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715380140893 ""}
