// Seed: 1522688629
module module_0 (
    output wand id_0,
    output wire id_1,
    output tri1 id_2,
    output tri  id_3
);
  assign id_0 = 1;
  assign id_3 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wand id_16,
    input uwire id_17,
    input tri0 id_18,
    output wand id_19,
    input tri0 id_20,
    input wand id_21,
    input wire id_22,
    input wor id_23,
    input tri0 id_24
);
  supply1 id_26;
  assign id_26 = id_18;
  assign id_9  = 1;
  always @(1) id_19 = 1;
  module_0(
      id_2, id_2, id_26, id_9
  );
  assign id_11 = 1 & 1;
endmodule
