Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 24 17:47:25 2022
| Host         : SE104-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_baxys_timing_summary_routed.rpt -pb top_baxys_timing_summary_routed.pb -rpx top_baxys_timing_summary_routed.rpx -warn_on_violation
| Design       : top_baxys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (362)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (784)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (362)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: S15 (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk25Hz/Clk2_reg/Q (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clk25MHz/clk25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (784)
--------------------------------------------------
 There are 784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.206        0.000                      0                   25        0.191        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.206        0.000                      0                   25        0.191        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.784ns (46.988%)  route 2.013ns (53.012%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  clk25Hz/CPT_25_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.657    clk25Hz/CPT_25_reg[16]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.880 r  clk25Hz/CPT_25_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.880    clk25Hz/CPT_25_reg[20]_i_1_n_7
    SLICE_X35Y42         FDCE                                         r  clk25Hz/CPT_25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y42         FDCE                                         r  clk25Hz/CPT_25_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.062    15.086    clk25Hz/CPT_25_reg[20]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.781ns (46.946%)  route 2.013ns (53.054%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.877 r  clk25Hz/CPT_25_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.877    clk25Hz/CPT_25_reg[16]_i_1_n_6
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[17]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.062    15.086    clk25Hz/CPT_25_reg[17]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.760ns (46.650%)  route 2.013ns (53.350%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.856 r  clk25Hz/CPT_25_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.856    clk25Hz/CPT_25_reg[16]_i_1_n_4
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.062    15.086    clk25Hz/CPT_25_reg[19]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.686ns (45.583%)  route 2.013ns (54.417%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.782 r  clk25Hz/CPT_25_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.782    clk25Hz/CPT_25_reg[16]_i_1_n_5
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[18]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.062    15.086    clk25Hz/CPT_25_reg[18]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.670ns (45.347%)  route 2.013ns (54.653%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.429    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  clk25Hz/CPT_25_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.543    clk25Hz/CPT_25_reg[12]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.766 r  clk25Hz/CPT_25_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.766    clk25Hz/CPT_25_reg[16]_i_1_n_7
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDCE (Setup_fdce_C_D)        0.062    15.086    clk25Hz/CPT_25_reg[16]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.816ns (49.440%)  route 1.857ns (50.560%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.833     6.373    clk25Hz/CPT_25_reg[19]
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  clk25Hz/Clk2_i_3/O
                         net (fo=23, routed)          1.025     7.521    clk25Hz/Clk2_i_3_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     7.645    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.195 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.757 r  clk25Hz/CPT_25_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.757    clk25Hz/CPT_25_reg[12]_i_1_n_6
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.783    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[13]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)        0.062    15.085    clk25Hz/CPT_25_reg[13]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.795ns (49.149%)  route 1.857ns (50.851%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.833     6.373    clk25Hz/CPT_25_reg[19]
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  clk25Hz/Clk2_i_3/O
                         net (fo=23, routed)          1.025     7.521    clk25Hz/Clk2_i_3_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     7.645    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.195 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.736 r  clk25Hz/CPT_25_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.736    clk25Hz/CPT_25_reg[12]_i_1_n_4
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.783    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)        0.062    15.085    clk25Hz/CPT_25_reg[15]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.721ns (48.098%)  route 1.857ns (51.902%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.833     6.373    clk25Hz/CPT_25_reg[19]
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  clk25Hz/Clk2_i_3/O
                         net (fo=23, routed)          1.025     7.521    clk25Hz/Clk2_i_3_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     7.645    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.195 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.662 r  clk25Hz/CPT_25_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.662    clk25Hz/CPT_25_reg[12]_i_1_n_5
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.783    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[14]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)        0.062    15.085    clk25Hz/CPT_25_reg[14]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.553ns (43.553%)  route 2.013ns (56.447%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562     5.083    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.993     6.532    clk25Hz/CPT_25_reg[15]
    SLICE_X34Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.656 f  clk25Hz/Clk2_i_5/O
                         net (fo=23, routed)          1.020     7.676    clk25Hz/Clk2_i_5_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.800 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     7.800    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.201 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.315    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.649 r  clk25Hz/CPT_25_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.649    clk25Hz/CPT_25_reg[8]_i_1_n_6
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.783    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[9]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.062    15.085    clk25Hz/CPT_25_reg[9]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.705ns (47.864%)  route 1.857ns (52.136%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563     5.084    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.833     6.373    clk25Hz/CPT_25_reg[19]
    SLICE_X34Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  clk25Hz/Clk2_i_3/O
                         net (fo=23, routed)          1.025     7.521    clk25Hz/Clk2_i_3_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.645 r  clk25Hz/CPT_25[0]_i_5/O
                         net (fo=1, routed)           0.000     7.645    clk25Hz/CPT_25[0]_i_5_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.195 r  clk25Hz/CPT_25_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.195    clk25Hz/CPT_25_reg[0]_i_1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  clk25Hz/CPT_25_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    clk25Hz/CPT_25_reg[4]_i_1_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  clk25Hz/CPT_25_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    clk25Hz/CPT_25_reg[8]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.646 r  clk25Hz/CPT_25_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.646    clk25Hz/CPT_25_reg[12]_i_1_n_7
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.783    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDCE (Setup_fdce_C_D)        0.062    15.085    clk25Hz/CPT_25_reg[12]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk25MHz/buff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25MHz/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25MHz/clk100_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  clk25MHz/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk25MHz/buff_reg/Q
                         net (fo=2, routed)           0.109     1.694    clk25MHz/buff
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.739 r  clk25MHz/clk25_i_1/O
                         net (fo=1, routed)           0.000     1.739    clk25MHz/clk25_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  clk25MHz/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25MHz/clk100_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  clk25MHz/clk25_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.091     1.548    clk25MHz/clk25_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk25Hz/Clk2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/Clk2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.660%)  route 0.212ns (50.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  clk25Hz/Clk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  clk25Hz/Clk2_reg/Q
                         net (fo=2, routed)           0.212     1.820    clk25Hz/Clk_Acc
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  clk25Hz/Clk2_i_1/O
                         net (fo=1, routed)           0.000     1.865    clk25Hz/Clk2_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  clk25Hz/Clk2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  clk25Hz/Clk2_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.120     1.564    clk25Hz/Clk2_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.559     1.442    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  clk25Hz/CPT_25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  clk25Hz/CPT_25_reg[3]/Q
                         net (fo=2, routed)           0.169     1.752    clk25Hz/CPT_25_reg[3]
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  clk25Hz/CPT_25[0]_i_3/O
                         net (fo=1, routed)           0.000     1.797    clk25Hz/CPT_25[0]_i_3_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.860 r  clk25Hz/CPT_25_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    clk25Hz/CPT_25_reg[0]_i_1_n_4
    SLICE_X35Y37         FDCE                                         r  clk25Hz/CPT_25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.827     1.954    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  clk25Hz/CPT_25_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.105     1.547    clk25Hz/CPT_25_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.560     1.443    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  clk25Hz/CPT_25_reg[11]/Q
                         net (fo=2, routed)           0.170     1.754    clk25Hz/CPT_25_reg[11]
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  clk25Hz/CPT_25[8]_i_2/O
                         net (fo=1, routed)           0.000     1.799    clk25Hz/CPT_25[8]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.862 r  clk25Hz/CPT_25_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk25Hz/CPT_25_reg[8]_i_1_n_4
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    clk25Hz/CPT_25_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.560     1.443    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  clk25Hz/CPT_25_reg[7]/Q
                         net (fo=2, routed)           0.170     1.754    clk25Hz/CPT_25_reg[7]
    SLICE_X35Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  clk25Hz/CPT_25[4]_i_2/O
                         net (fo=1, routed)           0.000     1.799    clk25Hz/CPT_25[4]_i_2_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.862 r  clk25Hz/CPT_25_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk25Hz/CPT_25_reg[4]_i_1_n_4
    SLICE_X35Y38         FDCE                                         r  clk25Hz/CPT_25_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y38         FDCE                                         r  clk25Hz/CPT_25_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.105     1.548    clk25Hz/CPT_25_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk25Hz/CPT_25_reg[15]/Q
                         net (fo=2, routed)           0.170     1.755    clk25Hz/CPT_25_reg[15]
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  clk25Hz/CPT_25[12]_i_2/O
                         net (fo=1, routed)           0.000     1.800    clk25Hz/CPT_25[12]_i_2_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  clk25Hz/CPT_25_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    clk25Hz/CPT_25_reg[12]_i_1_n_4
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.105     1.549    clk25Hz/CPT_25_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk25Hz/CPT_25_reg[19]/Q
                         net (fo=2, routed)           0.170     1.755    clk25Hz/CPT_25_reg[19]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  clk25Hz/CPT_25[16]_i_2/O
                         net (fo=1, routed)           0.000     1.800    clk25Hz/CPT_25[16]_i_2_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.863 r  clk25Hz/CPT_25_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    clk25Hz/CPT_25_reg[16]_i_1_n_4
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.105     1.549    clk25Hz/CPT_25_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk25Hz/CPT_25_reg[12]/Q
                         net (fo=2, routed)           0.167     1.752    clk25Hz/CPT_25_reg[12]
    SLICE_X35Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  clk25Hz/CPT_25[12]_i_5/O
                         net (fo=1, routed)           0.000     1.797    clk25Hz/CPT_25[12]_i_5_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.867 r  clk25Hz/CPT_25_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    clk25Hz/CPT_25_reg[12]_i_1_n_7
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  clk25Hz/CPT_25_reg[12]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.105     1.549    clk25Hz/CPT_25_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.560     1.443    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  clk25Hz/CPT_25_reg[8]/Q
                         net (fo=2, routed)           0.167     1.751    clk25Hz/CPT_25_reg[8]
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  clk25Hz/CPT_25[8]_i_5/O
                         net (fo=1, routed)           0.000     1.796    clk25Hz/CPT_25[8]_i_5_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.866 r  clk25Hz/CPT_25_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    clk25Hz/CPT_25_reg[8]_i_1_n_7
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  clk25Hz/CPT_25_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     1.548    clk25Hz/CPT_25_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk25Hz/CPT_25_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25Hz/CPT_25_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clk25Hz/CPT_25_reg[16]/Q
                         net (fo=2, routed)           0.168     1.753    clk25Hz/CPT_25_reg[16]
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.798 r  clk25Hz/CPT_25[16]_i_5/O
                         net (fo=1, routed)           0.000     1.798    clk25Hz/CPT_25[16]_i_5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.868 r  clk25Hz/CPT_25_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    clk25Hz/CPT_25_reg[16]_i_1_n_7
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    clk25Hz/clk100_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  clk25Hz/CPT_25_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.105     1.549    clk25Hz/CPT_25_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   clk25Hz/CPT_25_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y37   clk25Hz/CPT_25_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   clk25Hz/CPT_25_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   clk25Hz/CPT_25_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   clk25Hz/CPT_25_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y38   clk25Hz/CPT_25_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   clk25Hz/CPT_25_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   clk25Hz/CPT_25_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   clk25Hz/Clk2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   clk25Hz/Clk2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   clk25MHz/buff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   clk25MHz/clk25_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   clk25MHz/cpt_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   clk25Hz/CPT_25_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   clk25Hz/CPT_25_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   clk25Hz/CPT_25_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   clk25Hz/CPT_25_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   clk25Hz/CPT_25_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   clk25Hz/CPT_25_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Hz/CPT_25_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Hz/CPT_25_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Hz/CPT_25_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   clk25Hz/CPT_25_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Hz/CPT_25_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Hz/CPT_25_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Hz/CPT_25_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   clk25Hz/CPT_25_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y37   clk25Hz/CPT_25_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y37   clk25Hz/CPT_25_reg[2]/C



