;redcode
;assert 1
	SPL 0, <-722
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, @3
	SUB -7, <-120
	SUB 1, @3
	SUB 1, @3
	SUB 12, @10
	SUB 1, @3
	SUB 3, @20
	SPL 1, <0
	SPL 82, -72
	SUB <302, <99
	SUB <302, <99
	SUB -7, <-160
	SUB 820, -720
	SUB 820, -720
	SUB 820, -720
	SPL <-907, @-120
	SUB @-907, <-120
	MOV @270, 0
	MOV @270, 0
	SUB 3, @20
	SUB 3, @20
	SUB 1, <-1
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB <7, @0
	ADD @-127, 100
	ADD 17, 30
	ADD 17, 30
	SUB 12, @10
	SUB -7, <-120
	ADD 17, 30
	ADD #72, @200
	SUB <7, @0
	SPL 17, 30
	SUB -7, <-120
	MOV -7, <-20
	JMN @72, 200
	SUB @-127, 100
	ADD <7, @0
	JMN @72, 200
	MOV -1, <-20
	MOV -1, <-20
	DAT <7, <0
	DJN -1, @-20
	MOV -1, <-20
	SUB #72, @200
