void F_1 ( T_1 V_1 )\r\n{\r\nstatic void T_2 * V_2 ;\r\nif ( ! V_2 ) {\r\nstruct V_3 * V_4 = F_2 ( NULL , NULL ,\r\nL_1 ) ;\r\nV_2 = F_3 ( V_4 , 0 ) ;\r\n}\r\nif ( F_4 ( ! V_2 ) )\r\nreturn;\r\nF_5 ( ~ 0 , V_2 + V_5 ) ;\r\nF_5 ( V_1 , V_2 + V_6 ) ;\r\n}\r\nstatic int F_6 ( struct V_7 * V_8 )\r\n{\r\nstruct V_9 * V_10 ;\r\nvoid T_2 * V_2 ;\r\nstruct V_11 * V_12 ;\r\nint V_13 ;\r\nT_1 V_14 ;\r\nV_10 = F_7 ( V_8 , V_15 , 0 ) ;\r\nif ( ! V_10 )\r\nreturn - V_16 ;\r\nV_2 = F_8 ( & V_8 -> V_17 , V_10 -> V_18 , F_9 ( V_10 ) ) ;\r\nif ( ! V_2 )\r\nreturn - V_19 ;\r\nV_13 = F_10 ( V_2 + V_20 ) & V_21 ?\r\nV_22 : V_23 ;\r\nF_11 ( V_13 ) ;\r\nif ( F_12 ( V_24 , L_2 , & V_14 ) == 0 ) {\r\nT_1 V_25 = F_10 ( V_2 + ( V_13 == V_23 ?\r\nV_26 : V_27 ) ) ;\r\nT_1 V_28 = ( V_25 >> V_29 ) & V_30 ;\r\nif ( F_4 ( V_14 != V_28 ) )\r\nF_13 ( & V_8 -> V_17 , L_3 ,\r\nV_14 , V_28 ) ;\r\n}\r\nV_12 = F_14 ( & V_8 -> V_17 , sizeof( * V_12 ) ,\r\nV_31 ) ;\r\nif ( ! V_12 )\r\nreturn - V_19 ;\r\nF_15 ( V_12 , & V_8 -> V_17 , 0x4 , V_2 + V_32 ,\r\nNULL , NULL , NULL , NULL , 0 ) ;\r\nV_12 -> V_33 = 2 ;\r\nF_16 ( V_12 ) ;\r\nreturn F_17 ( & V_8 -> V_17 , V_34 ,\r\nV_35 ,\r\nF_18 ( V_35 ) , V_10 , 0 , NULL ) ;\r\n}\r\nstatic int T_3 F_19 ( void )\r\n{\r\nstruct V_3 * V_4 ;\r\nF_20 (node, vexpress_sysreg_match)\r\nF_21 ( V_4 , NULL , NULL ) ;\r\nreturn F_22 ( & V_36 ) ;\r\n}
