#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("A_0_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("A_0_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("A_0_WEN_A", 16, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("A_0_Din_A", 128, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("A_0_Dout_A", 128, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("A_0_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_0_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("A_1_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("A_1_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("A_1_WEN_A", 16, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("A_1_Din_A", 128, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("A_1_Dout_A", 128, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("A_1_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("A_1_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("A_2_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("A_2_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("A_2_WEN_A", 16, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("A_2_Din_A", 128, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("A_2_Dout_A", 128, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("A_2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("A_2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("A_3_Addr_A", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("A_3_EN_A", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("A_3_WEN_A", 16, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("A_3_Din_A", 128, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("A_3_Dout_A", 128, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("A_3_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("A_3_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("A_4_Addr_A", 32, hls_out, 4, "bram", "MemPortADDR2", 1),
	Port_Property("A_4_EN_A", 1, hls_out, 4, "bram", "MemPortCE2", 1),
	Port_Property("A_4_WEN_A", 16, hls_out, 4, "bram", "MemPortWE2", 1),
	Port_Property("A_4_Din_A", 128, hls_out, 4, "bram", "MemPortDIN2", 1),
	Port_Property("A_4_Dout_A", 128, hls_in, 4, "bram", "MemPortDOUT2", 1),
	Port_Property("A_4_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("A_4_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("A_5_Addr_A", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("A_5_EN_A", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("A_5_WEN_A", 16, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("A_5_Din_A", 128, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("A_5_Dout_A", 128, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("A_5_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("A_5_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("A_6_Addr_A", 32, hls_out, 6, "bram", "MemPortADDR2", 1),
	Port_Property("A_6_EN_A", 1, hls_out, 6, "bram", "MemPortCE2", 1),
	Port_Property("A_6_WEN_A", 16, hls_out, 6, "bram", "MemPortWE2", 1),
	Port_Property("A_6_Din_A", 128, hls_out, 6, "bram", "MemPortDIN2", 1),
	Port_Property("A_6_Dout_A", 128, hls_in, 6, "bram", "MemPortDOUT2", 1),
	Port_Property("A_6_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("A_6_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("A_7_Addr_A", 32, hls_out, 7, "bram", "MemPortADDR2", 1),
	Port_Property("A_7_EN_A", 1, hls_out, 7, "bram", "MemPortCE2", 1),
	Port_Property("A_7_WEN_A", 16, hls_out, 7, "bram", "MemPortWE2", 1),
	Port_Property("A_7_Din_A", 128, hls_out, 7, "bram", "MemPortDIN2", 1),
	Port_Property("A_7_Dout_A", 128, hls_in, 7, "bram", "MemPortDOUT2", 1),
	Port_Property("A_7_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("A_7_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("A_8_Addr_A", 32, hls_out, 8, "bram", "MemPortADDR2", 1),
	Port_Property("A_8_EN_A", 1, hls_out, 8, "bram", "MemPortCE2", 1),
	Port_Property("A_8_WEN_A", 16, hls_out, 8, "bram", "MemPortWE2", 1),
	Port_Property("A_8_Din_A", 128, hls_out, 8, "bram", "MemPortDIN2", 1),
	Port_Property("A_8_Dout_A", 128, hls_in, 8, "bram", "MemPortDOUT2", 1),
	Port_Property("A_8_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("A_8_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("A_9_Addr_A", 32, hls_out, 9, "bram", "MemPortADDR2", 1),
	Port_Property("A_9_EN_A", 1, hls_out, 9, "bram", "MemPortCE2", 1),
	Port_Property("A_9_WEN_A", 16, hls_out, 9, "bram", "MemPortWE2", 1),
	Port_Property("A_9_Din_A", 128, hls_out, 9, "bram", "MemPortDIN2", 1),
	Port_Property("A_9_Dout_A", 128, hls_in, 9, "bram", "MemPortDOUT2", 1),
	Port_Property("A_9_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("A_9_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("A_10_Addr_A", 32, hls_out, 10, "bram", "MemPortADDR2", 1),
	Port_Property("A_10_EN_A", 1, hls_out, 10, "bram", "MemPortCE2", 1),
	Port_Property("A_10_WEN_A", 16, hls_out, 10, "bram", "MemPortWE2", 1),
	Port_Property("A_10_Din_A", 128, hls_out, 10, "bram", "MemPortDIN2", 1),
	Port_Property("A_10_Dout_A", 128, hls_in, 10, "bram", "MemPortDOUT2", 1),
	Port_Property("A_10_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("A_10_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("A_11_Addr_A", 32, hls_out, 11, "bram", "MemPortADDR2", 1),
	Port_Property("A_11_EN_A", 1, hls_out, 11, "bram", "MemPortCE2", 1),
	Port_Property("A_11_WEN_A", 16, hls_out, 11, "bram", "MemPortWE2", 1),
	Port_Property("A_11_Din_A", 128, hls_out, 11, "bram", "MemPortDIN2", 1),
	Port_Property("A_11_Dout_A", 128, hls_in, 11, "bram", "MemPortDOUT2", 1),
	Port_Property("A_11_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("A_11_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("A_12_Addr_A", 32, hls_out, 12, "bram", "MemPortADDR2", 1),
	Port_Property("A_12_EN_A", 1, hls_out, 12, "bram", "MemPortCE2", 1),
	Port_Property("A_12_WEN_A", 16, hls_out, 12, "bram", "MemPortWE2", 1),
	Port_Property("A_12_Din_A", 128, hls_out, 12, "bram", "MemPortDIN2", 1),
	Port_Property("A_12_Dout_A", 128, hls_in, 12, "bram", "MemPortDOUT2", 1),
	Port_Property("A_12_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("A_12_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("A_13_Addr_A", 32, hls_out, 13, "bram", "MemPortADDR2", 1),
	Port_Property("A_13_EN_A", 1, hls_out, 13, "bram", "MemPortCE2", 1),
	Port_Property("A_13_WEN_A", 16, hls_out, 13, "bram", "MemPortWE2", 1),
	Port_Property("A_13_Din_A", 128, hls_out, 13, "bram", "MemPortDIN2", 1),
	Port_Property("A_13_Dout_A", 128, hls_in, 13, "bram", "MemPortDOUT2", 1),
	Port_Property("A_13_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("A_13_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("A_14_Addr_A", 32, hls_out, 14, "bram", "MemPortADDR2", 1),
	Port_Property("A_14_EN_A", 1, hls_out, 14, "bram", "MemPortCE2", 1),
	Port_Property("A_14_WEN_A", 16, hls_out, 14, "bram", "MemPortWE2", 1),
	Port_Property("A_14_Din_A", 128, hls_out, 14, "bram", "MemPortDIN2", 1),
	Port_Property("A_14_Dout_A", 128, hls_in, 14, "bram", "MemPortDOUT2", 1),
	Port_Property("A_14_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("A_14_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("A_15_Addr_A", 32, hls_out, 15, "bram", "MemPortADDR2", 1),
	Port_Property("A_15_EN_A", 1, hls_out, 15, "bram", "MemPortCE2", 1),
	Port_Property("A_15_WEN_A", 16, hls_out, 15, "bram", "MemPortWE2", 1),
	Port_Property("A_15_Din_A", 128, hls_out, 15, "bram", "MemPortDIN2", 1),
	Port_Property("A_15_Dout_A", 128, hls_in, 15, "bram", "MemPortDOUT2", 1),
	Port_Property("A_15_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("A_15_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("A_16_Addr_A", 32, hls_out, 16, "bram", "MemPortADDR2", 1),
	Port_Property("A_16_EN_A", 1, hls_out, 16, "bram", "MemPortCE2", 1),
	Port_Property("A_16_WEN_A", 16, hls_out, 16, "bram", "MemPortWE2", 1),
	Port_Property("A_16_Din_A", 128, hls_out, 16, "bram", "MemPortDIN2", 1),
	Port_Property("A_16_Dout_A", 128, hls_in, 16, "bram", "MemPortDOUT2", 1),
	Port_Property("A_16_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("A_16_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("A_17_Addr_A", 32, hls_out, 17, "bram", "MemPortADDR2", 1),
	Port_Property("A_17_EN_A", 1, hls_out, 17, "bram", "MemPortCE2", 1),
	Port_Property("A_17_WEN_A", 16, hls_out, 17, "bram", "MemPortWE2", 1),
	Port_Property("A_17_Din_A", 128, hls_out, 17, "bram", "MemPortDIN2", 1),
	Port_Property("A_17_Dout_A", 128, hls_in, 17, "bram", "MemPortDOUT2", 1),
	Port_Property("A_17_Clk_A", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("A_17_Rst_A", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("A_18_Addr_A", 32, hls_out, 18, "bram", "MemPortADDR2", 1),
	Port_Property("A_18_EN_A", 1, hls_out, 18, "bram", "MemPortCE2", 1),
	Port_Property("A_18_WEN_A", 16, hls_out, 18, "bram", "MemPortWE2", 1),
	Port_Property("A_18_Din_A", 128, hls_out, 18, "bram", "MemPortDIN2", 1),
	Port_Property("A_18_Dout_A", 128, hls_in, 18, "bram", "MemPortDOUT2", 1),
	Port_Property("A_18_Clk_A", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("A_18_Rst_A", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("A_19_Addr_A", 32, hls_out, 19, "bram", "MemPortADDR2", 1),
	Port_Property("A_19_EN_A", 1, hls_out, 19, "bram", "MemPortCE2", 1),
	Port_Property("A_19_WEN_A", 16, hls_out, 19, "bram", "MemPortWE2", 1),
	Port_Property("A_19_Din_A", 128, hls_out, 19, "bram", "MemPortDIN2", 1),
	Port_Property("A_19_Dout_A", 128, hls_in, 19, "bram", "MemPortDOUT2", 1),
	Port_Property("A_19_Clk_A", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("A_19_Rst_A", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("A_20_Addr_A", 32, hls_out, 20, "bram", "MemPortADDR2", 1),
	Port_Property("A_20_EN_A", 1, hls_out, 20, "bram", "MemPortCE2", 1),
	Port_Property("A_20_WEN_A", 16, hls_out, 20, "bram", "MemPortWE2", 1),
	Port_Property("A_20_Din_A", 128, hls_out, 20, "bram", "MemPortDIN2", 1),
	Port_Property("A_20_Dout_A", 128, hls_in, 20, "bram", "MemPortDOUT2", 1),
	Port_Property("A_20_Clk_A", 1, hls_out, 20, "bram", "mem_clk", 1),
	Port_Property("A_20_Rst_A", 1, hls_out, 20, "bram", "mem_rst", 1),
	Port_Property("A_21_Addr_A", 32, hls_out, 21, "bram", "MemPortADDR2", 1),
	Port_Property("A_21_EN_A", 1, hls_out, 21, "bram", "MemPortCE2", 1),
	Port_Property("A_21_WEN_A", 16, hls_out, 21, "bram", "MemPortWE2", 1),
	Port_Property("A_21_Din_A", 128, hls_out, 21, "bram", "MemPortDIN2", 1),
	Port_Property("A_21_Dout_A", 128, hls_in, 21, "bram", "MemPortDOUT2", 1),
	Port_Property("A_21_Clk_A", 1, hls_out, 21, "bram", "mem_clk", 1),
	Port_Property("A_21_Rst_A", 1, hls_out, 21, "bram", "mem_rst", 1),
	Port_Property("A_22_Addr_A", 32, hls_out, 22, "bram", "MemPortADDR2", 1),
	Port_Property("A_22_EN_A", 1, hls_out, 22, "bram", "MemPortCE2", 1),
	Port_Property("A_22_WEN_A", 16, hls_out, 22, "bram", "MemPortWE2", 1),
	Port_Property("A_22_Din_A", 128, hls_out, 22, "bram", "MemPortDIN2", 1),
	Port_Property("A_22_Dout_A", 128, hls_in, 22, "bram", "MemPortDOUT2", 1),
	Port_Property("A_22_Clk_A", 1, hls_out, 22, "bram", "mem_clk", 1),
	Port_Property("A_22_Rst_A", 1, hls_out, 22, "bram", "mem_rst", 1),
	Port_Property("A_23_Addr_A", 32, hls_out, 23, "bram", "MemPortADDR2", 1),
	Port_Property("A_23_EN_A", 1, hls_out, 23, "bram", "MemPortCE2", 1),
	Port_Property("A_23_WEN_A", 16, hls_out, 23, "bram", "MemPortWE2", 1),
	Port_Property("A_23_Din_A", 128, hls_out, 23, "bram", "MemPortDIN2", 1),
	Port_Property("A_23_Dout_A", 128, hls_in, 23, "bram", "MemPortDOUT2", 1),
	Port_Property("A_23_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("A_23_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("A_24_Addr_A", 32, hls_out, 24, "bram", "MemPortADDR2", 1),
	Port_Property("A_24_EN_A", 1, hls_out, 24, "bram", "MemPortCE2", 1),
	Port_Property("A_24_WEN_A", 16, hls_out, 24, "bram", "MemPortWE2", 1),
	Port_Property("A_24_Din_A", 128, hls_out, 24, "bram", "MemPortDIN2", 1),
	Port_Property("A_24_Dout_A", 128, hls_in, 24, "bram", "MemPortDOUT2", 1),
	Port_Property("A_24_Clk_A", 1, hls_out, 24, "bram", "mem_clk", 1),
	Port_Property("A_24_Rst_A", 1, hls_out, 24, "bram", "mem_rst", 1),
	Port_Property("A_25_Addr_A", 32, hls_out, 25, "bram", "MemPortADDR2", 1),
	Port_Property("A_25_EN_A", 1, hls_out, 25, "bram", "MemPortCE2", 1),
	Port_Property("A_25_WEN_A", 16, hls_out, 25, "bram", "MemPortWE2", 1),
	Port_Property("A_25_Din_A", 128, hls_out, 25, "bram", "MemPortDIN2", 1),
	Port_Property("A_25_Dout_A", 128, hls_in, 25, "bram", "MemPortDOUT2", 1),
	Port_Property("A_25_Clk_A", 1, hls_out, 25, "bram", "mem_clk", 1),
	Port_Property("A_25_Rst_A", 1, hls_out, 25, "bram", "mem_rst", 1),
	Port_Property("A_26_Addr_A", 32, hls_out, 26, "bram", "MemPortADDR2", 1),
	Port_Property("A_26_EN_A", 1, hls_out, 26, "bram", "MemPortCE2", 1),
	Port_Property("A_26_WEN_A", 16, hls_out, 26, "bram", "MemPortWE2", 1),
	Port_Property("A_26_Din_A", 128, hls_out, 26, "bram", "MemPortDIN2", 1),
	Port_Property("A_26_Dout_A", 128, hls_in, 26, "bram", "MemPortDOUT2", 1),
	Port_Property("A_26_Clk_A", 1, hls_out, 26, "bram", "mem_clk", 1),
	Port_Property("A_26_Rst_A", 1, hls_out, 26, "bram", "mem_rst", 1),
	Port_Property("A_27_Addr_A", 32, hls_out, 27, "bram", "MemPortADDR2", 1),
	Port_Property("A_27_EN_A", 1, hls_out, 27, "bram", "MemPortCE2", 1),
	Port_Property("A_27_WEN_A", 16, hls_out, 27, "bram", "MemPortWE2", 1),
	Port_Property("A_27_Din_A", 128, hls_out, 27, "bram", "MemPortDIN2", 1),
	Port_Property("A_27_Dout_A", 128, hls_in, 27, "bram", "MemPortDOUT2", 1),
	Port_Property("A_27_Clk_A", 1, hls_out, 27, "bram", "mem_clk", 1),
	Port_Property("A_27_Rst_A", 1, hls_out, 27, "bram", "mem_rst", 1),
	Port_Property("A_28_Addr_A", 32, hls_out, 28, "bram", "MemPortADDR2", 1),
	Port_Property("A_28_EN_A", 1, hls_out, 28, "bram", "MemPortCE2", 1),
	Port_Property("A_28_WEN_A", 16, hls_out, 28, "bram", "MemPortWE2", 1),
	Port_Property("A_28_Din_A", 128, hls_out, 28, "bram", "MemPortDIN2", 1),
	Port_Property("A_28_Dout_A", 128, hls_in, 28, "bram", "MemPortDOUT2", 1),
	Port_Property("A_28_Clk_A", 1, hls_out, 28, "bram", "mem_clk", 1),
	Port_Property("A_28_Rst_A", 1, hls_out, 28, "bram", "mem_rst", 1),
	Port_Property("A_29_Addr_A", 32, hls_out, 29, "bram", "MemPortADDR2", 1),
	Port_Property("A_29_EN_A", 1, hls_out, 29, "bram", "MemPortCE2", 1),
	Port_Property("A_29_WEN_A", 16, hls_out, 29, "bram", "MemPortWE2", 1),
	Port_Property("A_29_Din_A", 128, hls_out, 29, "bram", "MemPortDIN2", 1),
	Port_Property("A_29_Dout_A", 128, hls_in, 29, "bram", "MemPortDOUT2", 1),
	Port_Property("A_29_Clk_A", 1, hls_out, 29, "bram", "mem_clk", 1),
	Port_Property("A_29_Rst_A", 1, hls_out, 29, "bram", "mem_rst", 1),
	Port_Property("A_30_Addr_A", 32, hls_out, 30, "bram", "MemPortADDR2", 1),
	Port_Property("A_30_EN_A", 1, hls_out, 30, "bram", "MemPortCE2", 1),
	Port_Property("A_30_WEN_A", 16, hls_out, 30, "bram", "MemPortWE2", 1),
	Port_Property("A_30_Din_A", 128, hls_out, 30, "bram", "MemPortDIN2", 1),
	Port_Property("A_30_Dout_A", 128, hls_in, 30, "bram", "MemPortDOUT2", 1),
	Port_Property("A_30_Clk_A", 1, hls_out, 30, "bram", "mem_clk", 1),
	Port_Property("A_30_Rst_A", 1, hls_out, 30, "bram", "mem_rst", 1),
	Port_Property("A_31_Addr_A", 32, hls_out, 31, "bram", "MemPortADDR2", 1),
	Port_Property("A_31_EN_A", 1, hls_out, 31, "bram", "MemPortCE2", 1),
	Port_Property("A_31_WEN_A", 16, hls_out, 31, "bram", "MemPortWE2", 1),
	Port_Property("A_31_Din_A", 128, hls_out, 31, "bram", "MemPortDIN2", 1),
	Port_Property("A_31_Dout_A", 128, hls_in, 31, "bram", "MemPortDOUT2", 1),
	Port_Property("A_31_Clk_A", 1, hls_out, 31, "bram", "mem_clk", 1),
	Port_Property("A_31_Rst_A", 1, hls_out, 31, "bram", "mem_rst", 1),
	Port_Property("B_0_Addr_A", 32, hls_out, 32, "bram", "MemPortADDR2", 1),
	Port_Property("B_0_EN_A", 1, hls_out, 32, "bram", "MemPortCE2", 1),
	Port_Property("B_0_WEN_A", 16, hls_out, 32, "bram", "MemPortWE2", 1),
	Port_Property("B_0_Din_A", 128, hls_out, 32, "bram", "MemPortDIN2", 1),
	Port_Property("B_0_Dout_A", 128, hls_in, 32, "bram", "MemPortDOUT2", 1),
	Port_Property("B_0_Clk_A", 1, hls_out, 32, "bram", "mem_clk", 1),
	Port_Property("B_0_Rst_A", 1, hls_out, 32, "bram", "mem_rst", 1),
	Port_Property("B_1_Addr_A", 32, hls_out, 33, "bram", "MemPortADDR2", 1),
	Port_Property("B_1_EN_A", 1, hls_out, 33, "bram", "MemPortCE2", 1),
	Port_Property("B_1_WEN_A", 16, hls_out, 33, "bram", "MemPortWE2", 1),
	Port_Property("B_1_Din_A", 128, hls_out, 33, "bram", "MemPortDIN2", 1),
	Port_Property("B_1_Dout_A", 128, hls_in, 33, "bram", "MemPortDOUT2", 1),
	Port_Property("B_1_Clk_A", 1, hls_out, 33, "bram", "mem_clk", 1),
	Port_Property("B_1_Rst_A", 1, hls_out, 33, "bram", "mem_rst", 1),
	Port_Property("B_2_Addr_A", 32, hls_out, 34, "bram", "MemPortADDR2", 1),
	Port_Property("B_2_EN_A", 1, hls_out, 34, "bram", "MemPortCE2", 1),
	Port_Property("B_2_WEN_A", 16, hls_out, 34, "bram", "MemPortWE2", 1),
	Port_Property("B_2_Din_A", 128, hls_out, 34, "bram", "MemPortDIN2", 1),
	Port_Property("B_2_Dout_A", 128, hls_in, 34, "bram", "MemPortDOUT2", 1),
	Port_Property("B_2_Clk_A", 1, hls_out, 34, "bram", "mem_clk", 1),
	Port_Property("B_2_Rst_A", 1, hls_out, 34, "bram", "mem_rst", 1),
	Port_Property("B_3_Addr_A", 32, hls_out, 35, "bram", "MemPortADDR2", 1),
	Port_Property("B_3_EN_A", 1, hls_out, 35, "bram", "MemPortCE2", 1),
	Port_Property("B_3_WEN_A", 16, hls_out, 35, "bram", "MemPortWE2", 1),
	Port_Property("B_3_Din_A", 128, hls_out, 35, "bram", "MemPortDIN2", 1),
	Port_Property("B_3_Dout_A", 128, hls_in, 35, "bram", "MemPortDOUT2", 1),
	Port_Property("B_3_Clk_A", 1, hls_out, 35, "bram", "mem_clk", 1),
	Port_Property("B_3_Rst_A", 1, hls_out, 35, "bram", "mem_rst", 1),
	Port_Property("B_4_Addr_A", 32, hls_out, 36, "bram", "MemPortADDR2", 1),
	Port_Property("B_4_EN_A", 1, hls_out, 36, "bram", "MemPortCE2", 1),
	Port_Property("B_4_WEN_A", 16, hls_out, 36, "bram", "MemPortWE2", 1),
	Port_Property("B_4_Din_A", 128, hls_out, 36, "bram", "MemPortDIN2", 1),
	Port_Property("B_4_Dout_A", 128, hls_in, 36, "bram", "MemPortDOUT2", 1),
	Port_Property("B_4_Clk_A", 1, hls_out, 36, "bram", "mem_clk", 1),
	Port_Property("B_4_Rst_A", 1, hls_out, 36, "bram", "mem_rst", 1),
	Port_Property("B_5_Addr_A", 32, hls_out, 37, "bram", "MemPortADDR2", 1),
	Port_Property("B_5_EN_A", 1, hls_out, 37, "bram", "MemPortCE2", 1),
	Port_Property("B_5_WEN_A", 16, hls_out, 37, "bram", "MemPortWE2", 1),
	Port_Property("B_5_Din_A", 128, hls_out, 37, "bram", "MemPortDIN2", 1),
	Port_Property("B_5_Dout_A", 128, hls_in, 37, "bram", "MemPortDOUT2", 1),
	Port_Property("B_5_Clk_A", 1, hls_out, 37, "bram", "mem_clk", 1),
	Port_Property("B_5_Rst_A", 1, hls_out, 37, "bram", "mem_rst", 1),
	Port_Property("B_6_Addr_A", 32, hls_out, 38, "bram", "MemPortADDR2", 1),
	Port_Property("B_6_EN_A", 1, hls_out, 38, "bram", "MemPortCE2", 1),
	Port_Property("B_6_WEN_A", 16, hls_out, 38, "bram", "MemPortWE2", 1),
	Port_Property("B_6_Din_A", 128, hls_out, 38, "bram", "MemPortDIN2", 1),
	Port_Property("B_6_Dout_A", 128, hls_in, 38, "bram", "MemPortDOUT2", 1),
	Port_Property("B_6_Clk_A", 1, hls_out, 38, "bram", "mem_clk", 1),
	Port_Property("B_6_Rst_A", 1, hls_out, 38, "bram", "mem_rst", 1),
	Port_Property("B_7_Addr_A", 32, hls_out, 39, "bram", "MemPortADDR2", 1),
	Port_Property("B_7_EN_A", 1, hls_out, 39, "bram", "MemPortCE2", 1),
	Port_Property("B_7_WEN_A", 16, hls_out, 39, "bram", "MemPortWE2", 1),
	Port_Property("B_7_Din_A", 128, hls_out, 39, "bram", "MemPortDIN2", 1),
	Port_Property("B_7_Dout_A", 128, hls_in, 39, "bram", "MemPortDOUT2", 1),
	Port_Property("B_7_Clk_A", 1, hls_out, 39, "bram", "mem_clk", 1),
	Port_Property("B_7_Rst_A", 1, hls_out, 39, "bram", "mem_rst", 1),
	Port_Property("B_8_Addr_A", 32, hls_out, 40, "bram", "MemPortADDR2", 1),
	Port_Property("B_8_EN_A", 1, hls_out, 40, "bram", "MemPortCE2", 1),
	Port_Property("B_8_WEN_A", 16, hls_out, 40, "bram", "MemPortWE2", 1),
	Port_Property("B_8_Din_A", 128, hls_out, 40, "bram", "MemPortDIN2", 1),
	Port_Property("B_8_Dout_A", 128, hls_in, 40, "bram", "MemPortDOUT2", 1),
	Port_Property("B_8_Clk_A", 1, hls_out, 40, "bram", "mem_clk", 1),
	Port_Property("B_8_Rst_A", 1, hls_out, 40, "bram", "mem_rst", 1),
	Port_Property("B_9_Addr_A", 32, hls_out, 41, "bram", "MemPortADDR2", 1),
	Port_Property("B_9_EN_A", 1, hls_out, 41, "bram", "MemPortCE2", 1),
	Port_Property("B_9_WEN_A", 16, hls_out, 41, "bram", "MemPortWE2", 1),
	Port_Property("B_9_Din_A", 128, hls_out, 41, "bram", "MemPortDIN2", 1),
	Port_Property("B_9_Dout_A", 128, hls_in, 41, "bram", "MemPortDOUT2", 1),
	Port_Property("B_9_Clk_A", 1, hls_out, 41, "bram", "mem_clk", 1),
	Port_Property("B_9_Rst_A", 1, hls_out, 41, "bram", "mem_rst", 1),
	Port_Property("B_10_Addr_A", 32, hls_out, 42, "bram", "MemPortADDR2", 1),
	Port_Property("B_10_EN_A", 1, hls_out, 42, "bram", "MemPortCE2", 1),
	Port_Property("B_10_WEN_A", 16, hls_out, 42, "bram", "MemPortWE2", 1),
	Port_Property("B_10_Din_A", 128, hls_out, 42, "bram", "MemPortDIN2", 1),
	Port_Property("B_10_Dout_A", 128, hls_in, 42, "bram", "MemPortDOUT2", 1),
	Port_Property("B_10_Clk_A", 1, hls_out, 42, "bram", "mem_clk", 1),
	Port_Property("B_10_Rst_A", 1, hls_out, 42, "bram", "mem_rst", 1),
	Port_Property("B_11_Addr_A", 32, hls_out, 43, "bram", "MemPortADDR2", 1),
	Port_Property("B_11_EN_A", 1, hls_out, 43, "bram", "MemPortCE2", 1),
	Port_Property("B_11_WEN_A", 16, hls_out, 43, "bram", "MemPortWE2", 1),
	Port_Property("B_11_Din_A", 128, hls_out, 43, "bram", "MemPortDIN2", 1),
	Port_Property("B_11_Dout_A", 128, hls_in, 43, "bram", "MemPortDOUT2", 1),
	Port_Property("B_11_Clk_A", 1, hls_out, 43, "bram", "mem_clk", 1),
	Port_Property("B_11_Rst_A", 1, hls_out, 43, "bram", "mem_rst", 1),
	Port_Property("B_12_Addr_A", 32, hls_out, 44, "bram", "MemPortADDR2", 1),
	Port_Property("B_12_EN_A", 1, hls_out, 44, "bram", "MemPortCE2", 1),
	Port_Property("B_12_WEN_A", 16, hls_out, 44, "bram", "MemPortWE2", 1),
	Port_Property("B_12_Din_A", 128, hls_out, 44, "bram", "MemPortDIN2", 1),
	Port_Property("B_12_Dout_A", 128, hls_in, 44, "bram", "MemPortDOUT2", 1),
	Port_Property("B_12_Clk_A", 1, hls_out, 44, "bram", "mem_clk", 1),
	Port_Property("B_12_Rst_A", 1, hls_out, 44, "bram", "mem_rst", 1),
	Port_Property("B_13_Addr_A", 32, hls_out, 45, "bram", "MemPortADDR2", 1),
	Port_Property("B_13_EN_A", 1, hls_out, 45, "bram", "MemPortCE2", 1),
	Port_Property("B_13_WEN_A", 16, hls_out, 45, "bram", "MemPortWE2", 1),
	Port_Property("B_13_Din_A", 128, hls_out, 45, "bram", "MemPortDIN2", 1),
	Port_Property("B_13_Dout_A", 128, hls_in, 45, "bram", "MemPortDOUT2", 1),
	Port_Property("B_13_Clk_A", 1, hls_out, 45, "bram", "mem_clk", 1),
	Port_Property("B_13_Rst_A", 1, hls_out, 45, "bram", "mem_rst", 1),
	Port_Property("B_14_Addr_A", 32, hls_out, 46, "bram", "MemPortADDR2", 1),
	Port_Property("B_14_EN_A", 1, hls_out, 46, "bram", "MemPortCE2", 1),
	Port_Property("B_14_WEN_A", 16, hls_out, 46, "bram", "MemPortWE2", 1),
	Port_Property("B_14_Din_A", 128, hls_out, 46, "bram", "MemPortDIN2", 1),
	Port_Property("B_14_Dout_A", 128, hls_in, 46, "bram", "MemPortDOUT2", 1),
	Port_Property("B_14_Clk_A", 1, hls_out, 46, "bram", "mem_clk", 1),
	Port_Property("B_14_Rst_A", 1, hls_out, 46, "bram", "mem_rst", 1),
	Port_Property("B_15_Addr_A", 32, hls_out, 47, "bram", "MemPortADDR2", 1),
	Port_Property("B_15_EN_A", 1, hls_out, 47, "bram", "MemPortCE2", 1),
	Port_Property("B_15_WEN_A", 16, hls_out, 47, "bram", "MemPortWE2", 1),
	Port_Property("B_15_Din_A", 128, hls_out, 47, "bram", "MemPortDIN2", 1),
	Port_Property("B_15_Dout_A", 128, hls_in, 47, "bram", "MemPortDOUT2", 1),
	Port_Property("B_15_Clk_A", 1, hls_out, 47, "bram", "mem_clk", 1),
	Port_Property("B_15_Rst_A", 1, hls_out, 47, "bram", "mem_rst", 1),
	Port_Property("B_16_Addr_A", 32, hls_out, 48, "bram", "MemPortADDR2", 1),
	Port_Property("B_16_EN_A", 1, hls_out, 48, "bram", "MemPortCE2", 1),
	Port_Property("B_16_WEN_A", 16, hls_out, 48, "bram", "MemPortWE2", 1),
	Port_Property("B_16_Din_A", 128, hls_out, 48, "bram", "MemPortDIN2", 1),
	Port_Property("B_16_Dout_A", 128, hls_in, 48, "bram", "MemPortDOUT2", 1),
	Port_Property("B_16_Clk_A", 1, hls_out, 48, "bram", "mem_clk", 1),
	Port_Property("B_16_Rst_A", 1, hls_out, 48, "bram", "mem_rst", 1),
	Port_Property("B_17_Addr_A", 32, hls_out, 49, "bram", "MemPortADDR2", 1),
	Port_Property("B_17_EN_A", 1, hls_out, 49, "bram", "MemPortCE2", 1),
	Port_Property("B_17_WEN_A", 16, hls_out, 49, "bram", "MemPortWE2", 1),
	Port_Property("B_17_Din_A", 128, hls_out, 49, "bram", "MemPortDIN2", 1),
	Port_Property("B_17_Dout_A", 128, hls_in, 49, "bram", "MemPortDOUT2", 1),
	Port_Property("B_17_Clk_A", 1, hls_out, 49, "bram", "mem_clk", 1),
	Port_Property("B_17_Rst_A", 1, hls_out, 49, "bram", "mem_rst", 1),
	Port_Property("B_18_Addr_A", 32, hls_out, 50, "bram", "MemPortADDR2", 1),
	Port_Property("B_18_EN_A", 1, hls_out, 50, "bram", "MemPortCE2", 1),
	Port_Property("B_18_WEN_A", 16, hls_out, 50, "bram", "MemPortWE2", 1),
	Port_Property("B_18_Din_A", 128, hls_out, 50, "bram", "MemPortDIN2", 1),
	Port_Property("B_18_Dout_A", 128, hls_in, 50, "bram", "MemPortDOUT2", 1),
	Port_Property("B_18_Clk_A", 1, hls_out, 50, "bram", "mem_clk", 1),
	Port_Property("B_18_Rst_A", 1, hls_out, 50, "bram", "mem_rst", 1),
	Port_Property("B_19_Addr_A", 32, hls_out, 51, "bram", "MemPortADDR2", 1),
	Port_Property("B_19_EN_A", 1, hls_out, 51, "bram", "MemPortCE2", 1),
	Port_Property("B_19_WEN_A", 16, hls_out, 51, "bram", "MemPortWE2", 1),
	Port_Property("B_19_Din_A", 128, hls_out, 51, "bram", "MemPortDIN2", 1),
	Port_Property("B_19_Dout_A", 128, hls_in, 51, "bram", "MemPortDOUT2", 1),
	Port_Property("B_19_Clk_A", 1, hls_out, 51, "bram", "mem_clk", 1),
	Port_Property("B_19_Rst_A", 1, hls_out, 51, "bram", "mem_rst", 1),
	Port_Property("B_20_Addr_A", 32, hls_out, 52, "bram", "MemPortADDR2", 1),
	Port_Property("B_20_EN_A", 1, hls_out, 52, "bram", "MemPortCE2", 1),
	Port_Property("B_20_WEN_A", 16, hls_out, 52, "bram", "MemPortWE2", 1),
	Port_Property("B_20_Din_A", 128, hls_out, 52, "bram", "MemPortDIN2", 1),
	Port_Property("B_20_Dout_A", 128, hls_in, 52, "bram", "MemPortDOUT2", 1),
	Port_Property("B_20_Clk_A", 1, hls_out, 52, "bram", "mem_clk", 1),
	Port_Property("B_20_Rst_A", 1, hls_out, 52, "bram", "mem_rst", 1),
	Port_Property("B_21_Addr_A", 32, hls_out, 53, "bram", "MemPortADDR2", 1),
	Port_Property("B_21_EN_A", 1, hls_out, 53, "bram", "MemPortCE2", 1),
	Port_Property("B_21_WEN_A", 16, hls_out, 53, "bram", "MemPortWE2", 1),
	Port_Property("B_21_Din_A", 128, hls_out, 53, "bram", "MemPortDIN2", 1),
	Port_Property("B_21_Dout_A", 128, hls_in, 53, "bram", "MemPortDOUT2", 1),
	Port_Property("B_21_Clk_A", 1, hls_out, 53, "bram", "mem_clk", 1),
	Port_Property("B_21_Rst_A", 1, hls_out, 53, "bram", "mem_rst", 1),
	Port_Property("B_22_Addr_A", 32, hls_out, 54, "bram", "MemPortADDR2", 1),
	Port_Property("B_22_EN_A", 1, hls_out, 54, "bram", "MemPortCE2", 1),
	Port_Property("B_22_WEN_A", 16, hls_out, 54, "bram", "MemPortWE2", 1),
	Port_Property("B_22_Din_A", 128, hls_out, 54, "bram", "MemPortDIN2", 1),
	Port_Property("B_22_Dout_A", 128, hls_in, 54, "bram", "MemPortDOUT2", 1),
	Port_Property("B_22_Clk_A", 1, hls_out, 54, "bram", "mem_clk", 1),
	Port_Property("B_22_Rst_A", 1, hls_out, 54, "bram", "mem_rst", 1),
	Port_Property("B_23_Addr_A", 32, hls_out, 55, "bram", "MemPortADDR2", 1),
	Port_Property("B_23_EN_A", 1, hls_out, 55, "bram", "MemPortCE2", 1),
	Port_Property("B_23_WEN_A", 16, hls_out, 55, "bram", "MemPortWE2", 1),
	Port_Property("B_23_Din_A", 128, hls_out, 55, "bram", "MemPortDIN2", 1),
	Port_Property("B_23_Dout_A", 128, hls_in, 55, "bram", "MemPortDOUT2", 1),
	Port_Property("B_23_Clk_A", 1, hls_out, 55, "bram", "mem_clk", 1),
	Port_Property("B_23_Rst_A", 1, hls_out, 55, "bram", "mem_rst", 1),
	Port_Property("B_24_Addr_A", 32, hls_out, 56, "bram", "MemPortADDR2", 1),
	Port_Property("B_24_EN_A", 1, hls_out, 56, "bram", "MemPortCE2", 1),
	Port_Property("B_24_WEN_A", 16, hls_out, 56, "bram", "MemPortWE2", 1),
	Port_Property("B_24_Din_A", 128, hls_out, 56, "bram", "MemPortDIN2", 1),
	Port_Property("B_24_Dout_A", 128, hls_in, 56, "bram", "MemPortDOUT2", 1),
	Port_Property("B_24_Clk_A", 1, hls_out, 56, "bram", "mem_clk", 1),
	Port_Property("B_24_Rst_A", 1, hls_out, 56, "bram", "mem_rst", 1),
	Port_Property("B_25_Addr_A", 32, hls_out, 57, "bram", "MemPortADDR2", 1),
	Port_Property("B_25_EN_A", 1, hls_out, 57, "bram", "MemPortCE2", 1),
	Port_Property("B_25_WEN_A", 16, hls_out, 57, "bram", "MemPortWE2", 1),
	Port_Property("B_25_Din_A", 128, hls_out, 57, "bram", "MemPortDIN2", 1),
	Port_Property("B_25_Dout_A", 128, hls_in, 57, "bram", "MemPortDOUT2", 1),
	Port_Property("B_25_Clk_A", 1, hls_out, 57, "bram", "mem_clk", 1),
	Port_Property("B_25_Rst_A", 1, hls_out, 57, "bram", "mem_rst", 1),
	Port_Property("B_26_Addr_A", 32, hls_out, 58, "bram", "MemPortADDR2", 1),
	Port_Property("B_26_EN_A", 1, hls_out, 58, "bram", "MemPortCE2", 1),
	Port_Property("B_26_WEN_A", 16, hls_out, 58, "bram", "MemPortWE2", 1),
	Port_Property("B_26_Din_A", 128, hls_out, 58, "bram", "MemPortDIN2", 1),
	Port_Property("B_26_Dout_A", 128, hls_in, 58, "bram", "MemPortDOUT2", 1),
	Port_Property("B_26_Clk_A", 1, hls_out, 58, "bram", "mem_clk", 1),
	Port_Property("B_26_Rst_A", 1, hls_out, 58, "bram", "mem_rst", 1),
	Port_Property("B_27_Addr_A", 32, hls_out, 59, "bram", "MemPortADDR2", 1),
	Port_Property("B_27_EN_A", 1, hls_out, 59, "bram", "MemPortCE2", 1),
	Port_Property("B_27_WEN_A", 16, hls_out, 59, "bram", "MemPortWE2", 1),
	Port_Property("B_27_Din_A", 128, hls_out, 59, "bram", "MemPortDIN2", 1),
	Port_Property("B_27_Dout_A", 128, hls_in, 59, "bram", "MemPortDOUT2", 1),
	Port_Property("B_27_Clk_A", 1, hls_out, 59, "bram", "mem_clk", 1),
	Port_Property("B_27_Rst_A", 1, hls_out, 59, "bram", "mem_rst", 1),
	Port_Property("B_28_Addr_A", 32, hls_out, 60, "bram", "MemPortADDR2", 1),
	Port_Property("B_28_EN_A", 1, hls_out, 60, "bram", "MemPortCE2", 1),
	Port_Property("B_28_WEN_A", 16, hls_out, 60, "bram", "MemPortWE2", 1),
	Port_Property("B_28_Din_A", 128, hls_out, 60, "bram", "MemPortDIN2", 1),
	Port_Property("B_28_Dout_A", 128, hls_in, 60, "bram", "MemPortDOUT2", 1),
	Port_Property("B_28_Clk_A", 1, hls_out, 60, "bram", "mem_clk", 1),
	Port_Property("B_28_Rst_A", 1, hls_out, 60, "bram", "mem_rst", 1),
	Port_Property("B_29_Addr_A", 32, hls_out, 61, "bram", "MemPortADDR2", 1),
	Port_Property("B_29_EN_A", 1, hls_out, 61, "bram", "MemPortCE2", 1),
	Port_Property("B_29_WEN_A", 16, hls_out, 61, "bram", "MemPortWE2", 1),
	Port_Property("B_29_Din_A", 128, hls_out, 61, "bram", "MemPortDIN2", 1),
	Port_Property("B_29_Dout_A", 128, hls_in, 61, "bram", "MemPortDOUT2", 1),
	Port_Property("B_29_Clk_A", 1, hls_out, 61, "bram", "mem_clk", 1),
	Port_Property("B_29_Rst_A", 1, hls_out, 61, "bram", "mem_rst", 1),
	Port_Property("B_30_Addr_A", 32, hls_out, 62, "bram", "MemPortADDR2", 1),
	Port_Property("B_30_EN_A", 1, hls_out, 62, "bram", "MemPortCE2", 1),
	Port_Property("B_30_WEN_A", 16, hls_out, 62, "bram", "MemPortWE2", 1),
	Port_Property("B_30_Din_A", 128, hls_out, 62, "bram", "MemPortDIN2", 1),
	Port_Property("B_30_Dout_A", 128, hls_in, 62, "bram", "MemPortDOUT2", 1),
	Port_Property("B_30_Clk_A", 1, hls_out, 62, "bram", "mem_clk", 1),
	Port_Property("B_30_Rst_A", 1, hls_out, 62, "bram", "mem_rst", 1),
	Port_Property("B_31_Addr_A", 32, hls_out, 63, "bram", "MemPortADDR2", 1),
	Port_Property("B_31_EN_A", 1, hls_out, 63, "bram", "MemPortCE2", 1),
	Port_Property("B_31_WEN_A", 16, hls_out, 63, "bram", "MemPortWE2", 1),
	Port_Property("B_31_Din_A", 128, hls_out, 63, "bram", "MemPortDIN2", 1),
	Port_Property("B_31_Dout_A", 128, hls_in, 63, "bram", "MemPortDOUT2", 1),
	Port_Property("B_31_Clk_A", 1, hls_out, 63, "bram", "mem_clk", 1),
	Port_Property("B_31_Rst_A", 1, hls_out, 63, "bram", "mem_rst", 1),
	Port_Property("feature_vector_TDATA", 128, hls_in, 64, "axis", "in_data", 1),
	Port_Property("feature_vector_TVALID", 1, hls_in, 70, "axis", "in_vld", 1),
	Port_Property("feature_vector_TREADY", 1, hls_out, 70, "axis", "in_acc", 1),
	Port_Property("feature_vector_TKEEP", 16, hls_in, 65, "axis", "in_data", 1),
	Port_Property("feature_vector_TSTRB", 16, hls_in, 66, "axis", "in_data", 1),
	Port_Property("feature_vector_TUSER", 2, hls_in, 67, "axis", "in_data", 1),
	Port_Property("feature_vector_TLAST", 1, hls_in, 68, "axis", "in_data", 1),
	Port_Property("feature_vector_TID", 5, hls_in, 69, "axis", "in_data", 1),
	Port_Property("feature_vector_TDEST", 6, hls_in, 70, "axis", "in_data", 1),
	Port_Property("scores_address0", 4, hls_out, 71, "ap_memory", "mem_address", 1),
	Port_Property("scores_ce0", 1, hls_out, 71, "ap_memory", "mem_ce", 1),
	Port_Property("scores_we0", 1, hls_out, 71, "ap_memory", "mem_we", 1),
	Port_Property("scores_d0", 128, hls_out, 71, "ap_memory", "mem_din", 1),
	Port_Property("s_axi_CTRL_BUS_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "matrix_matrix_mult_streaming";
