

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config17_s'
================================================================
* Date:           Sun Mar  3 21:34:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      332|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      162|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      162|      431|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_16_fu_142_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_17_fu_166_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_18_fu_190_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_19_fu_214_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_20_fu_238_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_21_fu_262_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_22_fu_286_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_23_fu_310_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_24_fu_334_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_fu_118_p2     |         +|   0|  0|  33|          26|          21|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 332|         261|         211|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    |ap_return_4  |   9|          2|   16|         32|
    |ap_return_5  |   9|          2|   16|         32|
    |ap_return_6  |   9|          2|   16|         32|
    |ap_return_7  |   9|          2|   16|         32|
    |ap_return_8  |   9|          2|   16|         32|
    |ap_return_9  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  99|         22|  161|        322|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  16|   0|   16|          0|
    |ap_return_2_preg  |  16|   0|   16|          0|
    |ap_return_3_preg  |  16|   0|   16|          0|
    |ap_return_4_preg  |  16|   0|   16|          0|
    |ap_return_5_preg  |  16|   0|   16|          0|
    |ap_return_6_preg  |  16|   0|   16|          0|
    |ap_return_7_preg  |  16|   0|   16|          0|
    |ap_return_8_preg  |  16|   0|   16|          0|
    |ap_return_9_preg  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 162|   0|  162|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_6  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_7  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_8  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|ap_return_9  |  out|   16|  ap_ctrl_hs|  normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>|  return value|
|p_read       |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                  p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                  p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                                  p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                                  p_read4|        scalar|
|p_read5      |   in|   16|     ap_none|                                                                  p_read5|        scalar|
|p_read6      |   in|   16|     ap_none|                                                                  p_read6|        scalar|
|p_read7      |   in|   16|     ap_none|                                                                  p_read7|        scalar|
|p_read8      |   in|   16|     ap_none|                                                                  p_read8|        scalar|
|p_read9      |   in|   16|     ap_none|                                                                  p_read9|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 2 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read919 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read919' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read818 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read818' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read717 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read717' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read616 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read616' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read515 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read515' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read414 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read414' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read313 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read313' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read212' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read111 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read111' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read_184 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_184' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read_184, i10 0"   --->   Operation 14 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%add_ln1347 = add i26 %r_V, i26 1048576"   --->   Operation 15 'add' 'add_ln1347' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347, i32 10, i32 25"   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read111, i10 0"   --->   Operation 17 'bitconcatenate' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%add_ln1347_16 = add i26 %r_V_16, i26 1048576"   --->   Operation 18 'add' 'add_ln1347_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_16, i32 10, i32 25"   --->   Operation 19 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read212, i10 0"   --->   Operation 20 'bitconcatenate' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%add_ln1347_17 = add i26 %r_V_17, i26 1048576"   --->   Operation 21 'add' 'add_ln1347_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_17, i32 10, i32 25"   --->   Operation 22 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read313, i10 0"   --->   Operation 23 'bitconcatenate' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%add_ln1347_18 = add i26 %r_V_18, i26 1048576"   --->   Operation 24 'add' 'add_ln1347_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_18, i32 10, i32 25"   --->   Operation 25 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read414, i10 0"   --->   Operation 26 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%add_ln1347_19 = add i26 %r_V_19, i26 1048576"   --->   Operation 27 'add' 'add_ln1347_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_19, i32 10, i32 25"   --->   Operation 28 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read515, i10 0"   --->   Operation 29 'bitconcatenate' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%add_ln1347_20 = add i26 %r_V_20, i26 1048576"   --->   Operation 30 'add' 'add_ln1347_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_20, i32 10, i32 25"   --->   Operation 31 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read616, i10 0"   --->   Operation 32 'bitconcatenate' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%add_ln1347_21 = add i26 %r_V_21, i26 1048576"   --->   Operation 33 'add' 'add_ln1347_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_21, i32 10, i32 25"   --->   Operation 34 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read717, i10 0"   --->   Operation 35 'bitconcatenate' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln1347_22 = add i26 %r_V_22, i26 1048576"   --->   Operation 36 'add' 'add_ln1347_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_22, i32 10, i32 25"   --->   Operation 37 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_V_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read818, i10 0"   --->   Operation 38 'bitconcatenate' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%add_ln1347_23 = add i26 %r_V_23, i26 1048576"   --->   Operation 39 'add' 'add_ln1347_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_23, i32 10, i32 25"   --->   Operation 40 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %p_read919, i10 0"   --->   Operation 41 'bitconcatenate' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%add_ln1347_24 = add i26 %r_V_24, i26 1048576"   --->   Operation 42 'add' 'add_ln1347_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_24, i32 10, i32 25"   --->   Operation 43 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 44 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %trunc_ln818_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 45 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %trunc_ln818_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 46 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %trunc_ln818_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 47 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %trunc_ln818_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 48 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %trunc_ln818_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 49 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %trunc_ln818_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 50 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %trunc_ln818_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 51 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %trunc_ln818_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 52 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %trunc_ln818_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 53 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i160 %mrv_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 54 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln48      (specpipeline     ) [ 00]
specresourcelimit_ln48 (specresourcelimit) [ 00]
p_read919              (read             ) [ 00]
p_read818              (read             ) [ 00]
p_read717              (read             ) [ 00]
p_read616              (read             ) [ 00]
p_read515              (read             ) [ 00]
p_read414              (read             ) [ 00]
p_read313              (read             ) [ 00]
p_read212              (read             ) [ 00]
p_read111              (read             ) [ 00]
p_read_184             (read             ) [ 00]
r_V                    (bitconcatenate   ) [ 00]
add_ln1347             (add              ) [ 00]
trunc_ln               (partselect       ) [ 00]
r_V_16                 (bitconcatenate   ) [ 00]
add_ln1347_16          (add              ) [ 00]
trunc_ln818_s          (partselect       ) [ 00]
r_V_17                 (bitconcatenate   ) [ 00]
add_ln1347_17          (add              ) [ 00]
trunc_ln818_15         (partselect       ) [ 00]
r_V_18                 (bitconcatenate   ) [ 00]
add_ln1347_18          (add              ) [ 00]
trunc_ln818_16         (partselect       ) [ 00]
r_V_19                 (bitconcatenate   ) [ 00]
add_ln1347_19          (add              ) [ 00]
trunc_ln818_17         (partselect       ) [ 00]
r_V_20                 (bitconcatenate   ) [ 00]
add_ln1347_20          (add              ) [ 00]
trunc_ln818_18         (partselect       ) [ 00]
r_V_21                 (bitconcatenate   ) [ 00]
add_ln1347_21          (add              ) [ 00]
trunc_ln818_19         (partselect       ) [ 00]
r_V_22                 (bitconcatenate   ) [ 00]
add_ln1347_22          (add              ) [ 00]
trunc_ln818_20         (partselect       ) [ 00]
r_V_23                 (bitconcatenate   ) [ 00]
add_ln1347_23          (add              ) [ 00]
trunc_ln818_21         (partselect       ) [ 00]
r_V_24                 (bitconcatenate   ) [ 00]
add_ln1347_24          (add              ) [ 00]
trunc_ln818_22         (partselect       ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
mrv_3                  (insertvalue      ) [ 00]
mrv_4                  (insertvalue      ) [ 00]
mrv_5                  (insertvalue      ) [ 00]
mrv_6                  (insertvalue      ) [ 00]
mrv_7                  (insertvalue      ) [ 00]
mrv_8                  (insertvalue      ) [ 00]
mrv_9                  (insertvalue      ) [ 00]
ret_ln63               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read919_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read919/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read818_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read818/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read717_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read717/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read616_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read616/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read515_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read515/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read414_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read414/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read313_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read313/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read212_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read212/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read111_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read111/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_184_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_184/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="26" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln1347_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="26" slack="0"/>
<pin id="120" dir="0" index="1" bw="22" slack="0"/>
<pin id="121" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="26" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_V_16_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="26" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln1347_16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="26" slack="0"/>
<pin id="144" dir="0" index="1" bw="22" slack="0"/>
<pin id="145" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln818_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="26" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_V_17_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="26" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln1347_17_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="26" slack="0"/>
<pin id="168" dir="0" index="1" bw="22" slack="0"/>
<pin id="169" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln818_15_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="26" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_15/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_V_18_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="26" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln1347_18_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="26" slack="0"/>
<pin id="192" dir="0" index="1" bw="22" slack="0"/>
<pin id="193" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_18/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln818_16_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="26" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_16/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_V_19_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="26" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln1347_19_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="26" slack="0"/>
<pin id="216" dir="0" index="1" bw="22" slack="0"/>
<pin id="217" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_19/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln818_17_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="26" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_17/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_V_20_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="26" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_20/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln1347_20_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="26" slack="0"/>
<pin id="240" dir="0" index="1" bw="22" slack="0"/>
<pin id="241" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_20/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln818_18_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="26" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_18/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_V_21_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="26" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln1347_21_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="26" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_21/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln818_19_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="26" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_19/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_V_22_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="26" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_22/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln1347_22_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="26" slack="0"/>
<pin id="288" dir="0" index="1" bw="22" slack="0"/>
<pin id="289" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_22/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln818_20_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="26" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_20/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_23_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="26" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_23/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln1347_23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="26" slack="0"/>
<pin id="312" dir="0" index="1" bw="22" slack="0"/>
<pin id="313" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_23/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln818_21_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="26" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_21/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_V_24_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="26" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_24/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1347_24_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="26" slack="0"/>
<pin id="336" dir="0" index="1" bw="22" slack="0"/>
<pin id="337" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_24/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln818_22_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="26" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_22/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mrv_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="160" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mrv_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="160" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="160" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mrv_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="160" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="160" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="160" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="160" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="160" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_8_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="160" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_9_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="160" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="98" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="92" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="86" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="80" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="74" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="68" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="62" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="56" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="50" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="124" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="148" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="172" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="196" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="220" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="244" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="268" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="292" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="316" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="340" pin="4"/><net_sink comp="404" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read1 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read2 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read3 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read4 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read5 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read6 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read7 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read8 | {1 }
	Port: normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> : p_read9 | {1 }
  - Chain level:
	State 1
		add_ln1347 : 1
		trunc_ln : 2
		add_ln1347_16 : 1
		trunc_ln818_s : 2
		add_ln1347_17 : 1
		trunc_ln818_15 : 2
		add_ln1347_18 : 1
		trunc_ln818_16 : 2
		add_ln1347_19 : 1
		trunc_ln818_17 : 2
		add_ln1347_20 : 1
		trunc_ln818_18 : 2
		add_ln1347_21 : 1
		trunc_ln818_19 : 2
		add_ln1347_22 : 1
		trunc_ln818_20 : 2
		add_ln1347_23 : 1
		trunc_ln818_21 : 2
		add_ln1347_24 : 1
		trunc_ln818_22 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		mrv_9 : 12
		ret_ln63 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln1347_fu_118   |    0    |    33   |
|          |  add_ln1347_16_fu_142  |    0    |    33   |
|          |  add_ln1347_17_fu_166  |    0    |    33   |
|          |  add_ln1347_18_fu_190  |    0    |    33   |
|    add   |  add_ln1347_19_fu_214  |    0    |    33   |
|          |  add_ln1347_20_fu_238  |    0    |    33   |
|          |  add_ln1347_21_fu_262  |    0    |    33   |
|          |  add_ln1347_22_fu_286  |    0    |    33   |
|          |  add_ln1347_23_fu_310  |    0    |    33   |
|          |  add_ln1347_24_fu_334  |    0    |    33   |
|----------|------------------------|---------|---------|
|          |  p_read919_read_fu_50  |    0    |    0    |
|          |  p_read818_read_fu_56  |    0    |    0    |
|          |  p_read717_read_fu_62  |    0    |    0    |
|          |  p_read616_read_fu_68  |    0    |    0    |
|   read   |  p_read515_read_fu_74  |    0    |    0    |
|          |  p_read414_read_fu_80  |    0    |    0    |
|          |  p_read313_read_fu_86  |    0    |    0    |
|          |  p_read212_read_fu_92  |    0    |    0    |
|          |  p_read111_read_fu_98  |    0    |    0    |
|          | p_read_184_read_fu_104 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       r_V_fu_110       |    0    |    0    |
|          |      r_V_16_fu_134     |    0    |    0    |
|          |      r_V_17_fu_158     |    0    |    0    |
|          |      r_V_18_fu_182     |    0    |    0    |
|bitconcatenate|      r_V_19_fu_206     |    0    |    0    |
|          |      r_V_20_fu_230     |    0    |    0    |
|          |      r_V_21_fu_254     |    0    |    0    |
|          |      r_V_22_fu_278     |    0    |    0    |
|          |      r_V_23_fu_302     |    0    |    0    |
|          |      r_V_24_fu_326     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     trunc_ln_fu_124    |    0    |    0    |
|          |  trunc_ln818_s_fu_148  |    0    |    0    |
|          |  trunc_ln818_15_fu_172 |    0    |    0    |
|          |  trunc_ln818_16_fu_196 |    0    |    0    |
|partselect|  trunc_ln818_17_fu_220 |    0    |    0    |
|          |  trunc_ln818_18_fu_244 |    0    |    0    |
|          |  trunc_ln818_19_fu_268 |    0    |    0    |
|          |  trunc_ln818_20_fu_292 |    0    |    0    |
|          |  trunc_ln818_21_fu_316 |    0    |    0    |
|          |  trunc_ln818_22_fu_340 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       mrv_fu_350       |    0    |    0    |
|          |      mrv_1_fu_356      |    0    |    0    |
|          |      mrv_2_fu_362      |    0    |    0    |
|          |      mrv_3_fu_368      |    0    |    0    |
|insertvalue|      mrv_4_fu_374      |    0    |    0    |
|          |      mrv_5_fu_380      |    0    |    0    |
|          |      mrv_6_fu_386      |    0    |    0    |
|          |      mrv_7_fu_392      |    0    |    0    |
|          |      mrv_8_fu_398      |    0    |    0    |
|          |      mrv_9_fu_404      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   330   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   330  |
+-----------+--------+--------+
