<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1558</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1558-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1558.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-278&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:118px;left:228px;white-space:nowrap" class="ft02">Table&#160;35-41.&#160;&#160;MSRs&#160;in&#160;the&#160;Pentium®&#160;4&#160;and&#160;Intel®&#160;Xeon®&#160;Processors&#160;</p>
<p style="position:absolute;top:142px;left:94px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:159px;left:95px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:142px;left:228px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:159px;left:224px;white-space:nowrap" class="ft03">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:142px;left:394px;white-space:nowrap" class="ft03">Model&#160;</p>
<p style="position:absolute;top:159px;left:396px;white-space:nowrap" class="ft03">Avail-</p>
<p style="position:absolute;top:175px;left:393px;white-space:nowrap" class="ft03">ability</p>
<p style="position:absolute;top:142px;left:470px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:159px;left:469px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:156px;left:512px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:159px;left:643px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:182px;left:81px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:182px;left:135px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:207px;left:86px;white-space:nowrap" class="ft03">0H</p>
<p style="position:absolute;top:207px;left:142px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:207px;left:177px;white-space:nowrap" class="ft03">IA32_P5_MC_ADDR</p>
<p style="position:absolute;top:207px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:223px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:207px;left:455px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:207px;left:545px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section 35.22,&#160;“MSRs in&#160;Pentium&#160;Processors.”</a></p>
<p style="position:absolute;top:247px;left:86px;white-space:nowrap" class="ft03">1H</p>
<p style="position:absolute;top:247px;left:142px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:247px;left:177px;white-space:nowrap" class="ft03">IA32_P5_MC_TYPE</p>
<p style="position:absolute;top:247px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:263px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:247px;left:455px;white-space:nowrap" class="ft03">Shared&#160;</p>
<p style="position:absolute;top:247px;left:545px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1608.html">&#160;Section 35.22,&#160;“MSRs in&#160;Pentium&#160;Processors.”</a></p>
<p style="position:absolute;top:288px;left:86px;white-space:nowrap" class="ft03">6H</p>
<p style="position:absolute;top:288px;left:142px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:288px;left:177px;white-space:nowrap" class="ft03">IA32_MONITOR_FILTER_LINE_</p>
<p style="position:absolute;top:304px;left:177px;white-space:nowrap" class="ft03">SIZE</p>
<p style="position:absolute;top:288px;left:381px;white-space:nowrap" class="ft03">3,&#160;4,&#160;6</p>
<p style="position:absolute;top:288px;left:455px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:288px;left:545px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-304.html">&#160;Section 8.10.5, “Monitor/Mwait Address&#160;</a></p>
<p style="position:absolute;top:304px;left:545px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-304.html">Range Determination.”</a></p>
<p style="position:absolute;top:328px;left:82px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:328px;left:138px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:328px;left:177px;white-space:nowrap" class="ft03">IA32_TIME_STAMP_COUNTER</p>
<p style="position:absolute;top:328px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:344px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:328px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:328px;left:545px;white-space:nowrap" class="ft06">Time Stamp&#160;Counter<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.<br/>On&#160;earlier&#160;processors,&#160;only the lower 32&#160;bits are&#160;</p>
<p style="position:absolute;top:390px;left:545px;white-space:nowrap" class="ft03">writable.&#160;On&#160;any write to the lower&#160;32&#160;bits, the&#160;</p>
<p style="position:absolute;top:406px;left:545px;white-space:nowrap" class="ft03">upper 32&#160;bits are&#160;cleared.&#160;For processor family&#160;</p>
<p style="position:absolute;top:423px;left:545px;white-space:nowrap" class="ft03">0FH, models&#160;3 and 4:&#160;all 64&#160;bits are writable.</p>
<p style="position:absolute;top:447px;left:82px;white-space:nowrap" class="ft03">17H</p>
<p style="position:absolute;top:447px;left:138px;white-space:nowrap" class="ft03">23</p>
<p style="position:absolute;top:447px;left:177px;white-space:nowrap" class="ft03">IA32_PLATFORM_ID</p>
<p style="position:absolute;top:447px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:463px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:447px;left:455px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:447px;left:545px;white-space:nowrap" class="ft07">Platform ID&#160;(R)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.<br/>The operating system&#160;can use this MSR&#160;to&#160;</p>
<p style="position:absolute;top:505px;left:545px;white-space:nowrap" class="ft03">determine “slot”&#160;information for the processor&#160;and&#160;</p>
<p style="position:absolute;top:521px;left:545px;white-space:nowrap" class="ft03">the&#160;proper microcode update to&#160;load.</p>
<p style="position:absolute;top:546px;left:82px;white-space:nowrap" class="ft03">1BH</p>
<p style="position:absolute;top:546px;left:138px;white-space:nowrap" class="ft03">27</p>
<p style="position:absolute;top:546px;left:177px;white-space:nowrap" class="ft03">IA32_APIC_BASE</p>
<p style="position:absolute;top:546px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:562px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:546px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:546px;left:545px;white-space:nowrap" class="ft05">APIC Location and&#160;Status&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.&#160;See<a href="o_fe12b1e2a880e0ce-370.html">&#160;Section&#160;10.4.4, “Local APIC&#160;</a></p>
<p style="position:absolute;top:583px;left:545px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-370.html">Status&#160;and&#160;Location.”</a></p>
<p style="position:absolute;top:607px;left:82px;white-space:nowrap" class="ft03">2AH</p>
<p style="position:absolute;top:607px;left:138px;white-space:nowrap" class="ft03">42</p>
<p style="position:absolute;top:607px;left:177px;white-space:nowrap" class="ft03">MSR_EBC_HARD_POWERON</p>
<p style="position:absolute;top:607px;left:381px;white-space:nowrap" class="ft03">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:624px;left:381px;white-space:nowrap" class="ft03">4, 6</p>
<p style="position:absolute;top:607px;left:455px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:607px;left:545px;white-space:nowrap" class="ft05">Processor Hard&#160;Power-On Configuration<br/>(R/W)&#160;Enables&#160;and disables&#160;processor features;&#160;<br/>(R)&#160;indicates current processor&#160;configuration.</p>
<p style="position:absolute;top:673px;left:203px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:673px;left:545px;white-space:nowrap" class="ft05">Output Tri-state Enabled&#160;(R)<br/>Indicates whether tri-state output&#160;is enabled (1)&#160;</p>
<p style="position:absolute;top:710px;left:545px;white-space:nowrap" class="ft03">or disabled&#160;(0) as&#160;set by the strapping of&#160;SMI#.&#160;</p>
<p style="position:absolute;top:727px;left:545px;white-space:nowrap" class="ft03">The value in this bit is&#160;written on the deassertion&#160;</p>
<p style="position:absolute;top:744px;left:545px;white-space:nowrap" class="ft03">of&#160;RESET#;&#160;the&#160;bit&#160;is&#160;set to&#160;1 when the address&#160;</p>
<p style="position:absolute;top:760px;left:545px;white-space:nowrap" class="ft03">bus signal is asserted.</p>
<p style="position:absolute;top:784px;left:203px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:784px;left:545px;white-space:nowrap" class="ft05">Execute BIST&#160;(R)&#160;<br/>Indicates whether the execution of&#160;the BIST is&#160;</p>
<p style="position:absolute;top:822px;left:545px;white-space:nowrap" class="ft03">enabled (1) or disabled (0) as set by the strapping&#160;</p>
<p style="position:absolute;top:838px;left:545px;white-space:nowrap" class="ft03">of&#160;INIT#. The value in this bit is written on the&#160;</p>
<p style="position:absolute;top:854px;left:545px;white-space:nowrap" class="ft03">deassertion&#160;of&#160;RESET#; the&#160;bit is set to&#160;1 when&#160;</p>
<p style="position:absolute;top:871px;left:545px;white-space:nowrap" class="ft03">the address&#160;bus&#160;signal is asserted.</p>
<p style="position:absolute;top:895px;left:203px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:895px;left:545px;white-space:nowrap" class="ft07">In Order Queue&#160;Depth&#160;(R)<br/>Indicates whether the&#160;in&#160;order queue&#160;depth for&#160;</p>
<p style="position:absolute;top:933px;left:545px;white-space:nowrap" class="ft03">the system bus is&#160;1 (1) or up to&#160;12 (0) as set&#160;by&#160;</p>
<p style="position:absolute;top:949px;left:545px;white-space:nowrap" class="ft03">the strapping of&#160;A7#. The value in this bit is&#160;</p>
<p style="position:absolute;top:966px;left:545px;white-space:nowrap" class="ft03">written on the deassertion of&#160;RESET#; the bit is&#160;</p>
<p style="position:absolute;top:982px;left:545px;white-space:nowrap" class="ft03">set to&#160;1 when the address bus signal is&#160;asserted.</p>
</div>
</body>
</html>
