--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35501 paths analyzed, 1132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.413ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_55 (SLICE_X10Y17.A1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.351 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X8Y20.A5       net (fanout=17)       1.866   inst_wd<5>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.476   seq_/alu_/mult_data<7>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT141
                                                       seq_/rf_/rf_3_55
    -------------------------------------------------  ---------------------------
    Total                                      8.371ns (4.249ns logic, 4.122ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.351 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X11Y21.A5      net (fanout=17)       1.669   inst_wd<5>
    SLICE_X11Y21.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.915   seq_tx_data<15>
    DSP48_X0Y4.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.476   seq_/alu_/mult_data<7>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT141
                                                       seq_/rf_/rf_3_55
    -------------------------------------------------  ---------------------------
    Total                                      8.363ns (4.303ns logic, 4.060ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.351 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X8Y20.A6       net (fanout=17)       1.822   inst_wd<4>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M7        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X10Y17.A1      net (fanout=4)        1.476   seq_/alu_/mult_data<7>
    SLICE_X10Y17.CLK     Tas                   0.289   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT141
                                                       seq_/rf_/rf_3_55
    -------------------------------------------------  ---------------------------
    Total                                      8.327ns (4.249ns logic, 4.078ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_62 (SLICE_X9Y19.A2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.355 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X8Y20.A5       net (fanout=17)       1.866   inst_wd<5>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y19.A2       net (fanout=4)        1.357   seq_/alu_/mult_data<14>
    SLICE_X9Y19.CLK      Tas                   0.322   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (4.282ns logic, 4.003ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.355 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X11Y21.A5      net (fanout=17)       1.669   inst_wd<5>
    SLICE_X11Y21.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.915   seq_tx_data<15>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y19.A2       net (fanout=4)        1.357   seq_/alu_/mult_data<14>
    SLICE_X9Y19.CLK      Tas                   0.322   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (4.336ns logic, 3.941ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.355 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X8Y20.A6       net (fanout=17)       1.822   inst_wd<4>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X9Y19.A2       net (fanout=4)        1.357   seq_/alu_/mult_data<14>
    SLICE_X9Y19.CLK      Tas                   0.322   seq_/rf_/rf_3<63>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT61
                                                       seq_/rf_/rf_3_62
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (4.282ns logic, 3.959ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_12 (SLICE_X8Y21.A2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.350 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X8Y20.A5       net (fanout=17)       1.866   inst_wd<5>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X8Y21.A2       net (fanout=4)        1.191   seq_/alu_/mult_data<12>
    SLICE_X8Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (4.301ns logic, 3.837ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_5 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.350 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_5 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.BQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_5
    SLICE_X11Y21.A5      net (fanout=17)       1.669   inst_wd<5>
    SLICE_X11Y21.A       Tilo                  0.259   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.915   seq_tx_data<15>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X8Y21.A2       net (fanout=4)        1.191   seq_/alu_/mult_data<12>
    SLICE_X8Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (4.355ns logic, 3.775ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.350 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.AQ       Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X8Y20.A6       net (fanout=17)       1.822   inst_wd<4>
    SLICE_X8Y20.A        Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a51
    DSP48_X0Y4.B13       net (fanout=5)        0.780   seq_tx_data<13>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X8Y21.A2       net (fanout=4)        1.191   seq_/alu_/mult_data<12>
    SLICE_X8Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (4.301ns logic, 3.793ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_51 (SLICE_X8Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_51 (FF)
  Destination:          seq_/rf_/rf_3_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_51 to seq_/rf_/rf_3_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.200   seq_/rf_/rf_3<51>
                                                       seq_/rf_/rf_3_51
    SLICE_X8Y13.A6       net (fanout=3)        0.023   seq_/rf_/rf_3<51>
    SLICE_X8Y13.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<51>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT101
                                                       seq_/rf_/rf_3_51
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_49 (SLICE_X8Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_49 (FF)
  Destination:          seq_/rf_/rf_3_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_49 to seq_/rf_/rf_3_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.AQ       Tcko                  0.200   seq_/rf_/rf_3<50>
                                                       seq_/rf_/rf_3_49
    SLICE_X8Y14.A6       net (fanout=3)        0.026   seq_/rf_/rf_3<49>
    SLICE_X8Y14.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<50>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT81
                                                       seq_/rf_/rf_3_49
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_12 (SLICE_X8Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_12 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_12 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.200   seq_/rf_/rf_3<15>
                                                       seq_/rf_/rf_3_12
    SLICE_X8Y21.A6       net (fanout=3)        0.031   seq_/rf_/rf_3<12>
    SLICE_X8Y21.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y16.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35501 paths, 0 nets, and 1479 connections

Design statistics:
   Minimum period:   8.413ns{1}   (Maximum frequency: 118.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 30 17:33:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



