[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 8754
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 20.11 um.
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 1271990
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000008 HPWL: 85835
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000008 HPWL: 84410
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000009 HPWL: 84186
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 83749
Placement Analysis
---------------------------------
total displacement        116.4 u
average displacement        5.5 u
max displacement            7.8 u
original HPWL               4.6 u
legalized HPWL            109.3 u
delta HPWL                 2269 %

### Initial bc1 is buffer_chain ###
Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (7, 600)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (4, 603)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (4, 597)
 ic1/u4/A input (INV_X1) 1.477-1.720 (7, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (4, 597)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (4, 603)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 596)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.111    0.377 v u1/Z (BUF_X1)
   0.086    0.462 v bc1/u2/Z (BUF_X1)
   0.085    0.548 v bc1/u3/Z (BUF_X1)
   0.000    0.548 v r2/D (DFF_X1)
            0.548   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.158    0.142   library setup time
            0.142   data required time
-----------------------------------------------------------
            0.142   data required time
           -0.548   data arrival time
-----------------------------------------------------------
           -0.405   slack (VIOLATED)


### swap bc1 to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 2643860
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000005 HPWL: 274218
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000009 HPWL: 274446
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000007 HPWL: 274452
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000009 HPWL: 274438
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.2823 |  6.330850e+01 |   +0.00% |  5.03e-14 |      
       10 |   0.2892 |  7.844000e+01 |  +23.90% |  7.42e-14 |      
       20 |   0.2734 |  8.778850e+01 |  +11.92% |  1.09e-13 |      
       30 |   0.2725 |  9.030000e+01 |   +2.86% |  1.61e-13 |      
       40 |   0.2691 |  9.161800e+01 |   +1.46% |  2.37e-13 |      
       50 |   0.2671 |  9.243650e+01 |   +0.89% |  3.49e-13 |      
       60 |   0.2656 |  9.299950e+01 |   +0.61% |  5.15e-13 |      
       70 |   0.2645 |  9.340750e+01 |   +0.44% |  7.58e-13 |      
       80 |   0.2637 |  9.371800e+01 |   +0.33% |  1.12e-12 |      
       90 |   0.2630 |  9.396050e+01 |   +0.26% |  1.64e-12 |      
      100 |   0.2625 |  9.416400e+01 |   +0.22% |  2.42e-12 |      
      110 |   0.2621 |  9.432350e+01 |   +0.17% |  3.57e-12 |      
      120 |   0.2617 |  9.446800e+01 |   +0.15% |  5.26e-12 |      
      130 |   0.2613 |  9.457900e+01 |   +0.12% |  7.75e-12 |      
      140 |   0.2610 |  9.469100e+01 |   +0.12% |  1.14e-11 |      
      150 |   0.2607 |  9.479550e+01 |   +0.11% |  1.68e-11 |      
      160 |   0.2605 |  9.490800e+01 |   +0.12% |  2.48e-11 |      
      170 |   0.2600 |  9.506750e+01 |   +0.17% |  3.65e-11 |      
      180 |   0.2594 |  9.530700e+01 |   +0.25% |  5.37e-11 |      
      190 |   0.2583 |  9.572700e+01 |   +0.44% |  7.92e-11 |      
      200 |   0.2565 |  9.645550e+01 |   +0.76% |  1.17e-10 |      
      210 |   0.2539 |  9.770950e+01 |   +1.30% |  1.72e-10 |      
      220 |   0.2500 |  9.964000e+01 |   +1.98% |  2.53e-10 |      
      230 |   0.2451 |  1.019005e+02 |   +2.27% |  3.73e-10 |      
      240 |   0.2420 |  1.033205e+02 |   +1.39% |  5.49e-10 |      
      250 |   0.2455 |  1.018805e+02 |   -1.39% |  8.09e-10 |      
      260 |   0.2548 |  9.741450e+01 |   -4.38% |  1.19e-09 |      
      270 |   0.2541 |  9.739600e+01 |   -0.02% |  1.76e-09 |      
      280 |   0.2404 |  1.038215e+02 |   +6.60% |  2.59e-09 |      
      290 |   0.2520 |  9.893050e+01 |   -4.71% |  3.81e-09 |      
[WARNING GPL-1010] GPL reached the maximum number of iterations for nesterov 300. Placement may have failed to converge.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
      310 |   0.4078 |  1.307200e+01 |  -86.79% |  7.27e-09 |      
      320 |   0.4165 |  9.887000e+00 |  -24.37% |  9.68e-09 |      
      330 |   0.4050 |  9.907000e+00 |   +0.20% |  1.29e-08 |      
      340 |   0.3844 |  1.063700e+01 |   +7.37% |  1.72e-08 |      
      350 |   0.3630 |  1.137750e+01 |   +6.96% |  2.29e-08 |      
      360 |   0.3374 |  1.221050e+01 |   +7.32% |  3.05e-08 |      
      370 |   0.3150 |  1.258250e+01 |   +3.05% |  4.06e-08 |      
      380 |   0.2968 |  1.304800e+01 |   +3.70% |  5.41e-08 |      
      390 |   0.2734 |  1.358950e+01 |   +4.15% |  7.21e-08 |      
      400 |   0.2533 |  1.391600e+01 |   +2.40% |  9.61e-08 |      
      410 |   0.2309 |  1.386800e+01 |   -0.34% |  1.28e-07 |      
      420 |   0.2058 |  1.383250e+01 |   -0.26% |  1.71e-07 |      
      430 |   0.1829 |  1.380200e+01 |   -0.22% |  2.27e-07 |      
      440 |   0.1552 |  1.371750e+01 |   -0.61% |  3.03e-07 |      
      450 |   0.1395 |  1.338950e+01 |   -2.39% |  4.03e-07 |      
      460 |   0.1384 |  1.406200e+01 |   +5.02% |  5.37e-07 |      
      470 |   0.1160 |  1.542500e+01 |   +9.69% |  7.16e-07 |      
      475 |   0.0999 |  1.532800e+01 |          |  8.51e-07 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 475
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         45.5 u
average displacement        2.2 u
max displacement            4.5 u
original HPWL              15.3 u
legalized HPWL             51.6 u
delta HPWL                  237 %

Cell type report for bc1 (inv_chain_bc1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 600)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (1, 599)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (1, 600)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 599)
 ic2/u4/A input (INV_X1) 1.477-1.720 (0, 599)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (0, 600)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 603)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.356    0.356 ^ r1/Q (DFF_X1)
   0.128    0.484 ^ u1/Z (BUF_X1)
   0.029    0.514 v bc1/u4/ZN (INV_X1)
   0.035    0.549 ^ bc1/u5/ZN (INV_X1)
   0.000    0.549 ^ r2/D (DFF_X1)
            0.549   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.072    0.228   library setup time
            0.228   data required time
-----------------------------------------------------------
            0.228   data required time
           -0.549   data arrival time
-----------------------------------------------------------
           -0.321   slack (VIOLATED)


### swap bc1 back to buffer_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000003 HPWL: 2559260
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 169736
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000006 HPWL: 169432
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000006 HPWL: 169424
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000009 HPWL: 169424
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.875 um^2
[INFO GPL-0025] Ideal bin area:                  4.108 um^2
[INFO GPL-0026] Ideal bin count:                 11654
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.0910 |  2.987800e+01 |   +0.00% |  3.76e-14 |      
        0 |   0.0910 |  2.987800e+01 |          |  3.91e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               60.3820
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
Placement Analysis
---------------------------------
total displacement         40.1 u
average displacement        1.9 u
max displacement            3.7 u
original HPWL              29.9 u
legalized HPWL             44.5 u
delta HPWL                   49 %

Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (1, 600)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (0, 599)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (0, 601)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 597)
 ic2/u4/A input (INV_X1) 1.477-1.720 (0, 597)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (1, 601)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 601)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.265    0.265 v r1/Q (DFF_X1)
   0.109    0.375 v u1/Z (BUF_X1)
   0.086    0.461 v bc1/u2/Z (BUF_X1)
   0.082    0.543 v bc1/u3/Z (BUF_X1)
   0.000    0.543 v r2/D (DFF_X1)
            0.543   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.543   data arrival time
-----------------------------------------------------------
           -0.399   slack (VIOLATED)


### swap bc1 back to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000008 HPWL: 2541460
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 153729
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000010 HPWL: 153651
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000010 HPWL: 153652
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000010 HPWL: 153649
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1737 |  2.673050e+01 |   +0.00% |  3.05e-14 |      
        0 |   0.1737 |  2.673050e+01 |          |  3.17e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         30.6 u
average displacement        1.5 u
max displacement            2.7 u
original HPWL              26.7 u
legalized HPWL             46.7 u
delta HPWL                   75 %

Cell type report for bc1 (inv_chain_bc1_1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (5, 600)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (0, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (1, 600)
 ic1/u4/A input (INV_X1) 1.477-1.720 (0, 599)
 ic2/u4/A input (INV_X1) 1.477-1.720 (0, 599)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (2, 603)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 600)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.357    0.357 ^ r1/Q (DFF_X1)
   0.131    0.488 ^ u1/Z (BUF_X1)
   0.031    0.519 v bc1/u4/ZN (INV_X1)
   0.035    0.554 ^ bc1/u5/ZN (INV_X1)
   0.000    0.554 ^ r2/D (DFF_X1)
            0.554   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.072    0.228   library setup time
            0.228   data required time
-----------------------------------------------------------
            0.228   data required time
           -0.554   data arrival time
-----------------------------------------------------------
           -0.326   slack (VIOLATED)


Repair timing output passed/skipped equivalence test
