<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>One Hour Ahead Computation of Large-Scale Electric Power Network Transport Capability</AwardTitle>
<AwardEffectiveDate>09/01/2000</AwardEffectiveDate>
<AwardExpirationDate>02/28/2002</AwardExpirationDate>
<AwardTotalIntnAmount>90000.00</AwardTotalIntnAmount>
<AwardAmount>90000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07010000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>ECCS</Abbreviation>
<LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Rajinder P. Khosla</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This award is made under the Exploratory Research on Engineering the Transport Industries (ETI) program solicitation.  This research involves the development of a scalable special-purpose hybrid computing architecture comprising fine-grained parallel analog processing and digital control and reconfigurability to accelerate the computation of large-scale electric power network transfer capacity.  The research in this one-year exploratory program will proceed concurrently along three lines.  First, the core analog computational units needed to solve the steady-state power-flow problem will be designed, simulated, fabricated, and tested experimentally to determine their potential accuracy and computational throughput.  Second, the parallel analog solution method will be developped and refined through simulation.  Third, work on a scalable architecture will be initiated.  The architecture should support digital reconfigurability as well as the control, communications, and data storage needed for the solution of large-scale network problems.  If this research is successful, it could result eventually in the development of a specialized chip set or an accelerator board that would interface with an engineering workstation and could perform a near real-time solution of the steady-state power-flow equations.  Such an accelerator board would be something like the specialized graphics cards that are widely for used for accelerating compute-intensive computer graphics tasks.</AbstractNarration>
<MinAmdLetterDate>09/14/2000</MinAmdLetterDate>
<MaxAmdLetterDate>09/14/2000</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0085717</AwardID>
<Investigator>
<FirstName>Robert</FirstName>
<LastName>Thomas</LastName>
<EmailAddress>rjt1@cornell.edu</EmailAddress>
<StartDate>09/14/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Peter</FirstName>
<LastName>Sauer</LastName>
<EmailAddress>psauer@illinois.edu</EmailAddress>
<StartDate>09/14/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Bradley</FirstName>
<LastName>Minch</LastName>
<EmailAddress>bradley.minch@olin.edu</EmailAddress>
<StartDate>09/14/2000</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Cornell University</Name>
<CityName>Ithaca</CityName>
<ZipCode>148502820</ZipCode>
<PhoneNumber>6072555014</PhoneNumber>
<StreetAddress>373 Pine Tree Road</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
</Institution>
<FoaInformation>
<Code>0306000</Code>
<Name>Energy Research &amp; Resources</Name>
</FoaInformation>
<ProgramElement>
<Code>1519</Code>
<Text>INTEGRATIVE SYSTEMS</Text>
</ProgramElement>
<ProgramElement>
<Code>1638</Code>
<Text>HDBE-Humans, Disasters, and th</Text>
</ProgramElement>
<ProgramReference>
<Code>0000</Code>
<Text>UNASSIGNED</Text>
</ProgramReference>
<ProgramReference>
<Code>1607</Code>
<Text>EXPLOR RESRCH ON ENGINEER THE TRANS INDU</Text>
</ProgramReference>
<ProgramReference>
<Code>OTHR</Code>
<Text>OTHER RESEARCH OR EDUCATION</Text>
</ProgramReference>
</Award>
</rootTag>
