report_drc
Command: report_drc
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Fri Feb 27 01:59:59 2026
| Host         : KawinPrajith running 64-bit major release  (build 9200)
| Command      : report_drc
| Design       : Image_cnn_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: synth_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 115
+-----------+----------+-------------------------------------------------------------------+--------+
| Rule      | Severity | Description                                                       | Checks |
+-----------+----------+-------------------------------------------------------------------+--------+
| DPIP-1    | Warning  | Input pipelining                                                  | 14     |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 48     |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 32     |
| DPREG-4   | Warning  | DSP48E1_PregDynOpmodeZmuxP:                                       | 1      |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 15     |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 4      |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 1      |
+-----------+----------+-------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dadd_64ns_64ns_64_7_full_dsp_1_U3/cnn_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_101/dmul_64ns_64ns_64_7_max_dsp_1_U4/cnn_accel_dmul_64ns_64ns_64_7_max_dsp_1_ip_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
Image_cnn_i/cnn_accel_0/inst/grp_cnn_accel_Pipeline_VITIS_LOOP_17_3_fu_109/fadd_32ns_32ns_32_5_full_dsp_1_U12/cnn_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

