
audio_shield_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d0  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d488  08007b94  08007b94  00017b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802501c  0802501c  0004020c  2**0
                  CONTENTS
  4 .ARM          00000008  0802501c  0802501c  0003501c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025024  08025024  0004020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025024  08025024  00035024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025028  08025028  00035028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0802502c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ac0  2000020c  08025238  0004020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ccc  08025238  00041ccc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004020c  2**0
                  CONTENTS, READONLY
 12 .debug_line   00010240  00000000  00000000  0004023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001b8ce  00000000  00000000  0005047c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000353c  00000000  00000000  0006bd4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000f68  00000000  00000000  0006f288  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000d3275  00000000  00000000  000701f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000d80  00000000  00000000  00143468  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00021998  00000000  00000000  001441e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00165b80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c64  00000000  00000000  00165bfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000020c 	.word	0x2000020c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007b7c 	.word	0x08007b7c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000210 	.word	0x20000210
 8000200:	08007b7c 	.word	0x08007b7c

08000204 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 8000204:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 8000206:	2b01      	cmp	r3, #1
	IT       LS
 8000208:	bf98      	it	ls
	BXLS     lr
 800020a:	4770      	bxls	lr
	PUSH     {r4-r9}
 800020c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000210:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000212:	089b      	lsrs	r3, r3, #2

08000214 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 8000214:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 8000218:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 800021c:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 800021e:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 8000222:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000224:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000226:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000228:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 800022a:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800022e:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000232:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000234:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000238:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800023c:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 8000240:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000244:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000246:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 800024a:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800024e:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 8000250:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000254:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000258:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 800025c:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 8000260:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 8000262:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000264:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000266:	d1d5      	bne.n	8000214 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000268:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800026c:	4770      	bx	lr

0800026e <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800026e:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 8000270:	2b01      	cmp	r3, #1
	IT       LS
 8000272:	bf98      	it	ls
	BXLS     lr
 8000274:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000276:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 800027a:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 800027c:	089b      	lsrs	r3, r3, #2

0800027e <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800027e:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 8000282:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000286:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000288:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 800028c:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 8000290:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000294:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000298:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 800029c:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80002a0:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80002a4:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 80002a6:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 80002aa:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 80002ae:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 80002b2:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 80002b6:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 80002b8:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 80002ba:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 80002bc:	d1df      	bne.n	800027e <arm_bitreversal_16_0>
	POP      {r4-r9}
 80002be:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80002c2:	4770      	bx	lr

080002c4 <__aeabi_uldivmod>:
 80002c4:	b953      	cbnz	r3, 80002dc <__aeabi_uldivmod+0x18>
 80002c6:	b94a      	cbnz	r2, 80002dc <__aeabi_uldivmod+0x18>
 80002c8:	2900      	cmp	r1, #0
 80002ca:	bf08      	it	eq
 80002cc:	2800      	cmpeq	r0, #0
 80002ce:	bf1c      	itt	ne
 80002d0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d8:	f000 b972 	b.w	80005c0 <__aeabi_idiv0>
 80002dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e4:	f000 f806 	bl	80002f4 <__udivmoddi4>
 80002e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f0:	b004      	add	sp, #16
 80002f2:	4770      	bx	lr

080002f4 <__udivmoddi4>:
 80002f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f8:	9e08      	ldr	r6, [sp, #32]
 80002fa:	4604      	mov	r4, r0
 80002fc:	4688      	mov	r8, r1
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d14b      	bne.n	800039a <__udivmoddi4+0xa6>
 8000302:	428a      	cmp	r2, r1
 8000304:	4615      	mov	r5, r2
 8000306:	d967      	bls.n	80003d8 <__udivmoddi4+0xe4>
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	b14a      	cbz	r2, 8000322 <__udivmoddi4+0x2e>
 800030e:	f1c2 0720 	rsb	r7, r2, #32
 8000312:	fa01 f302 	lsl.w	r3, r1, r2
 8000316:	fa20 f707 	lsr.w	r7, r0, r7
 800031a:	4095      	lsls	r5, r2
 800031c:	ea47 0803 	orr.w	r8, r7, r3
 8000320:	4094      	lsls	r4, r2
 8000322:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000326:	0c23      	lsrs	r3, r4, #16
 8000328:	fbb8 f7fe 	udiv	r7, r8, lr
 800032c:	fa1f fc85 	uxth.w	ip, r5
 8000330:	fb0e 8817 	mls	r8, lr, r7, r8
 8000334:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000338:	fb07 f10c 	mul.w	r1, r7, ip
 800033c:	4299      	cmp	r1, r3
 800033e:	d909      	bls.n	8000354 <__udivmoddi4+0x60>
 8000340:	18eb      	adds	r3, r5, r3
 8000342:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000346:	f080 811b 	bcs.w	8000580 <__udivmoddi4+0x28c>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 8118 	bls.w	8000580 <__udivmoddi4+0x28c>
 8000350:	3f02      	subs	r7, #2
 8000352:	442b      	add	r3, r5
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0fe 	udiv	r0, r3, lr
 800035c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 fc0c 	mul.w	ip, r0, ip
 8000368:	45a4      	cmp	ip, r4
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x8c>
 800036c:	192c      	adds	r4, r5, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x290>
 8000376:	45a4      	cmp	ip, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x290>
 800037c:	3802      	subs	r0, #2
 800037e:	442c      	add	r4, r5
 8000380:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000384:	eba4 040c 	sub.w	r4, r4, ip
 8000388:	2700      	movs	r7, #0
 800038a:	b11e      	cbz	r6, 8000394 <__udivmoddi4+0xa0>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c6 4300 	strd	r4, r3, [r6]
 8000394:	4639      	mov	r1, r7
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xbe>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	f000 80eb 	beq.w	800057a <__udivmoddi4+0x286>
 80003a4:	2700      	movs	r7, #0
 80003a6:	e9c6 0100 	strd	r0, r1, [r6]
 80003aa:	4638      	mov	r0, r7
 80003ac:	4639      	mov	r1, r7
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f783 	clz	r7, r3
 80003b6:	2f00      	cmp	r7, #0
 80003b8:	d147      	bne.n	800044a <__udivmoddi4+0x156>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd0>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80fa 	bhi.w	80005b8 <__udivmoddi4+0x2c4>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	4698      	mov	r8, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa0>
 80003d2:	e9c6 4800 	strd	r4, r8, [r6]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa0>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xe8>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 808f 	bne.w	8000504 <__udivmoddi4+0x210>
 80003e6:	1b49      	subs	r1, r1, r5
 80003e8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003ec:	fa1f f885 	uxth.w	r8, r5
 80003f0:	2701      	movs	r7, #1
 80003f2:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f6:	0c23      	lsrs	r3, r4, #16
 80003f8:	fb0e 111c 	mls	r1, lr, ip, r1
 80003fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000400:	fb08 f10c 	mul.w	r1, r8, ip
 8000404:	4299      	cmp	r1, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x124>
 8000408:	18eb      	adds	r3, r5, r3
 800040a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x122>
 8000410:	4299      	cmp	r1, r3
 8000412:	f200 80cd 	bhi.w	80005b0 <__udivmoddi4+0x2bc>
 8000416:	4684      	mov	ip, r0
 8000418:	1a59      	subs	r1, r3, r1
 800041a:	b2a3      	uxth	r3, r4
 800041c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000420:	fb0e 1410 	mls	r4, lr, r0, r1
 8000424:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000428:	fb08 f800 	mul.w	r8, r8, r0
 800042c:	45a0      	cmp	r8, r4
 800042e:	d907      	bls.n	8000440 <__udivmoddi4+0x14c>
 8000430:	192c      	adds	r4, r5, r4
 8000432:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000436:	d202      	bcs.n	800043e <__udivmoddi4+0x14a>
 8000438:	45a0      	cmp	r8, r4
 800043a:	f200 80b6 	bhi.w	80005aa <__udivmoddi4+0x2b6>
 800043e:	4618      	mov	r0, r3
 8000440:	eba4 0408 	sub.w	r4, r4, r8
 8000444:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000448:	e79f      	b.n	800038a <__udivmoddi4+0x96>
 800044a:	f1c7 0c20 	rsb	ip, r7, #32
 800044e:	40bb      	lsls	r3, r7
 8000450:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000454:	ea4e 0e03 	orr.w	lr, lr, r3
 8000458:	fa01 f407 	lsl.w	r4, r1, r7
 800045c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000460:	fa21 f30c 	lsr.w	r3, r1, ip
 8000464:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000468:	4325      	orrs	r5, r4
 800046a:	fbb3 f9f8 	udiv	r9, r3, r8
 800046e:	0c2c      	lsrs	r4, r5, #16
 8000470:	fb08 3319 	mls	r3, r8, r9, r3
 8000474:	fa1f fa8e 	uxth.w	sl, lr
 8000478:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800047c:	fb09 f40a 	mul.w	r4, r9, sl
 8000480:	429c      	cmp	r4, r3
 8000482:	fa02 f207 	lsl.w	r2, r2, r7
 8000486:	fa00 f107 	lsl.w	r1, r0, r7
 800048a:	d90b      	bls.n	80004a4 <__udivmoddi4+0x1b0>
 800048c:	eb1e 0303 	adds.w	r3, lr, r3
 8000490:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000494:	f080 8087 	bcs.w	80005a6 <__udivmoddi4+0x2b2>
 8000498:	429c      	cmp	r4, r3
 800049a:	f240 8084 	bls.w	80005a6 <__udivmoddi4+0x2b2>
 800049e:	f1a9 0902 	sub.w	r9, r9, #2
 80004a2:	4473      	add	r3, lr
 80004a4:	1b1b      	subs	r3, r3, r4
 80004a6:	b2ad      	uxth	r5, r5
 80004a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004ac:	fb08 3310 	mls	r3, r8, r0, r3
 80004b0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b4:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b8:	45a2      	cmp	sl, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1da>
 80004bc:	eb1e 0404 	adds.w	r4, lr, r4
 80004c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004c4:	d26b      	bcs.n	800059e <__udivmoddi4+0x2aa>
 80004c6:	45a2      	cmp	sl, r4
 80004c8:	d969      	bls.n	800059e <__udivmoddi4+0x2aa>
 80004ca:	3802      	subs	r0, #2
 80004cc:	4474      	add	r4, lr
 80004ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004d2:	fba0 8902 	umull	r8, r9, r0, r2
 80004d6:	eba4 040a 	sub.w	r4, r4, sl
 80004da:	454c      	cmp	r4, r9
 80004dc:	46c2      	mov	sl, r8
 80004de:	464b      	mov	r3, r9
 80004e0:	d354      	bcc.n	800058c <__udivmoddi4+0x298>
 80004e2:	d051      	beq.n	8000588 <__udivmoddi4+0x294>
 80004e4:	2e00      	cmp	r6, #0
 80004e6:	d069      	beq.n	80005bc <__udivmoddi4+0x2c8>
 80004e8:	ebb1 050a 	subs.w	r5, r1, sl
 80004ec:	eb64 0403 	sbc.w	r4, r4, r3
 80004f0:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f4:	40fd      	lsrs	r5, r7
 80004f6:	40fc      	lsrs	r4, r7
 80004f8:	ea4c 0505 	orr.w	r5, ip, r5
 80004fc:	e9c6 5400 	strd	r5, r4, [r6]
 8000500:	2700      	movs	r7, #0
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0xa0>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f703 	lsr.w	r7, r0, r3
 800050c:	4095      	lsls	r5, r2
 800050e:	fa01 f002 	lsl.w	r0, r1, r2
 8000512:	fa21 f303 	lsr.w	r3, r1, r3
 8000516:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800051a:	4338      	orrs	r0, r7
 800051c:	0c01      	lsrs	r1, r0, #16
 800051e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000522:	fa1f f885 	uxth.w	r8, r5
 8000526:	fb0e 3317 	mls	r3, lr, r7, r3
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb07 f308 	mul.w	r3, r7, r8
 8000532:	428b      	cmp	r3, r1
 8000534:	fa04 f402 	lsl.w	r4, r4, r2
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x256>
 800053a:	1869      	adds	r1, r5, r1
 800053c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000540:	d22f      	bcs.n	80005a2 <__udivmoddi4+0x2ae>
 8000542:	428b      	cmp	r3, r1
 8000544:	d92d      	bls.n	80005a2 <__udivmoddi4+0x2ae>
 8000546:	3f02      	subs	r7, #2
 8000548:	4429      	add	r1, r5
 800054a:	1acb      	subs	r3, r1, r3
 800054c:	b281      	uxth	r1, r0
 800054e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000552:	fb0e 3310 	mls	r3, lr, r0, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb00 f308 	mul.w	r3, r0, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	d907      	bls.n	8000572 <__udivmoddi4+0x27e>
 8000562:	1869      	adds	r1, r5, r1
 8000564:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000568:	d217      	bcs.n	800059a <__udivmoddi4+0x2a6>
 800056a:	428b      	cmp	r3, r1
 800056c:	d915      	bls.n	800059a <__udivmoddi4+0x2a6>
 800056e:	3802      	subs	r0, #2
 8000570:	4429      	add	r1, r5
 8000572:	1ac9      	subs	r1, r1, r3
 8000574:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000578:	e73b      	b.n	80003f2 <__udivmoddi4+0xfe>
 800057a:	4637      	mov	r7, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e709      	b.n	8000394 <__udivmoddi4+0xa0>
 8000580:	4607      	mov	r7, r0
 8000582:	e6e7      	b.n	8000354 <__udivmoddi4+0x60>
 8000584:	4618      	mov	r0, r3
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x8c>
 8000588:	4541      	cmp	r1, r8
 800058a:	d2ab      	bcs.n	80004e4 <__udivmoddi4+0x1f0>
 800058c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000590:	eb69 020e 	sbc.w	r2, r9, lr
 8000594:	3801      	subs	r0, #1
 8000596:	4613      	mov	r3, r2
 8000598:	e7a4      	b.n	80004e4 <__udivmoddi4+0x1f0>
 800059a:	4660      	mov	r0, ip
 800059c:	e7e9      	b.n	8000572 <__udivmoddi4+0x27e>
 800059e:	4618      	mov	r0, r3
 80005a0:	e795      	b.n	80004ce <__udivmoddi4+0x1da>
 80005a2:	4667      	mov	r7, ip
 80005a4:	e7d1      	b.n	800054a <__udivmoddi4+0x256>
 80005a6:	4681      	mov	r9, r0
 80005a8:	e77c      	b.n	80004a4 <__udivmoddi4+0x1b0>
 80005aa:	3802      	subs	r0, #2
 80005ac:	442c      	add	r4, r5
 80005ae:	e747      	b.n	8000440 <__udivmoddi4+0x14c>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	442b      	add	r3, r5
 80005b6:	e72f      	b.n	8000418 <__udivmoddi4+0x124>
 80005b8:	4638      	mov	r0, r7
 80005ba:	e708      	b.n	80003ce <__udivmoddi4+0xda>
 80005bc:	4637      	mov	r7, r6
 80005be:	e6e9      	b.n	8000394 <__udivmoddi4+0xa0>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <arm_cfft_radix8by2_f32>:
* \endcode
* 
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b0a0      	sub	sp, #128	; 0x80
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	881b      	ldrh	r3, [r3, #0]
 80005d2:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 80005d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	683a      	ldr	r2, [r7, #0]
 80005da:	4413      	add	r3, r2
 80005dc:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 80005e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005ea:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 80005ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80005ee:	085b      	lsrs	r3, r3, #1
 80005f0:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 80005f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	4413      	add	r3, r2
 80005fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 80005fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000602:	4413      	add	r3, r2
 8000604:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- ) 
 8000606:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000608:	089b      	lsrs	r3, r3, #2
 800060a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800060c:	e1b6      	b.n	800097c <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 8000626:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 800062c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 8000632:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 8000638:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 800063e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 8000644:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 800064a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800064c:	689b      	ldr	r3, [r3, #8]
 800064e:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 8000650:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 8000656:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 800065c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 8000662:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 8000668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 800066e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000672:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	1d1a      	adds	r2, r3, #4
 800067a:	603a      	str	r2, [r7, #0]
 800067c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000680:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 8000684:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8000688:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	1d1a      	adds	r2, r3, #4
 8000690:	603a      	str	r2, [r7, #0]
 8000692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000696:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 800069a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800069e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	1d1a      	adds	r2, r3, #4
 80006a6:	603a      	str	r2, [r7, #0]
 80006a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006ac:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 80006b0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80006b4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	1d1a      	adds	r2, r3, #4
 80006bc:	603a      	str	r2, [r7, #0]
 80006be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006c2:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 80006c6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80006ca:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80006ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006d2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 80006d6:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80006da:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80006de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006e2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 80006e6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80006ea:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80006ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006f2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 80006f6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80006fa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80006fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000702:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 8000706:	ed97 7a06 	vldr	s14, [r7, #24]
 800070a:	edd7 7a02 	vldr	s15, [r7, #8]
 800070e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000710:	1d1a      	adds	r2, r3, #4
 8000712:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000718:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 800071c:	ed97 7a07 	vldr	s14, [r7, #28]
 8000720:	edd7 7a03 	vldr	s15, [r7, #12]
 8000724:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000726:	1d1a      	adds	r2, r3, #4
 8000728:	67fa      	str	r2, [r7, #124]	; 0x7c
 800072a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800072e:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 8000732:	ed97 7a08 	vldr	s14, [r7, #32]
 8000736:	edd7 7a04 	vldr	s15, [r7, #16]
 800073a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800073c:	1d1a      	adds	r2, r3, #4
 800073e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000740:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000744:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 8000748:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800074c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000750:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000752:	1d1a      	adds	r2, r3, #4
 8000754:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800075a:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 800075e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000762:	edd7 7a06 	vldr	s15, [r7, #24]
 8000766:	ee77 7a67 	vsub.f32	s15, s14, s15
 800076a:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 800076e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000772:	edd7 7a07 	vldr	s15, [r7, #28]
 8000776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800077a:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 800077e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000782:	edd7 7a08 	vldr	s15, [r7, #32]
 8000786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800078a:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 800078e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000792:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000796:	ee77 7a67 	vsub.f32	s15, s14, s15
 800079a:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 800079e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007a0:	1d1a      	adds	r2, r3, #4
 80007a2:	673a      	str	r2, [r7, #112]	; 0x70
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 80007a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007aa:	1d1a      	adds	r2, r3, #4
 80007ac:	673a      	str	r2, [r7, #112]	; 0x70
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 80007b2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80007b6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80007ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007be:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 80007c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80007c6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80007ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007ce:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 80007d2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80007d6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80007da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007de:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 80007e2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80007e6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80007ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007ee:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 80007f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80007f4:	1d1a      	adds	r2, r3, #4
 80007f6:	677a      	str	r2, [r7, #116]	; 0x74
 80007f8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80007fc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8000800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000804:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 8000808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800080a:	1d1a      	adds	r2, r3, #4
 800080c:	677a      	str	r2, [r7, #116]	; 0x74
 800080e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000812:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800081a:	edc3 7a00 	vstr	s15, [r3]
        
        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 800081e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000822:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800082a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 800082e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000832:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800083a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 800083e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000842:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800084a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 800084e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000852:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800085a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 800085e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000860:	1d1a      	adds	r2, r3, #4
 8000862:	67ba      	str	r2, [r7, #120]	; 0x78
 8000864:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000868:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800086c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000870:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8000874:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000876:	1d1a      	adds	r2, r3, #4
 8000878:	67ba      	str	r2, [r7, #120]	; 0x78
 800087a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800087e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000886:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 800088a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800088c:	1d1a      	adds	r2, r3, #4
 800088e:	673a      	str	r2, [r7, #112]	; 0x70
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8000894:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000896:	1d1a      	adds	r2, r3, #4
 8000898:	673a      	str	r2, [r7, #112]	; 0x70
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	65bb      	str	r3, [r7, #88]	; 0x58
        
        m0 = t2[2] * twR;
 800089e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80008a2:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80008a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008aa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 80008ae:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80008b2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ba:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 80008be:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80008c2:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80008c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ca:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 80008ce:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80008d2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008da:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *p2++ = m0 + m1;
 80008de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80008e0:	1d1a      	adds	r2, r3, #4
 80008e2:	677a      	str	r2, [r7, #116]	; 0x74
 80008e4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80008e8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80008ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f0:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 80008f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80008f6:	1d1a      	adds	r2, r3, #4
 80008f8:	677a      	str	r2, [r7, #116]	; 0x74
 80008fa:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80008fe:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000906:	edc3 7a00 	vstr	s15, [r3]
        
        m0 = t4[2] * twI;
 800090a:	edd7 7a04 	vldr	s15, [r7, #16]
 800090e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000916:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 800091a:	edd7 7a05 	vldr	s15, [r7, #20]
 800091e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000926:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 800092a:	edd7 7a05 	vldr	s15, [r7, #20]
 800092e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000936:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 800093a:	edd7 7a04 	vldr	s15, [r7, #16]
 800093e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000946:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 800094a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800094c:	1d1a      	adds	r2, r3, #4
 800094e:	67ba      	str	r2, [r7, #120]	; 0x78
 8000950:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000954:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8000958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800095c:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8000960:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000962:	1d1a      	adds	r2, r3, #4
 8000964:	67ba      	str	r2, [r7, #120]	; 0x78
 8000966:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800096a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800096e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000972:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- ) 
 8000976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000978:	3b01      	subs	r3, #1
 800097a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800097c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800097e:	2b00      	cmp	r3, #0
 8000980:	f47f ae45 	bne.w	800060e <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2u);
 8000984:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000986:	b299      	uxth	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	2302      	movs	r3, #2
 800098e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000990:	f000 ff9e 	bl	80018d0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2u);
 8000994:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000996:	b299      	uxth	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	2302      	movs	r3, #2
 800099e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80009a0:	f000 ff96 	bl	80018d0 <arm_radix8_butterfly_f32>
}
 80009a4:	bf00      	nop
 80009a6:	3780      	adds	r7, #128	; 0x80
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b0ac      	sub	sp, #176	; 0xb0
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	085b      	lsrs	r3, r3, #1
 80009bc:	b29b      	uxth	r3, r3
 80009be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 80009c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	683a      	ldr	r2, [r7, #0]
 80009ca:	4413      	add	r3, r2
 80009cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 80009d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80009da:	4413      	add	r3, r2
 80009dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 80009e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80009ea:	4413      	add	r3, r2
 80009ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 80009f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80009f8:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 80009fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80009fe:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 8000a00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000a04:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 8000a06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000a0a:	3b04      	subs	r3, #4
 8000a0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 8000a10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a14:	3b04      	subs	r3, #4
 8000a16:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8000a1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000a1e:	3b04      	subs	r3, #4
 8000a20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 8000a24:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000a2e:	4413      	add	r3, r2
 8000a30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000a40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000a48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 8000a4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000a50:	085b      	lsrs	r3, r3, #1
 8000a52:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 8000a56:	2302      	movs	r3, #2
 8000a58:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 8000a5a:	2304      	movs	r3, #4
 8000a5c:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 8000a5e:	2306      	movs	r3, #6
 8000a60:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	ed93 7a00 	vldr	s14, [r3]
 8000a68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a6c:	edd3 7a00 	vldr	s15, [r3]
 8000a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a74:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	ed93 7a00 	vldr	s14, [r3]
 8000a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a82:	edd3 7a00 	vldr	s15, [r3]
 8000a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a8a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	3304      	adds	r3, #4
 8000a92:	ed93 7a00 	vldr	s14, [r3]
 8000a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a9a:	3304      	adds	r3, #4
 8000a9c:	edd3 7a00 	vldr	s15, [r3]
 8000aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aa4:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	3304      	adds	r3, #4
 8000aac:	ed93 7a00 	vldr	s14, [r3]
 8000ab0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000abe:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ac2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000ac6:	3304      	adds	r3, #4
 8000ac8:	ed93 7a00 	vldr	s14, [r3]
 8000acc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8000ad0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ad4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000ad8:	3304      	adds	r3, #4
 8000ada:	edd3 7a00 	vldr	s15, [r3]
 8000ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ae2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000ae6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000aea:	edd3 7a00 	vldr	s15, [r3]
 8000aee:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000af2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000afa:	edd3 7a00 	vldr	s15, [r3]
 8000afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b02:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000b06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000b0a:	edd3 7a00 	vldr	s15, [r3]
 8000b0e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000b12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000b1a:	edd3 7a00 	vldr	s15, [r3]
 8000b1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b22:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000b26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	edd3 7a00 	vldr	s15, [r3]
 8000b30:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000b34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000b3c:	3304      	adds	r3, #4
 8000b3e:	edd3 7a00 	vldr	s15, [r3]
 8000b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b46:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000b4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000b4e:	3304      	adds	r3, #4
 8000b50:	edd3 7a00 	vldr	s15, [r3]
 8000b54:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000b58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000b60:	3304      	adds	r3, #4
 8000b62:	edd3 7a00 	vldr	s15, [r3]
 8000b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b6a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000b6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000b72:	ed93 7a00 	vldr	s14, [r3]
 8000b76:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000b7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000b7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000b82:	edd3 7a00 	vldr	s15, [r3]
 8000b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b8a:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000b8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000b92:	ed93 7a00 	vldr	s14, [r3]
 8000b96:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000b9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000b9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000ba2:	edd3 7a00 	vldr	s15, [r3]
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	1d1a      	adds	r2, r3, #4
 8000baa:	603a      	str	r2, [r7, #0]
 8000bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bb0:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000bb8:	3304      	adds	r3, #4
 8000bba:	ed93 7a00 	vldr	s14, [r3]
 8000bbe:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000bc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000bca:	3304      	adds	r3, #4
 8000bcc:	edd3 7a00 	vldr	s15, [r3]
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	1d1a      	adds	r2, r3, #4
 8000bd4:	603a      	str	r2, [r7, #0]
 8000bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bda:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8000bde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000be2:	1d1a      	adds	r2, r3, #4
 8000be4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000be8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000bea:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8000bec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000bf0:	1d1a      	adds	r2, r3, #4
 8000bf2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000bf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000bf8:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8000bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000bfe:	1d1a      	adds	r2, r3, #4
 8000c00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000c04:	69fa      	ldr	r2, [r7, #28]
 8000c06:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8000c08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000c0c:	1d1a      	adds	r2, r3, #4
 8000c0e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000c12:	6a3a      	ldr	r2, [r7, #32]
 8000c14:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 8000c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000c1a:	1d1a      	adds	r2, r3, #4
 8000c1c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 8000c24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000c28:	1d1a      	adds	r2, r3, #4
 8000c2a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8000c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000c3a:	4413      	add	r3, r2
 8000c3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 8000c40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000c48:	4413      	add	r3, r2
 8000c4a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 8000c4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000c56:	4413      	add	r3, r2
 8000c58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8000c5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000c60:	3b02      	subs	r3, #2
 8000c62:	085b      	lsrs	r3, r3, #1
 8000c64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000c68:	e31a      	b.n	80012a0 <arm_cfft_radix8by4_f32+0x8f4>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	ed93 7a00 	vldr	s14, [r3]
 8000c70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c7c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	ed93 7a00 	vldr	s14, [r3]
 8000c86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000c8a:	edd3 7a00 	vldr	s15, [r3]
 8000c8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c92:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	ed93 7a00 	vldr	s14, [r3]
 8000c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ca2:	3304      	adds	r3, #4
 8000ca4:	edd3 7a00 	vldr	s15, [r3]
 8000ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cac:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	3304      	adds	r3, #4
 8000cb4:	ed93 7a00 	vldr	s14, [r3]
 8000cb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	edd3 7a00 	vldr	s15, [r3]
 8000cc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cc6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000cca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000cce:	3304      	adds	r3, #4
 8000cd0:	ed93 7a00 	vldr	s14, [r3]
 8000cd4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8000cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000cdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000ce0:	3304      	adds	r3, #4
 8000ce2:	edd3 7a00 	vldr	s15, [r3]
 8000ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cea:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000cf2:	edd3 7a00 	vldr	s15, [r3]
 8000cf6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cfe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d02:	edd3 7a00 	vldr	s15, [r3]
 8000d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d0a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000d0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d12:	edd3 7a00 	vldr	s15, [r3]
 8000d16:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000d1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d22:	edd3 7a00 	vldr	s15, [r3]
 8000d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d2a:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000d2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d32:	3304      	adds	r3, #4
 8000d34:	edd3 7a00 	vldr	s15, [r3]
 8000d38:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000d3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d44:	3304      	adds	r3, #4
 8000d46:	edd3 7a00 	vldr	s15, [r3]
 8000d4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d4e:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000d52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d56:	3304      	adds	r3, #4
 8000d58:	edd3 7a00 	vldr	s15, [r3]
 8000d5c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000d60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d68:	3304      	adds	r3, #4
 8000d6a:	edd3 7a00 	vldr	s15, [r3]
 8000d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d72:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d7a:	ed93 7a00 	vldr	s14, [r3]
 8000d7e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000d82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d8a:	edd3 7a00 	vldr	s15, [r3]
 8000d8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d92:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000d96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d9a:	ed93 7a00 	vldr	s14, [r3]
 8000d9e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000da2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000da6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000daa:	edd3 7a00 	vldr	s15, [r3]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	1d1a      	adds	r2, r3, #4
 8000db2:	603a      	str	r2, [r7, #0]
 8000db4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db8:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000dbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	ed93 7a00 	vldr	s14, [r3]
 8000dc6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000dca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000dd2:	3304      	adds	r3, #4
 8000dd4:	edd3 7a00 	vldr	s15, [r3]
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	1d1a      	adds	r2, r3, #4
 8000ddc:	603a      	str	r2, [r7, #0]
 8000dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000de2:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000dea:	3b04      	subs	r3, #4
 8000dec:	ed93 7a00 	vldr	s14, [r3]
 8000df0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000df4:	3b04      	subs	r3, #4
 8000df6:	edd3 7a00 	vldr	s15, [r3]
 8000dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dfe:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 8000e02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e06:	3b04      	subs	r3, #4
 8000e08:	ed93 7a00 	vldr	s14, [r3]
 8000e0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000e10:	3b04      	subs	r3, #4
 8000e12:	edd3 7a00 	vldr	s15, [r3]
 8000e16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e1a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8000e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e22:	ed93 7a00 	vldr	s14, [r3]
 8000e26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000e2a:	edd3 7a00 	vldr	s15, [r3]
 8000e2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e32:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 8000e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e3a:	ed93 7a00 	vldr	s14, [r3]
 8000e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000e42:	edd3 7a00 	vldr	s15, [r3]
 8000e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 8000e4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e52:	ed93 7a00 	vldr	s14, [r3]
 8000e56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000e5a:	edd3 7a00 	vldr	s15, [r3]
 8000e5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e62:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e6a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e72:	ed93 7a00 	vldr	s14, [r3]
 8000e76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000e7a:	edd3 7a00 	vldr	s15, [r3]
 8000e7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e86:	3b04      	subs	r3, #4
 8000e88:	edd3 7a00 	vldr	s15, [r3]
 8000e8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000e94:	3b04      	subs	r3, #4
 8000e96:	edd3 7a00 	vldr	s15, [r3]
 8000e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e9e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000ea2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ea6:	3b04      	subs	r3, #4
 8000ea8:	edd3 7a00 	vldr	s15, [r3]
 8000eac:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8000eb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000eb8:	3b04      	subs	r3, #4
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ec2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 8000ec6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000eca:	edd3 7a00 	vldr	s15, [r3]
 8000ece:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8000ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ed6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000eda:	edd3 7a00 	vldr	s15, [r3]
 8000ede:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ee2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 8000ee6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000eea:	ed93 7a00 	vldr	s14, [r3]
 8000eee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000ef2:	edd3 7a00 	vldr	s15, [r3]
 8000ef6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000efa:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000efe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f02:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000f06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000f0a:	3b04      	subs	r3, #4
 8000f0c:	ed93 7a00 	vldr	s14, [r3]
 8000f10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000f14:	3b04      	subs	r3, #4
 8000f16:	edd3 7a00 	vldr	s15, [r3]
 8000f1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f1e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8000f22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f26:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 8000f2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000f2e:	ed93 7a00 	vldr	s14, [r3]
 8000f32:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000f36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000f3e:	edd3 7a00 	vldr	s15, [r3]
 8000f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f46:	1f1a      	subs	r2, r3, #4
 8000f48:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f50:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000f54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000f58:	3b04      	subs	r3, #4
 8000f5a:	ed93 7a00 	vldr	s14, [r3]
 8000f5e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000f62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000f6a:	3b04      	subs	r3, #4
 8000f6c:	edd3 7a00 	vldr	s15, [r3]
 8000f70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f74:	1f1a      	subs	r2, r3, #4
 8000f76:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7e:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 8000f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f86:	1d1a      	adds	r2, r3, #4
 8000f88:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8000f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f94:	1d1a      	adds	r2, r3, #4
 8000f96:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
        
        // Top
        m0 = t2[0] * twR;
 8000f9e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000fa2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000faa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8000fae:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000fb2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fba:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 8000fbe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000fc2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fca:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 8000fce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000fd2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fda:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p2++ = m0 + m1;
 8000fde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000fe2:	1d1a      	adds	r2, r3, #4
 8000fe4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000fe8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000fec:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8000ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff4:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 8000ff8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000ffc:	1d1a      	adds	r2, r3, #4
 8000ffe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001002:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001006:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800100a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100e:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 8001012:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001016:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800101a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800101e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8001022:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001026:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800102a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8001032:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001036:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800103a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800103e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8001042:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001046:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800104a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd2-- = m0 - m1;
 8001052:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001056:	1f1a      	subs	r2, r3, #4
 8001058:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800105c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001060:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001064:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001068:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 800106c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001070:	1f1a      	subs	r2, r3, #4
 8001072:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001076:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800107a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800107e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001082:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8001086:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 800108e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 8001096:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800109e:	4413      	add	r3, r2
 80010a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 80010a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010a8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80010ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 80010b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80010b8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80010bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 80010c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80010c8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 80010d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80010d8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80010dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p3++ = m0 + m1;
 80010e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80010e8:	1d1a      	adds	r2, r3, #4
 80010ea:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80010ee:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80010f2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80010f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010fa:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 80010fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001102:	1d1a      	adds	r2, r3, #4
 8001104:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001108:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800110c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001114:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 8001118:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800111c:	eef1 7a67 	vneg.f32	s15, s15
 8001120:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001124:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001128:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 800112c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001130:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001138:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 800113c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001140:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001148:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 800114c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001150:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001158:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd3-- = m0 - m1;
 800115c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001160:	1f1a      	subs	r2, r3, #4
 8001162:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001166:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800116a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800116e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001172:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8001176:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800117a:	1f1a      	subs	r2, r3, #4
 800117c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001180:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001184:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001188:	ee77 7a67 	vsub.f32	s15, s14, s15
 800118c:	edc3 7a00 	vstr	s15, [r3]
        
        // COL 4
        twR = tw4[0];
 8001190:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 8001198:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 80011a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80011a8:	4413      	add	r3, r2
 80011aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 80011ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80011b2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80011b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ba:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 80011be:	edd7 7a04 	vldr	s15, [r7, #16]
 80011c2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ca:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 80011ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80011d2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80011d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011da:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 80011de:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ea:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p4++ = m0 + m1;
 80011ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011f2:	1d1a      	adds	r2, r3, #4
 80011f4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80011f8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80011fc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001200:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001204:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 8001208:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800120c:	1d1a      	adds	r2, r3, #4
 800120e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001212:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001216:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800121a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121e:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8001222:	edd7 7a06 	vldr	s15, [r7, #24]
 8001226:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800122a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800122e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8001232:	edd7 7a05 	vldr	s15, [r7, #20]
 8001236:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800123a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800123e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8001242:	edd7 7a05 	vldr	s15, [r7, #20]
 8001246:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8001252:	edd7 7a06 	vldr	s15, [r7, #24]
 8001256:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800125a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800125e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd4-- = m0 - m1;
 8001262:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001266:	1f1a      	subs	r2, r3, #4
 8001268:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 800126c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001270:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001274:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001278:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 800127c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001280:	1f1a      	subs	r2, r3, #4
 8001282:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8001286:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800128a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800128e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001292:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8001296:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800129a:	3b01      	subs	r3, #1
 800129c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80012a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f47f ace0 	bne.w	8000c6a <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are 
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	ed93 7a00 	vldr	s14, [r3]
 80012b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012b4:	edd3 7a00 	vldr	s15, [r3]
 80012b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012bc:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	ed93 7a00 	vldr	s14, [r3]
 80012c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012ca:	edd3 7a00 	vldr	s15, [r3]
 80012ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	3304      	adds	r3, #4
 80012da:	ed93 7a00 	vldr	s14, [r3]
 80012de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012e2:	3304      	adds	r3, #4
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ec:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	3304      	adds	r3, #4
 80012f4:	ed93 7a00 	vldr	s14, [r3]
 80012f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012fc:	3304      	adds	r3, #4
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001306:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800130a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800130e:	3304      	adds	r3, #4
 8001310:	ed93 7a00 	vldr	s14, [r3]
 8001314:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800131c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001320:	3304      	adds	r3, #4
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	ee77 7a67 	vsub.f32	s15, s14, s15
 800132a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800132e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800133a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800133e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001342:	edd3 7a00 	vldr	s15, [r3]
 8001346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800134e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001352:	edd3 7a00 	vldr	s15, [r3]
 8001356:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800135a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800135e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001362:	edd3 7a00 	vldr	s15, [r3]
 8001366:	ee77 7a67 	vsub.f32	s15, s14, s15
 800136a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800136e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001372:	3304      	adds	r3, #4
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800137c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001380:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001384:	3304      	adds	r3, #4
 8001386:	edd3 7a00 	vldr	s15, [r3]
 800138a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800138e:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001392:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001396:	3304      	adds	r3, #4
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80013a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013a8:	3304      	adds	r3, #4
 80013aa:	edd3 7a00 	vldr	s15, [r3]
 80013ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b2:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80013b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013ba:	ed93 7a00 	vldr	s14, [r3]
 80013be:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013ca:	edd3 7a00 	vldr	s15, [r3]
 80013ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d2:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80013d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80013e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	1d1a      	adds	r2, r3, #4
 80013f2:	603a      	str	r2, [r7, #0]
 80013f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f8:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80013fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001400:	3304      	adds	r3, #4
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800140a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800140e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001412:	3304      	adds	r3, #4
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	1d1a      	adds	r2, r3, #4
 800141c:	603a      	str	r2, [r7, #0]
 800141e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001422:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8001426:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 800142e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8001436:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800143a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800143e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001442:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8001446:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800144a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800144e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001452:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8001456:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800145a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8001466:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800146a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800146e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001472:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8001476:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800147a:	1d1a      	adds	r2, r3, #4
 800147c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001480:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001484:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001488:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148c:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8001490:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001494:	1d1a      	adds	r2, r3, #4
 8001496:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800149a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800149e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80014a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 80014aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 80014b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 80014ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80014be:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80014c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 80014ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80014ce:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80014d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 80014da:	edd7 7a08 	vldr	s15, [r7, #32]
 80014de:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80014e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 80014ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80014ee:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80014f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 80014fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80014fe:	1d1a      	adds	r2, r3, #4
 8001500:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001504:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001508:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001510:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8001514:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001518:	1d1a      	adds	r2, r3, #4
 800151a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800151e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001522:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800152a:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 800152e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8001536:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 800153e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001542:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 800154e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001552:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800155a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 800155e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001562:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 800156e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001572:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 800157e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001582:	1d1a      	adds	r2, r3, #4
 8001584:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001588:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800158c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001594:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8001598:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800159c:	1d1a      	adds	r2, r3, #4
 800159e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80015a2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80015a6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ae:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4u);
 80015b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015b6:	b299      	uxth	r1, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	2304      	movs	r3, #4
 80015be:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80015c0:	f000 f986 	bl	80018d0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4u);
 80015c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015c8:	b299      	uxth	r1, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	2304      	movs	r3, #4
 80015d0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80015d2:	f000 f97d 	bl	80018d0 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4u);
 80015d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015da:	b299      	uxth	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	2304      	movs	r3, #4
 80015e2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80015e4:	f000 f974 	bl	80018d0 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4u);
 80015e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015ec:	b299      	uxth	r1, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	2304      	movs	r3, #4
 80015f4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80015f6:	f000 f96b 	bl	80018d0 <arm_radix8_butterfly_f32>
}
 80015fa:	bf00      	nop
 80015fc:	37b0      	adds	r7, #176	; 0xb0
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <arm_cfft_f32>:
void arm_cfft_f32( 
    const arm_cfft_instance_f32 * S, 
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b088      	sub	sp, #32
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	4611      	mov	r1, r2
 800160e:	461a      	mov	r2, r3
 8001610:	460b      	mov	r3, r1
 8001612:	71fb      	strb	r3, [r7, #7]
 8001614:	4613      	mov	r3, r2
 8001616:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if(ifftFlag == 1u)
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d117      	bne.n	8001654 <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	3304      	adds	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
 800162e:	e00d      	b.n	800164c <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	eef1 7a67 	vneg.f32	s15, s15
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	3308      	adds	r3, #8
 8001644:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3301      	adds	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
 800164c:	69fa      	ldr	r2, [r7, #28]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	429a      	cmp	r2, r3
 8001652:	d3ed      	bcc.n	8001630 <arm_cfft_f32+0x2e>
        }
    }

    switch (L) 
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800165a:	d024      	beq.n	80016a6 <arm_cfft_f32+0xa4>
 800165c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001660:	d80b      	bhi.n	800167a <arm_cfft_f32+0x78>
 8001662:	2b20      	cmp	r3, #32
 8001664:	d01f      	beq.n	80016a6 <arm_cfft_f32+0xa4>
 8001666:	2b20      	cmp	r3, #32
 8001668:	d802      	bhi.n	8001670 <arm_cfft_f32+0x6e>
 800166a:	2b10      	cmp	r3, #16
 800166c:	d016      	beq.n	800169c <arm_cfft_f32+0x9a>
 800166e:	e028      	b.n	80016c2 <arm_cfft_f32+0xc0>
 8001670:	2b40      	cmp	r3, #64	; 0x40
 8001672:	d01d      	beq.n	80016b0 <arm_cfft_f32+0xae>
 8001674:	2b80      	cmp	r3, #128	; 0x80
 8001676:	d011      	beq.n	800169c <arm_cfft_f32+0x9a>
 8001678:	e023      	b.n	80016c2 <arm_cfft_f32+0xc0>
 800167a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800167e:	d00d      	beq.n	800169c <arm_cfft_f32+0x9a>
 8001680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001684:	d803      	bhi.n	800168e <arm_cfft_f32+0x8c>
 8001686:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800168a:	d011      	beq.n	80016b0 <arm_cfft_f32+0xae>
 800168c:	e019      	b.n	80016c2 <arm_cfft_f32+0xc0>
 800168e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001692:	d008      	beq.n	80016a6 <arm_cfft_f32+0xa4>
 8001694:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001698:	d00a      	beq.n	80016b0 <arm_cfft_f32+0xae>
 800169a:	e012      	b.n	80016c2 <arm_cfft_f32+0xc0>
    {
    case 16: 
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f7fe ff90 	bl	80005c4 <arm_cfft_radix8by2_f32>
        break;
 80016a4:	e00d      	b.n	80016c2 <arm_cfft_f32+0xc0>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f7ff f97f 	bl	80009ac <arm_cfft_radix8by4_f32>
        break;
 80016ae:	e008      	b.n	80016c2 <arm_cfft_f32+0xc0>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	b299      	uxth	r1, r3
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	2301      	movs	r3, #1
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f000 f908 	bl	80018d0 <arm_radix8_butterfly_f32>
        break;
 80016c0:	bf00      	nop
    }  

    if( bitReverseFlag )
 80016c2:	79bb      	ldrb	r3, [r7, #6]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d007      	beq.n	80016d8 <arm_cfft_f32+0xd6>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	8999      	ldrh	r1, [r3, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	461a      	mov	r2, r3
 80016d2:	68b8      	ldr	r0, [r7, #8]
 80016d4:	f7fe fd96 	bl	8000204 <arm_bitreversal_32>

    if(ifftFlag == 1u)
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d130      	bne.n	8001740 <arm_cfft_f32+0x13e>
    {
        invL = 1.0f/(float32_t)L;
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f0:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
 80016fc:	e01c      	b.n	8001738 <arm_cfft_f32+0x136>
        {
            *pSrc++ *=   invL ;
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	1d1a      	adds	r2, r3, #4
 8001702:	61ba      	str	r2, [r7, #24]
 8001704:	ed93 7a00 	vldr	s14, [r3]
 8001708:	edd7 7a04 	vldr	s15, [r7, #16]
 800170c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001710:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	eeb1 7a67 	vneg.f32	s14, s15
 800171e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	3304      	adds	r3, #4
 8001730:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	3301      	adds	r3, #1
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	69fa      	ldr	r2, [r7, #28]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	d3de      	bcc.n	80016fe <arm_cfft_f32+0xfc>
        }
    }
}
 8001740:	bf00      	nop
 8001742:	3720      	adds	r7, #32
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	887a      	ldrh	r2, [r7, #2]
 800175c:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800176c:	d052      	beq.n	8001814 <arm_cfft_init_f32+0xcc>
 800176e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001772:	dc0b      	bgt.n	800178c <arm_cfft_init_f32+0x44>
 8001774:	2b20      	cmp	r3, #32
 8001776:	d074      	beq.n	8001862 <arm_cfft_init_f32+0x11a>
 8001778:	2b20      	cmp	r3, #32
 800177a:	dc02      	bgt.n	8001782 <arm_cfft_init_f32+0x3a>
 800177c:	2b10      	cmp	r3, #16
 800177e:	d07d      	beq.n	800187c <arm_cfft_init_f32+0x134>
 8001780:	e089      	b.n	8001896 <arm_cfft_init_f32+0x14e>
 8001782:	2b40      	cmp	r3, #64	; 0x40
 8001784:	d060      	beq.n	8001848 <arm_cfft_init_f32+0x100>
 8001786:	2b80      	cmp	r3, #128	; 0x80
 8001788:	d051      	beq.n	800182e <arm_cfft_init_f32+0xe6>
 800178a:	e084      	b.n	8001896 <arm_cfft_init_f32+0x14e>
 800178c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001790:	d026      	beq.n	80017e0 <arm_cfft_init_f32+0x98>
 8001792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001796:	dc03      	bgt.n	80017a0 <arm_cfft_init_f32+0x58>
 8001798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800179c:	d02d      	beq.n	80017fa <arm_cfft_init_f32+0xb2>
 800179e:	e07a      	b.n	8001896 <arm_cfft_init_f32+0x14e>
 80017a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017a4:	d00f      	beq.n	80017c6 <arm_cfft_init_f32+0x7e>
 80017a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017aa:	d174      	bne.n	8001896 <arm_cfft_init_f32+0x14e>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80017ac:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <arm_cfft_init_f32+0x164>)
 80017ae:	899a      	ldrh	r2, [r3, #12]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	819a      	strh	r2, [r3, #12]
 80017b4:	4b3d      	ldr	r3, [pc, #244]	; (80018ac <arm_cfft_init_f32+0x164>)
 80017b6:	689a      	ldr	r2, [r3, #8]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	4b3b      	ldr	r3, [pc, #236]	; (80018ac <arm_cfft_init_f32+0x164>)
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	605a      	str	r2, [r3, #4]
            break;
 80017c4:	e06a      	b.n	800189c <arm_cfft_init_f32+0x154>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80017c6:	4b3a      	ldr	r3, [pc, #232]	; (80018b0 <arm_cfft_init_f32+0x168>)
 80017c8:	899a      	ldrh	r2, [r3, #12]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	819a      	strh	r2, [r3, #12]
 80017ce:	4b38      	ldr	r3, [pc, #224]	; (80018b0 <arm_cfft_init_f32+0x168>)
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	4b36      	ldr	r3, [pc, #216]	; (80018b0 <arm_cfft_init_f32+0x168>)
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	605a      	str	r2, [r3, #4]

            break;
 80017de:	e05d      	b.n	800189c <arm_cfft_init_f32+0x154>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80017e0:	4b34      	ldr	r3, [pc, #208]	; (80018b4 <arm_cfft_init_f32+0x16c>)
 80017e2:	899a      	ldrh	r2, [r3, #12]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	819a      	strh	r2, [r3, #12]
 80017e8:	4b32      	ldr	r3, [pc, #200]	; (80018b4 <arm_cfft_init_f32+0x16c>)
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	4b30      	ldr	r3, [pc, #192]	; (80018b4 <arm_cfft_init_f32+0x16c>)
 80017f2:	685a      	ldr	r2, [r3, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	605a      	str	r2, [r3, #4]

            break;
 80017f8:	e050      	b.n	800189c <arm_cfft_init_f32+0x154>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80017fa:	4b2f      	ldr	r3, [pc, #188]	; (80018b8 <arm_cfft_init_f32+0x170>)
 80017fc:	899a      	ldrh	r2, [r3, #12]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	819a      	strh	r2, [r3, #12]
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <arm_cfft_init_f32+0x170>)
 8001804:	689a      	ldr	r2, [r3, #8]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	4b2b      	ldr	r3, [pc, #172]	; (80018b8 <arm_cfft_init_f32+0x170>)
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	605a      	str	r2, [r3, #4]
            break;
 8001812:	e043      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8001814:	4b29      	ldr	r3, [pc, #164]	; (80018bc <arm_cfft_init_f32+0x174>)
 8001816:	899a      	ldrh	r2, [r3, #12]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	819a      	strh	r2, [r3, #12]
 800181c:	4b27      	ldr	r3, [pc, #156]	; (80018bc <arm_cfft_init_f32+0x174>)
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <arm_cfft_init_f32+0x174>)
 8001826:	685a      	ldr	r2, [r3, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	605a      	str	r2, [r3, #4]
            break;
 800182c:	e036      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800182e:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <arm_cfft_init_f32+0x178>)
 8001830:	899a      	ldrh	r2, [r3, #12]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	819a      	strh	r2, [r3, #12]
 8001836:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <arm_cfft_init_f32+0x178>)
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <arm_cfft_init_f32+0x178>)
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	605a      	str	r2, [r3, #4]
            break;
 8001846:	e029      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8001848:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <arm_cfft_init_f32+0x17c>)
 800184a:	899a      	ldrh	r2, [r3, #12]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	819a      	strh	r2, [r3, #12]
 8001850:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <arm_cfft_init_f32+0x17c>)
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	4b1a      	ldr	r3, [pc, #104]	; (80018c4 <arm_cfft_init_f32+0x17c>)
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	605a      	str	r2, [r3, #4]
            break;
 8001860:	e01c      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8001862:	4b19      	ldr	r3, [pc, #100]	; (80018c8 <arm_cfft_init_f32+0x180>)
 8001864:	899a      	ldrh	r2, [r3, #12]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	819a      	strh	r2, [r3, #12]
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <arm_cfft_init_f32+0x180>)
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <arm_cfft_init_f32+0x180>)
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	605a      	str	r2, [r3, #4]
            break;
 800187a:	e00f      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 800187c:	4b13      	ldr	r3, [pc, #76]	; (80018cc <arm_cfft_init_f32+0x184>)
 800187e:	899a      	ldrh	r2, [r3, #12]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	819a      	strh	r2, [r3, #12]
 8001884:	4b11      	ldr	r3, [pc, #68]	; (80018cc <arm_cfft_init_f32+0x184>)
 8001886:	689a      	ldr	r2, [r3, #8]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <arm_cfft_init_f32+0x184>)
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	605a      	str	r2, [r3, #4]
            break;
 8001894:	e002      	b.n	800189c <arm_cfft_init_f32+0x154>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 8001896:	23ff      	movs	r3, #255	; 0xff
 8001898:	73fb      	strb	r3, [r7, #15]
            break;
 800189a:	bf00      	nop
        }


        return (status);
 800189c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	08024fec 	.word	0x08024fec
 80018b0:	08024fdc 	.word	0x08024fdc
 80018b4:	08024fcc 	.word	0x08024fcc
 80018b8:	08024fbc 	.word	0x08024fbc
 80018bc:	08024fac 	.word	0x08024fac
 80018c0:	08024f9c 	.word	0x08024f9c
 80018c4:	08024f8c 	.word	0x08024f8c
 80018c8:	08024f7c 	.word	0x08024f7c
 80018cc:	08024f6c 	.word	0x08024f6c

080018d0 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b0bd      	sub	sp, #244	; 0xf4
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	607a      	str	r2, [r7, #4]
 80018da:	461a      	mov	r2, r3
 80018dc:	460b      	mov	r3, r1
 80018de:	817b      	strh	r3, [r7, #10]
 80018e0:	4613      	mov	r3, r2
 80018e2:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <arm_radix8_butterfly_f32+0x3c>)
 80018e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 80018ea:	897b      	ldrh	r3, [r7, #10]
 80018ec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

   do
   {
      n1 = n2;
 80018f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 80018f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018fc:	08db      	lsrs	r3, r3, #3
 80018fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001908:	e002      	b.n	8001910 <arm_radix8_butterfly_f32+0x40>
 800190a:	bf00      	nop
 800190c:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8001910:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001918:	4413      	add	r3, r2
 800191a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 800191e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001926:	4413      	add	r3, r2
 8001928:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 800192c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001934:	4413      	add	r3, r2
 8001936:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 800193a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800193e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001942:	4413      	add	r3, r2
 8001944:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 8001948:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800194c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001950:	4413      	add	r3, r2
 8001952:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 8001956:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800195a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800195e:	4413      	add	r3, r2
 8001960:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 8001964:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800196c:	4413      	add	r3, r2
 800196e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001972:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	4413      	add	r3, r2
 800197c:	ed93 7a00 	vldr	s14, [r3]
 8001980:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4413      	add	r3, r2
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001992:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8001996:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	ed93 7a00 	vldr	s14, [r3]
 80019a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	4413      	add	r3, r2
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80019ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	4413      	add	r3, r2
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	4413      	add	r3, r2
 80019d2:	edd3 7a00 	vldr	s15, [r3]
 80019d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019da:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80019de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	ed93 7a00 	vldr	s14, [r3]
 80019ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	4413      	add	r3, r2
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fe:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001a02:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	ed93 7a00 	vldr	s14, [r3]
 8001a10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	4413      	add	r3, r2
 8001a1a:	edd3 7a00 	vldr	s15, [r3]
 8001a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a22:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8001a26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	4413      	add	r3, r2
 8001a30:	ed93 7a00 	vldr	s14, [r3]
 8001a34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a46:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001a4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	68fa      	ldr	r2, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	ed93 7a00 	vldr	s14, [r3]
 8001a58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	4413      	add	r3, r2
 8001a62:	edd3 7a00 	vldr	s15, [r3]
 8001a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8001a6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	ed93 7a00 	vldr	s14, [r3]
 8001a7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4413      	add	r3, r2
 8001a86:	edd3 7a00 	vldr	s15, [r3]
 8001a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a8e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 8001a92:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001a96:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a9e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 8001aa2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001aa6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001aaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aae:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 8001ab2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001ab6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001abe:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 8001ac2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001ac6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ace:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;
 8001ad2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001ae0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 8001aec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001afa:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b02:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8001b06:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001b0a:	00db      	lsls	r3, r3, #3
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	4413      	add	r3, r2
 8001b12:	ed93 7a00 	vldr	s14, [r3]
 8001b16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	4413      	add	r3, r2
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8001b2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	3304      	adds	r3, #4
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	4413      	add	r3, r2
 8001b3a:	ed93 7a00 	vldr	s14, [r3]
 8001b3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	3304      	adds	r3, #4
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	4413      	add	r3, r2
 8001b4a:	edd3 7a00 	vldr	s15, [r3]
 8001b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b52:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8001b56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	ed93 7a00 	vldr	s14, [r3]
 8001b66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4413      	add	r3, r2
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8001b7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	3304      	adds	r3, #4
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	4413      	add	r3, r2
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	3304      	adds	r3, #4
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	4413      	add	r3, r2
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ba2:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001ba6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	3304      	adds	r3, #4
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	ed93 7a00 	vldr	s14, [r3]
 8001bb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bca:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8001bce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	4413      	add	r3, r2
 8001bda:	ed93 7a00 	vldr	s14, [r3]
 8001bde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	3304      	adds	r3, #4
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	4413      	add	r3, r2
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bf2:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8001bf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	4413      	add	r3, r2
 8001c02:	ed93 7a00 	vldr	s14, [r3]
 8001c06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	4413      	add	r3, r2
 8001c12:	edd3 7a00 	vldr	s15, [r3]
 8001c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8001c1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	3304      	adds	r3, #4
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	4413      	add	r3, r2
 8001c2a:	ed93 7a00 	vldr	s14, [r3]
 8001c2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	3304      	adds	r3, #4
 8001c36:	68fa      	ldr	r2, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	edd3 7a00 	vldr	s15, [r3]
 8001c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c42:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 8001c46:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001c4a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c52:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 8001c56:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001c5a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001c5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c62:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8001c66:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001c6a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c72:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8001c76:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001c7a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c82:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8001c86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4413      	add	r3, r2
 8001c92:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001c96:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8001ca2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	3304      	adds	r3, #4
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4413      	add	r3, r2
 8001cae:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8001cb2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cba:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 8001cbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8001ccc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8001cd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8001ce6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cee:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8001cf2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	3304      	adds	r3, #4
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001d02:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 8001d0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	3304      	adds	r3, #4
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	4413      	add	r3, r2
 8001d1a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001d1e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8001d22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d26:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 8001d2a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001d2e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d36:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8001d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 8001d42:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001d46:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d4e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 8001d5a:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8001d5e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d66:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8001d72:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8001d76:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8001d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d86:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 8001d8a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001d8e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d96:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 8001d9a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001d9e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001da2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 8001daa:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8001dae:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 8001dba:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8001dbe:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8001dc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 8001dca:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001dce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 8001dda:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001dde:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 8001dea:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001dee:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 8001dfa:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001dfe:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001e02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e06:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 8001e0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4413      	add	r3, r2
 8001e14:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001e18:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001e1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e20:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8001e24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001e32:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 8001e3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8001e4c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e54:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8001e58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4413      	add	r3, r2
 8001e62:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8001e66:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e6e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001e72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	3304      	adds	r3, #4
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001e82:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e8a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 8001e8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	3304      	adds	r3, #4
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	4413      	add	r3, r2
 8001e9a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001e9e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001eaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001eba:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 8001ec6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	3304      	adds	r3, #4
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001ed6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ede:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 8001ee2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001eea:	4413      	add	r3, r2
 8001eec:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while (i1 < fftLen);
 8001ef0:	897b      	ldrh	r3, [r7, #10]
 8001ef2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	f4ff ad0a 	bcc.w	8001910 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 8001efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f00:	2b07      	cmp	r3, #7
 8001f02:	f240 84e3 	bls.w	80028cc <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8001f12:	893b      	ldrh	r3, [r7, #8]
 8001f14:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001f18:	4413      	add	r3, r2
 8001f1a:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 8001f1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f1e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 8001f22:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001f26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f28:	4413      	add	r3, r2
 8001f2a:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 8001f2c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001f2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f30:	4413      	add	r3, r2
 8001f32:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 8001f34:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001f36:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f38:	4413      	add	r3, r2
 8001f3a:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 8001f3c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001f3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f40:	4413      	add	r3, r2
 8001f42:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 8001f44:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001f46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f48:	4413      	add	r3, r2
 8001f4a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 8001f4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001f4e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f50:	4413      	add	r3, r2
 8001f52:	667b      	str	r3, [r7, #100]	; 0x64

         co2 = pCoef[2 * ia1];
 8001f54:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 8001f62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 8001f6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 8001f7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 8001f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 8001f92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 8001f9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 8001faa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 8001fba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 8001fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	3304      	adds	r3, #4
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8001fd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	3304      	adds	r3, #4
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8001fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	3304      	adds	r3, #4
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 8001ff2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];
 8002000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	3304      	adds	r3, #4
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	62fb      	str	r3, [r7, #44]	; 0x2c

         i1 = j;
 800200e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002012:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8002016:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800201a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800201e:	4413      	add	r3, r2
 8002020:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 8002024:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800202c:	4413      	add	r3, r2
 800202e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 8002032:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800203a:	4413      	add	r3, r2
 800203c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 8002040:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002048:	4413      	add	r3, r2
 800204a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 800204e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002056:	4413      	add	r3, r2
 8002058:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 800205c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002064:	4413      	add	r3, r2
 8002066:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 800206a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800206e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002072:	4413      	add	r3, r2
 8002074:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002078:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4413      	add	r3, r2
 8002082:	ed93 7a00 	vldr	s14, [r3]
 8002086:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002098:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800209c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	4413      	add	r3, r2
 80020a6:	ed93 7a00 	vldr	s14, [r3]
 80020aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80020ae:	00db      	lsls	r3, r3, #3
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	4413      	add	r3, r2
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020bc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80020c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	4413      	add	r3, r2
 80020ca:	ed93 7a00 	vldr	s14, [r3]
 80020ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	edd3 7a00 	vldr	s15, [r3]
 80020dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e0:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80020e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4413      	add	r3, r2
 80020ee:	ed93 7a00 	vldr	s14, [r3]
 80020f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	edd3 7a00 	vldr	s15, [r3]
 8002100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002104:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8002108:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	4413      	add	r3, r2
 8002112:	ed93 7a00 	vldr	s14, [r3]
 8002116:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	4413      	add	r3, r2
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002128:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800212c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	4413      	add	r3, r2
 8002136:	ed93 7a00 	vldr	s14, [r3]
 800213a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4413      	add	r3, r2
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800214c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8002150:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	4413      	add	r3, r2
 800215a:	ed93 7a00 	vldr	s14, [r3]
 800215e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4413      	add	r3, r2
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002170:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8002174:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4413      	add	r3, r2
 800217e:	ed93 7a00 	vldr	s14, [r3]
 8002182:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4413      	add	r3, r2
 800218c:	edd3 7a00 	vldr	s15, [r3]
 8002190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002194:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8002198:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800219c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80021a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a4:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 80021a8:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80021ac:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80021b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021b4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 80021b8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80021bc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80021c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021c4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 80021c8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80021cc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80021d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021d4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 80021d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4413      	add	r3, r2
 80021e2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80021e6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80021ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ee:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 80021f2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80021f6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80021fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021fe:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8002202:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	3304      	adds	r3, #4
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4413      	add	r3, r2
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	3304      	adds	r3, #4
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	4413      	add	r3, r2
 800221e:	edd3 7a00 	vldr	s15, [r3]
 8002222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002226:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800222a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	3304      	adds	r3, #4
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4413      	add	r3, r2
 8002236:	ed93 7a00 	vldr	s14, [r3]
 800223a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	3304      	adds	r3, #4
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4413      	add	r3, r2
 8002246:	edd3 7a00 	vldr	s15, [r3]
 800224a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800224e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8002252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	3304      	adds	r3, #4
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4413      	add	r3, r2
 800225e:	ed93 7a00 	vldr	s14, [r3]
 8002262:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	3304      	adds	r3, #4
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	4413      	add	r3, r2
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002276:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800227a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	3304      	adds	r3, #4
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	4413      	add	r3, r2
 8002286:	ed93 7a00 	vldr	s14, [r3]
 800228a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	3304      	adds	r3, #4
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	4413      	add	r3, r2
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80022a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	3304      	adds	r3, #4
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4413      	add	r3, r2
 80022ae:	ed93 7a00 	vldr	s14, [r3]
 80022b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	3304      	adds	r3, #4
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4413      	add	r3, r2
 80022be:	edd3 7a00 	vldr	s15, [r3]
 80022c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022c6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80022ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	3304      	adds	r3, #4
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4413      	add	r3, r2
 80022d6:	ed93 7a00 	vldr	s14, [r3]
 80022da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	3304      	adds	r3, #4
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	4413      	add	r3, r2
 80022e6:	edd3 7a00 	vldr	s15, [r3]
 80022ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ee:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80022f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	3304      	adds	r3, #4
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	4413      	add	r3, r2
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	3304      	adds	r3, #4
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	4413      	add	r3, r2
 800230e:	edd3 7a00 	vldr	s15, [r3]
 8002312:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002316:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800231a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	3304      	adds	r3, #4
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	4413      	add	r3, r2
 8002326:	ed93 7a00 	vldr	s14, [r3]
 800232a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	3304      	adds	r3, #4
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4413      	add	r3, r2
 8002336:	edd3 7a00 	vldr	s15, [r3]
 800233a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800233e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8002342:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002346:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800234a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800234e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8002352:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002356:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800235a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800235e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8002362:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002366:	edd7 7a08 	vldr	s15, [r7, #32]
 800236a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800236e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8002372:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002376:	edd7 7a08 	vldr	s15, [r7, #32]
 800237a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800237e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 8002382:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002386:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800238a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800238e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8002392:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002396:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800239a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800239e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 80023a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	3304      	adds	r3, #4
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4413      	add	r3, r2
 80023ae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80023b2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ba:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 80023be:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80023c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ca:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 80023ce:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80023d2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80023d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023da:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 80023de:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80023e2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80023e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ea:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 80023ee:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80023f2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80023f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fa:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 80023fe:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002402:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 800240e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002412:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 800241e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002422:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 800242e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	4413      	add	r3, r2
 8002438:	ed97 7a07 	vldr	s14, [r7, #28]
 800243c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002444:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8002448:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	3304      	adds	r3, #4
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	ed97 7a05 	vldr	s14, [r7, #20]
 8002458:	edd7 7a04 	vldr	s15, [r7, #16]
 800245c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002460:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8002464:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002468:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800246c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002470:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8002474:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002478:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800247c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002480:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8002484:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002488:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800248c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002490:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8002494:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002498:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800249c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a0:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 80024a4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024a8:	00db      	lsls	r3, r3, #3
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4413      	add	r3, r2
 80024ae:	ed97 7a07 	vldr	s14, [r7, #28]
 80024b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80024b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ba:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 80024be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	3304      	adds	r3, #4
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	4413      	add	r3, r2
 80024ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80024ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80024d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024d6:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 80024da:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80024de:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80024e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 80024ea:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80024ee:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80024f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 80024fa:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80024fe:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002506:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 800250a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800250e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002516:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 800251a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4413      	add	r3, r2
 8002524:	ed97 7a07 	vldr	s14, [r7, #28]
 8002528:	edd7 7a06 	vldr	s15, [r7, #24]
 800252c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002530:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8002534:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	3304      	adds	r3, #4
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	4413      	add	r3, r2
 8002540:	ed97 7a05 	vldr	s14, [r7, #20]
 8002544:	edd7 7a04 	vldr	s15, [r7, #16]
 8002548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800254c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8002550:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002554:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800255c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002564:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8002568:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800256c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002574:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8002580:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8002584:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002594:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8002598:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800259c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80025a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a4:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 80025b0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80025b4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80025b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025bc:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 80025c0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80025c4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80025c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025cc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 80025d0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80025d4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80025d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025dc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 80025e0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80025e4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80025e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ec:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 80025f0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80025f4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80025f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025fc:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 8002600:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8002604:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002608:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 8002610:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8002614:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800261c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 8002620:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8002624:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800262c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 8002630:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8002634:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800263c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 8002640:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8002644:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002648:	ee77 7a67 	vsub.f32	s15, s14, s15
 800264c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8002650:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002654:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002658:	ee77 7a27 	vadd.f32	s15, s14, s15
 800265c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 8002660:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002664:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002668:	ee77 7a67 	vsub.f32	s15, s14, s15
 800266c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 8002670:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8002674:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002678:	ee77 7a67 	vsub.f32	s15, s14, s15
 800267c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8002680:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8002684:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8002690:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002694:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800269c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 80026a0:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80026a4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80026a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ac:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 80026b0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80026b4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80026b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026bc:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 80026c0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80026c4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80026c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026cc:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 80026d0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80026d4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80026d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026dc:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 80026e0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80026e4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80026e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ec:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 80026f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4413      	add	r3, r2
 80026fa:	ed97 7a07 	vldr	s14, [r7, #28]
 80026fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002706:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 800270a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	3304      	adds	r3, #4
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4413      	add	r3, r2
 8002716:	ed97 7a05 	vldr	s14, [r7, #20]
 800271a:	edd7 7a04 	vldr	s15, [r7, #16]
 800271e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002722:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8002726:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800272a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800272e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002732:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8002736:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800273a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800273e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002742:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8002746:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800274a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800274e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002752:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8002756:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800275a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800275e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002762:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8002766:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	ed97 7a07 	vldr	s14, [r7, #28]
 8002774:	edd7 7a06 	vldr	s15, [r7, #24]
 8002778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8002780:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	3304      	adds	r3, #4
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	4413      	add	r3, r2
 800278c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002790:	edd7 7a04 	vldr	s15, [r7, #16]
 8002794:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002798:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800279c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80027a0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 80027ac:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80027b0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80027b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 80027bc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80027c0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80027c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 80027cc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80027d0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 80027dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4413      	add	r3, r2
 80027e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80027ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 80027f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	3304      	adds	r3, #4
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4413      	add	r3, r2
 8002802:	ed97 7a05 	vldr	s14, [r7, #20]
 8002806:	edd7 7a04 	vldr	s15, [r7, #16]
 800280a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800280e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 8002812:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002816:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800281a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 8002822:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002826:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800282a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 8002832:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002836:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800283a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8002842:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002846:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800284a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8002852:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002860:	edd7 7a06 	vldr	s15, [r7, #24]
 8002864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002868:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800286c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	3304      	adds	r3, #4
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4413      	add	r3, r2
 8002878:	ed97 7a05 	vldr	s14, [r7, #20]
 800287c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002880:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002884:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8002888:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800288c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002890:	4413      	add	r3, r2
 8002892:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while (i1 < fftLen);
 8002896:	897b      	ldrh	r3, [r7, #10]
 8002898:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800289c:	429a      	cmp	r2, r3
 800289e:	f4ff abba 	bcc.w	8002016 <arm_radix8_butterfly_f32+0x746>

         j++;
 80028a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028a6:	3301      	adds	r3, #1
 80028a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while (j < n2);
 80028ac:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80028b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028b4:	429a      	cmp	r2, r3
 80028b6:	f4ff ab2c 	bcc.w	8001f12 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 80028ba:	893b      	ldrh	r3, [r7, #8]
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 80028c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028c4:	2b07      	cmp	r3, #7
 80028c6:	f63f a813 	bhi.w	80018f0 <arm_radix8_butterfly_f32+0x20>
}
 80028ca:	e000      	b.n	80028ce <arm_radix8_butterfly_f32+0xffe>
         break;
 80028cc:	bf00      	nop
}
 80028ce:	bf00      	nop
 80028d0:	37f4      	adds	r7, #244	; 0xf4
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop

080028dc <arm_cmplx_conj_f32>:
#else
void arm_cmplx_conj_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  blkCnt = numSamples % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = numSamples;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined (ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80028ec:	e016      	b.n	800291c <arm_cmplx_conj_f32+0x40>
  {
    /* C[0] + jC[1] = A[0]+ j(-1)A[1] */

    /* Calculate Complex Conjugate and store result in destination buffer. */
    *pDst++ =  *pSrc++;
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	1d13      	adds	r3, r2, #4
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	1d19      	adds	r1, r3, #4
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	6812      	ldr	r2, [r2, #0]
 80028fc:	601a      	str	r2, [r3, #0]
    *pDst++ = -*pSrc++;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	1d1a      	adds	r2, r3, #4
 8002902:	60fa      	str	r2, [r7, #12]
 8002904:	edd3 7a00 	vldr	s15, [r3]
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	1d1a      	adds	r2, r3, #4
 800290c:	60ba      	str	r2, [r7, #8]
 800290e:	eef1 7a67 	vneg.f32	s15, s15
 8002912:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	3b01      	subs	r3, #1
 800291a:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1e5      	bne.n	80028ee <arm_cmplx_conj_f32+0x12>
  }

}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800292e:	b480      	push	{r7}
 8002930:	b08b      	sub	sp, #44	; 0x2c
 8002932:	af00      	add	r7, sp, #0
 8002934:	60f8      	str	r0, [r7, #12]
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	885b      	ldrh	r3, [r3, #2]
 8002956:	fb03 f302 	mul.w	r3, r3, r2
 800295a:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8002960:	e013      	b.n	800298a <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 8002962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002964:	1d1a      	adds	r2, r3, #4
 8002966:	627a      	str	r2, [r7, #36]	; 0x24
 8002968:	ed93 7a00 	vldr	s14, [r3]
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	1d1a      	adds	r2, r3, #4
 8002970:	623a      	str	r2, [r7, #32]
 8002972:	edd3 7a00 	vldr	s15, [r3]
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	1d1a      	adds	r2, r3, #4
 800297a:	61fa      	str	r2, [r7, #28]
 800297c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002980:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	3b01      	subs	r3, #1
 8002988:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1e8      	bne.n	8002962 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002990:	2300      	movs	r3, #0
 8002992:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8002994:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8002998:	4618      	mov	r0, r3
 800299a:	372c      	adds	r7, #44	; 0x2c
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <arm_mat_cmplx_mult_f32>:
#else
arm_status arm_mat_cmplx_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b097      	sub	sp, #92	; 0x5c
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	657b      	str	r3, [r7, #84]	; 0x54
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	653b      	str	r3, [r7, #80]	; 0x50
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	62bb      	str	r3, [r7, #40]	; 0x28
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	885b      	ldrh	r3, [r3, #2]
 80029d2:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	885b      	ldrh	r3, [r3, #2]
 80029d8:	847b      	strh	r3, [r7, #34]	; 0x22
  float32_t sumReal, sumImag;                    /* Accumulator */
  float32_t a1, b1, c1, d1;
  uint32_t col, i = 0U, j, row = numRowsA, colCnt; /* loop counters */
 80029da:	2300      	movs	r3, #0
 80029dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80029de:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80029e0:	633b      	str	r3, [r7, #48]	; 0x30
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + 2 * i;
 80029e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029e8:	4413      	add	r3, r2
 80029ea:	64bb      	str	r3, [r7, #72]	; 0x48

      /* For every row wise process, the column loop counter is to be initiated */
      col = numColsB;
 80029ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029ee:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* For every row wise process, the pIn2 pointer is set
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	653b      	str	r3, [r7, #80]	; 0x50

      j = 0U;
 80029f6:	2300      	movs	r3, #0
 80029f8:	637b      	str	r3, [r7, #52]	; 0x34

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sumReal = 0.0f;
 80029fa:	f04f 0300 	mov.w	r3, #0
 80029fe:	647b      	str	r3, [r7, #68]	; 0x44
        sumImag = 0.0f;
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	643b      	str	r3, [r7, #64]	; 0x40

        /* Initiate pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8002a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a08:	657b      	str	r3, [r7, #84]	; 0x54
        colCnt = numColsA % 0x4U;

#else

        /* Initialize blkCnt with number of samples */
        colCnt = numColsA;
 8002a0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002a0c:	62fb      	str	r3, [r7, #44]	; 0x2c

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 8002a0e:	e047      	b.n	8002aa0 <arm_mat_cmplx_mult_f32+0xfc>
        {
          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
          a1 = *(pIn1     );
 8002a10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	61fb      	str	r3, [r7, #28]
          c1 = *(pIn2     );
 8002a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	61bb      	str	r3, [r7, #24]
          b1 = *(pIn1 + 1U);
 8002a1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	617b      	str	r3, [r7, #20]
          d1 = *(pIn2 + 1U);
 8002a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	613b      	str	r3, [r7, #16]

          /* Multiply and Accumlates */
          sumReal += a1 * c1;
 8002a28:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a34:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
          sumImag += b1 * c1;
 8002a40:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a44:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a4c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a54:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

          /* update pointers */
          pIn1 += 2U;
 8002a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a5a:	3308      	adds	r3, #8
 8002a5c:	657b      	str	r3, [r7, #84]	; 0x54
          pIn2 += 2 * numColsB;
 8002a5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	461a      	mov	r2, r3
 8002a64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a66:	4413      	add	r3, r2
 8002a68:	653b      	str	r3, [r7, #80]	; 0x50

          /* Multiply and Accumlates */
          sumReal -= b1 * d1;
 8002a6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a76:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a7e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
          sumImag += a1 * d1;
 8002a82:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a86:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a8e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a96:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

          /* Decrement loop counter */
          colCnt--;
 8002a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (colCnt > 0U)
 8002aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1b4      	bne.n	8002a10 <arm_mat_cmplx_mult_f32+0x6c>
        }

        /* Store result in destination buffer */
        *px++ = sumReal;
 8002aa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002aa8:	1d1a      	adds	r2, r3, #4
 8002aaa:	64ba      	str	r2, [r7, #72]	; 0x48
 8002aac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002aae:	601a      	str	r2, [r3, #0]
        *px++ = sumImag;
 8002ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ab2:	1d1a      	adds	r2, r3, #4
 8002ab4:	64ba      	str	r2, [r7, #72]	; 0x48
 8002ab6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ab8:	601a      	str	r2, [r3, #0]

        /* Update pointer pIn2 to point to starting address of next column */
        j++;
 8002aba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002abc:	3301      	adds	r3, #1
 8002abe:	637b      	str	r3, [r7, #52]	; 0x34
        pIn2 = pSrcB->pData + 2U * j;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4413      	add	r3, r2
 8002aca:	653b      	str	r3, [r7, #80]	; 0x50

        /* Decrement column loop counter */
        col--;
 8002acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	63fb      	str	r3, [r7, #60]	; 0x3c

      } while (col > 0U);
 8002ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d190      	bne.n	80029fa <arm_mat_cmplx_mult_f32+0x56>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8002ad8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ada:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002adc:	4413      	add	r3, r2
 8002ade:	63bb      	str	r3, [r7, #56]	; 0x38
      pInA = pInA + 2 * numColsA;
 8002ae0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ae8:	4413      	add	r3, r2
 8002aea:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Decrement row loop counter */
      row--;
 8002aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aee:	3b01      	subs	r3, #1
 8002af0:	633b      	str	r3, [r7, #48]	; 0x30

    } while (row > 0U);
 8002af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f47f af74 	bne.w	80029e2 <arm_mat_cmplx_mult_f32+0x3e>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  }

  /* Return to application */
  return (status);
 8002b00:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	375c      	adds	r7, #92	; 0x5c
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	817b      	strh	r3, [r7, #10]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	897a      	ldrh	r2, [r7, #10]
 8002b26:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	893a      	ldrh	r2, [r7, #8]
 8002b2c:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	605a      	str	r2, [r3, #4]
}
 8002b34:	bf00      	nop
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <arm_mat_inverse_f32>:
}
#else
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b09b      	sub	sp, #108	; 0x6c
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	667b      	str	r3, [r7, #100]	; 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
  float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	881b      	ldrh	r3, [r3, #0]
 8002b5a:	623b      	str	r3, [r7, #32]
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	885b      	ldrh	r3, [r3, #2]
 8002b60:	61fb      	str	r3, [r7, #28]

#if defined (ARM_MATH_DSP)

  float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
 8002b62:	f04f 0300 	mov.w	r3, #0
 8002b66:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
 8002b68:	2300      	movs	r3, #0
 8002b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pOutT1 = pOut;
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	65bb      	str	r3, [r7, #88]	; 0x58

    /* Loop over the number of rows */
    rowCnt = numRows;
 8002b70:	6a3b      	ldr	r3, [r7, #32]
 8002b72:	643b      	str	r3, [r7, #64]	; 0x40

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 8002b74:	e029      	b.n	8002bca <arm_mat_inverse_f32+0x8a>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 8002b76:	6a3a      	ldr	r2, [r7, #32]
 8002b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002b7e:	e008      	b.n	8002b92 <arm_mat_inverse_f32+0x52>
      {
        *pOutT1++ = 0.0f;
 8002b80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
        j--;
 8002b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1f3      	bne.n	8002b80 <arm_mat_inverse_f32+0x40>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pOutT1++ = 1.0f;
 8002b98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b9a:	1d1a      	adds	r2, r3, #4
 8002b9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b9e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ba2:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 8002ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002baa:	e008      	b.n	8002bbe <arm_mat_inverse_f32+0x7e>
      {
        *pOutT1++ = 0.0f;
 8002bac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bae:	1d1a      	adds	r2, r3, #4
 8002bb0:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
        j--;
 8002bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f3      	bne.n	8002bac <arm_mat_inverse_f32+0x6c>
      }

      /* Decrement loop counter */
      rowCnt--;
 8002bc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	643b      	str	r3, [r7, #64]	; 0x40
    while (rowCnt > 0U)
 8002bca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1d2      	bne.n	8002b76 <arm_mat_inverse_f32+0x36>
    }

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */
    loopCnt = numCols;
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	637b      	str	r3, [r7, #52]	; 0x34

    /* Index modifier to navigate through the columns */
    l = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	62fb      	str	r3, [r7, #44]	; 0x2c

    while (loopCnt > 0U)
 8002bd8:	e13f      	b.n	8002e5a <arm_mat_inverse_f32+0x31a>
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      /* Working pointer for the input matrix that points
       * to the pivot element of the particular row  */
      pInT1 = pIn + (l * numCols);
 8002bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bdc:	69fa      	ldr	r2, [r7, #28]
 8002bde:	fb02 f303 	mul.w	r3, r2, r3
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002be6:	4413      	add	r3, r2
 8002be8:	663b      	str	r3, [r7, #96]	; 0x60

      /* Working pointer for the destination matrix that points
       * to the pivot element of the particular row  */
      pOutT1 = pOut + (l * numCols);
 8002bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bec:	69fa      	ldr	r2, [r7, #28]
 8002bee:	fb02 f303 	mul.w	r3, r2, r3
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bf6:	4413      	add	r3, r2
 8002bf8:	65bb      	str	r3, [r7, #88]	; 0x58

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8002bfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	64bb      	str	r3, [r7, #72]	; 0x48

      
      /* Destination pointer modifier */
      k = 1U;
 8002c00:	2301      	movs	r3, #1
 8002c02:	633b      	str	r3, [r7, #48]	; 0x30

      /* Check if the pivot element is zero */
      if (*pInT1 == 0.0f)
 8002c04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c06:	edd3 7a00 	vldr	s15, [r3]
 8002c0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c12:	d158      	bne.n	8002cc6 <arm_mat_inverse_f32+0x186>
      {
        /* Loop over the number rows present below */

        for (i = (l + 1U); i < numRows; i++)
 8002c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c16:	3301      	adds	r3, #1
 8002c18:	647b      	str	r3, [r7, #68]	; 0x44
 8002c1a:	e050      	b.n	8002cbe <arm_mat_inverse_f32+0x17e>
        {
          /* Update the input and destination pointers */
          pInT2 = pInT1 + (numCols * i);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c20:	fb02 f303 	mul.w	r3, r2, r3
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c28:	4413      	add	r3, r2
 8002c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
          pOutT2 = pOutT1 + (numCols * k);
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c30:	fb02 f303 	mul.w	r3, r2, r3
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c38:	4413      	add	r3, r2
 8002c3a:	657b      	str	r3, [r7, #84]	; 0x54

          /* Check if there is a non zero pivot element to
           * replace in the rows below */
          if (*pInT2 != 0.0f)
 8002c3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4a:	d032      	beq.n	8002cb2 <arm_mat_inverse_f32+0x172>
          {
            /* Loop over number of columns
             * to the right of the pilot element */
            j = numCols - l;
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	63bb      	str	r3, [r7, #56]	; 0x38

            while (j > 0U)
 8002c54:	e010      	b.n	8002c78 <arm_mat_inverse_f32+0x138>
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 8002c56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	61bb      	str	r3, [r7, #24]
              *pInT2++ = *pInT1;
 8002c5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c5e:	1d1a      	adds	r2, r3, #4
 8002c60:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002c62:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	601a      	str	r2, [r3, #0]
              *pInT1++ = Xchg;
 8002c68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c6a:	1d1a      	adds	r2, r3, #4
 8002c6c:	663a      	str	r2, [r7, #96]	; 0x60
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	601a      	str	r2, [r3, #0]

              /* Decrement the loop counter */
              j--;
 8002c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c74:	3b01      	subs	r3, #1
 8002c76:	63bb      	str	r3, [r7, #56]	; 0x38
            while (j > 0U)
 8002c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1eb      	bne.n	8002c56 <arm_mat_inverse_f32+0x116>
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	63bb      	str	r3, [r7, #56]	; 0x38

            while (j > 0U)
 8002c82:	e010      	b.n	8002ca6 <arm_mat_inverse_f32+0x166>
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pOutT2;
 8002c84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]
              *pOutT2++ = *pOutT1;
 8002c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8c:	1d1a      	adds	r2, r3, #4
 8002c8e:	657a      	str	r2, [r7, #84]	; 0x54
 8002c90:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c92:	6812      	ldr	r2, [r2, #0]
 8002c94:	601a      	str	r2, [r3, #0]
              *pOutT1++ = Xchg;
 8002c96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c98:	1d1a      	adds	r2, r3, #4
 8002c9a:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	601a      	str	r2, [r3, #0]

              /* Decrement loop counter */
              j--;
 8002ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	63bb      	str	r3, [r7, #56]	; 0x38
            while (j > 0U)
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1eb      	bne.n	8002c84 <arm_mat_inverse_f32+0x144>
            }

            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8002cac:	2301      	movs	r3, #1
 8002cae:	63fb      	str	r3, [r7, #60]	; 0x3c

            /* Break after exchange is done */
            break;
 8002cb0:	e009      	b.n	8002cc6 <arm_mat_inverse_f32+0x186>
          }

          /* Update the destination pointer modifier */
          k++;
 8002cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	633b      	str	r3, [r7, #48]	; 0x30
        for (i = (l + 1U); i < numRows; i++)
 8002cb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cba:	3301      	adds	r3, #1
 8002cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8002cbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d3aa      	bcc.n	8002c1c <arm_mat_inverse_f32+0xdc>
          /* Decrement loop counter */
        }
      }

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (in == 0.0f))
 8002cc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d009      	beq.n	8002ce0 <arm_mat_inverse_f32+0x1a0>
 8002ccc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002cd0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd8:	d102      	bne.n	8002ce0 <arm_mat_inverse_f32+0x1a0>
      {
        return ARM_MATH_SINGULAR;
 8002cda:	f06f 0304 	mvn.w	r3, #4
 8002cde:	e0f6      	b.n	8002ece <arm_mat_inverse_f32+0x38e>
      }

      /* Points to the pivot row of input and destination matrices */
      pPivotRowIn = pIn + (l * numCols);
 8002ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002cec:	4413      	add	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
      pPivotRowDst = pOut + (l * numCols);
 8002cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	fb02 f303 	mul.w	r3, r2, r3
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cfc:	4413      	add	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]

      /* Temporary pointers to the pivot row pointers */
      pInT1 = pPivotRowIn;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pPivotRowDst;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* Pivot element of the row */
      in = *pPivotRowIn;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	64bb      	str	r3, [r7, #72]	; 0x48

      /* Loop over number of columns
       * to the right of the pilot element */
      j = (numCols - l);
 8002d0e:	69fa      	ldr	r2, [r7, #28]
 8002d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	63bb      	str	r3, [r7, #56]	; 0x38

      while (j > 0U)
 8002d16:	e010      	b.n	8002d3a <arm_mat_inverse_f32+0x1fa>
      {
        /* Divide each element of the row of the input matrix
         * by the pivot element */
        in1 = *pInT1;
 8002d18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60fb      	str	r3, [r7, #12]
        *pInT1++ = in1 / in;
 8002d1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d20:	1d1a      	adds	r2, r3, #4
 8002d22:	663a      	str	r2, [r7, #96]	; 0x60
 8002d24:	edd7 6a03 	vldr	s13, [r7, #12]
 8002d28:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d30:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8002d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d36:	3b01      	subs	r3, #1
 8002d38:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1eb      	bne.n	8002d18 <arm_mat_inverse_f32+0x1d8>
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	63bb      	str	r3, [r7, #56]	; 0x38

      while (j > 0U)
 8002d44:	e010      	b.n	8002d68 <arm_mat_inverse_f32+0x228>
      {
        /* Divide each element of the row of the destination matrix
         * by the pivot element */
        in1 = *pInT2;
 8002d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60fb      	str	r3, [r7, #12]
        *pInT2++ = in1 / in;
 8002d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d4e:	1d1a      	adds	r2, r3, #4
 8002d50:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002d52:	edd7 6a03 	vldr	s13, [r7, #12]
 8002d56:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d5e:	edc3 7a00 	vstr	s15, [r3]

        /* Decrement the loop counter */
        j--;
 8002d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d64:	3b01      	subs	r3, #1
 8002d66:	63bb      	str	r3, [r7, #56]	; 0x38
      while (j > 0U)
 8002d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1eb      	bne.n	8002d46 <arm_mat_inverse_f32+0x206>

      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      /* Temporary pointers for input and destination matrices */
      pInT1 = pIn;
 8002d6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d70:	663b      	str	r3, [r7, #96]	; 0x60
      pInT2 = pOut;
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	65fb      	str	r3, [r7, #92]	; 0x5c

      /* index used to check for pivot element */
      i = 0U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	647b      	str	r3, [r7, #68]	; 0x44

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;
 8002d7a:	6a3b      	ldr	r3, [r7, #32]
 8002d7c:	633b      	str	r3, [r7, #48]	; 0x30

      while (k > 0U)
 8002d7e:	e060      	b.n	8002e42 <arm_mat_inverse_f32+0x302>
      {
        /* Check for the pivot element */
        if (i == l)
 8002d80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d10c      	bne.n	8002da2 <arm_mat_inverse_f32+0x262>
        {
          /* If the processing element is the pivot element,
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 8002d88:	69fa      	ldr	r2, [r7, #28]
 8002d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d92:	4413      	add	r3, r2
 8002d94:	663b      	str	r3, [r7, #96]	; 0x60

          pInT2 += numCols;
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002d9c:	4413      	add	r3, r2
 8002d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002da0:	e044      	b.n	8002e2c <arm_mat_inverse_f32+0x2ec>
        }
        else
        {
          /* Element of the reference row */
          in = *pInT1;
 8002da2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	64bb      	str	r3, [r7, #72]	; 0x48

          /* Working pointers for input and destination pivot rows */
          pPRT_in = pPivotRowIn;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	653b      	str	r3, [r7, #80]	; 0x50
          pPRT_pDst = pPivotRowDst;
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	64fb      	str	r3, [r7, #76]	; 0x4c

          /* Loop over the number of columns to the right of the pivot element,
             to replace the elements in the input matrix */
          j = (numCols - l);
 8002db0:	69fa      	ldr	r2, [r7, #28]
 8002db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	63bb      	str	r3, [r7, #56]	; 0x38

          while (j > 0U)
 8002db8:	e017      	b.n	8002dea <arm_mat_inverse_f32+0x2aa>
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT1;
 8002dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60fb      	str	r3, [r7, #12]
            *pInT1++ = in1 - (in * *pPRT_in++);
 8002dc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dc2:	1d1a      	adds	r2, r3, #4
 8002dc4:	653a      	str	r2, [r7, #80]	; 0x50
 8002dc6:	ed93 7a00 	vldr	s14, [r3]
 8002dca:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dd4:	1d1a      	adds	r2, r3, #4
 8002dd6:	663a      	str	r2, [r7, #96]	; 0x60
 8002dd8:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002de0:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement the loop counter */
            j--;
 8002de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de6:	3b01      	subs	r3, #1
 8002de8:	63bb      	str	r3, [r7, #56]	; 0x38
          while (j > 0U)
 8002dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1e4      	bne.n	8002dba <arm_mat_inverse_f32+0x27a>
          }

          /* Loop over the number of columns to
             replace the elements in the destination matrix */
          j = numCols;
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	63bb      	str	r3, [r7, #56]	; 0x38

          while (j > 0U)
 8002df4:	e017      	b.n	8002e26 <arm_mat_inverse_f32+0x2e6>
          {
            /* Replace the element by the sum of that row
               and a multiple of the reference row  */
            in1 = *pInT2;
 8002df6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	60fb      	str	r3, [r7, #12]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dfe:	1d1a      	adds	r2, r3, #4
 8002e00:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002e02:	ed93 7a00 	vldr	s14, [r3]
 8002e06:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e10:	1d1a      	adds	r2, r3, #4
 8002e12:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002e14:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e1c:	edc3 7a00 	vstr	s15, [r3]

            /* Decrement loop counter */
            j--;
 8002e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e22:	3b01      	subs	r3, #1
 8002e24:	63bb      	str	r3, [r7, #56]	; 0x38
          while (j > 0U)
 8002e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1e4      	bne.n	8002df6 <arm_mat_inverse_f32+0x2b6>
          }

        }

        /* Increment temporary input pointer */
        pInT1 = pInT1 + l;
 8002e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e32:	4413      	add	r3, r2
 8002e34:	663b      	str	r3, [r7, #96]	; 0x60

        /* Decrement loop counter */
        k--;
 8002e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	633b      	str	r3, [r7, #48]	; 0x30

        /* Increment pivot index */
        i++;
 8002e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e3e:	3301      	adds	r3, #1
 8002e40:	647b      	str	r3, [r7, #68]	; 0x44
      while (k > 0U)
 8002e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d19b      	bne.n	8002d80 <arm_mat_inverse_f32+0x240>
      }

      /* Increment the input pointer */
      pIn++;
 8002e48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e4a:	3304      	adds	r3, #4
 8002e4c:	667b      	str	r3, [r7, #100]	; 0x64

      /* Decrement the loop counter */
      loopCnt--;
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e50:	3b01      	subs	r3, #1
 8002e52:	637b      	str	r3, [r7, #52]	; 0x34

      /* Increment the index modifier */
      l++;
 8002e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e56:	3301      	adds	r3, #1
 8002e58:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (loopCnt > 0U)
 8002e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f47f aebc 	bne.w	8002bda <arm_mat_inverse_f32+0x9a>
    }

#endif /* #if defined (ARM_MATH_DSP) */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002e62:	2300      	movs	r3, #0
 8002e64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if ((flag != 1U) && (in == 0.0f))
 8002e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d02d      	beq.n	8002eca <arm_mat_inverse_f32+0x38a>
 8002e6e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002e72:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7a:	d126      	bne.n	8002eca <arm_mat_inverse_f32+0x38a>
    {
      pIn = pSrc->pData;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	667b      	str	r3, [r7, #100]	; 0x64
      for (i = 0; i < numRows * numCols; i++)
 8002e82:	2300      	movs	r3, #0
 8002e84:	647b      	str	r3, [r7, #68]	; 0x44
 8002e86:	e00d      	b.n	8002ea4 <arm_mat_inverse_f32+0x364>
      {
        if (pIn[i] != 0.0f)
 8002e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002e8e:	4413      	add	r3, r2
 8002e90:	edd3 7a00 	vldr	s15, [r3]
 8002e94:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9c:	d10a      	bne.n	8002eb4 <arm_mat_inverse_f32+0x374>
      for (i = 0; i < numRows * numCols; i++)
 8002e9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ea4:	6a3b      	ldr	r3, [r7, #32]
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	fb02 f303 	mul.w	r3, r2, r3
 8002eac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d3ea      	bcc.n	8002e88 <arm_mat_inverse_f32+0x348>
 8002eb2:	e000      	b.n	8002eb6 <arm_mat_inverse_f32+0x376>
            break;
 8002eb4:	bf00      	nop
      }

      if (i == numRows * numCols)
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	69fa      	ldr	r2, [r7, #28]
 8002eba:	fb02 f303 	mul.w	r3, r2, r3
 8002ebe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d102      	bne.n	8002eca <arm_mat_inverse_f32+0x38a>
        status = ARM_MATH_SINGULAR;
 8002ec4:	23fb      	movs	r3, #251	; 0xfb
 8002ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    }
  }

  /* Return to application */
  return (status);
 8002eca:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	376c      	adds	r7, #108	; 0x6c
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <arm_mat_mult_f32>:
#else
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b093      	sub	sp, #76	; 0x4c
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	60f8      	str	r0, [r7, #12]
 8002ee2:	60b9      	str	r1, [r7, #8]
 8002ee4:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	647b      	str	r3, [r7, #68]	; 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	643b      	str	r3, [r7, #64]	; 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	885b      	ldrh	r3, [r3, #2]
 8002f0e:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	885b      	ldrh	r3, [r3, #2]
 8002f14:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 8002f16:	2300      	movs	r3, #0
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f1a:	8b7b      	ldrh	r3, [r7, #26]
 8002f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 8002f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	69fa      	ldr	r2, [r7, #28]
 8002f24:	4413      	add	r3, r2
 8002f26:	63bb      	str	r3, [r7, #56]	; 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 8002f28:	8b3b      	ldrh	r3, [r7, #24]
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	643b      	str	r3, [r7, #64]	; 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	637b      	str	r3, [r7, #52]	; 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8002f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f3a:	647b      	str	r3, [r7, #68]	; 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 8002f3c:	8afb      	ldrh	r3, [r7, #22]
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 8002f40:	e017      	b.n	8002f72 <arm_mat_mult_f32+0x98>
        {
          /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 8002f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f44:	1d1a      	adds	r2, r3, #4
 8002f46:	647a      	str	r2, [r7, #68]	; 0x44
 8002f48:	ed93 7a00 	vldr	s14, [r3]
 8002f4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f4e:	edd3 7a00 	vldr	s15, [r3]
 8002f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f56:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002f5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
          pIn2 += numColsB;
 8002f62:	8b3b      	ldrh	r3, [r7, #24]
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002f68:	4413      	add	r3, r2
 8002f6a:	643b      	str	r3, [r7, #64]	; 0x40

          /* Decrement loop counter */
          colCnt--;
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
        while (colCnt > 0U)
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1e4      	bne.n	8002f42 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8002f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7a:	1d1a      	adds	r2, r3, #4
 8002f7c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002f7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f80:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 8002f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f84:	3b01      	subs	r3, #1
 8002f86:	633b      	str	r3, [r7, #48]	; 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8002f88:	8b3a      	ldrh	r2, [r7, #24]
 8002f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	6a3a      	ldr	r2, [r7, #32]
 8002f92:	4413      	add	r3, r2
 8002f94:	643b      	str	r3, [r7, #64]	; 0x40

      } while (col > 0U);
 8002f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1ca      	bne.n	8002f32 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8002f9c:	8b3b      	ldrh	r3, [r7, #24]
 8002f9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fa0:	4413      	add	r3, r2
 8002fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pInA = pInA + numColsA;
 8002fa4:	8afb      	ldrh	r3, [r7, #22]
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002faa:	4413      	add	r3, r2
 8002fac:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* Decrement row loop counter */
      row--;
 8002fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28

    } while (row > 0U);
 8002fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1b1      	bne.n	8002f1e <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 8002fbe:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	374c      	adds	r7, #76	; 0x4c
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <stage_rfft_f32>:
#else
void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b095      	sub	sp, #84	; 0x54
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
        uint32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	3b01      	subs	r3, #1
 8002fee:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 8002ff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 8002ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 8002ffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 8003002:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 8003008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800300a:	1d1a      	adds	r2, r3, #4
 800300c:	64ba      	str	r2, [r7, #72]	; 0x48
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 8003012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003014:	1d1a      	adds	r2, r3, #4
 8003016:	64ba      	str	r2, [r7, #72]	; 0x48
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	62bb      	str	r3, [r7, #40]	; 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 800301c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003020:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003028:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 800302c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003030:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003038:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 800303c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003040:	edd7 7a08 	vldr	s15, [r7, #32]
 8003044:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	1d1a      	adds	r2, r3, #4
 800304c:	607a      	str	r2, [r7, #4]
 800304e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003052:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003056:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 800305a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800305e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	1d1a      	adds	r2, r3, #4
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003070:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003074:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8003078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	68ba      	ldr	r2, [r7, #8]
 800307e:	4413      	add	r3, r2
 8003080:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 8003082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003084:	3308      	adds	r3, #8
 8003086:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 8003088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 800308e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 8003094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 800309a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 80030a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030a2:	1d1a      	adds	r2, r3, #4
 80030a4:	64ba      	str	r2, [r7, #72]	; 0x48
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 80030aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030ac:	1d1a      	adds	r2, r3, #4
 80030ae:	64ba      	str	r2, [r7, #72]	; 0x48
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 80030b4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80030b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80030bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 80030c4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80030c8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80030cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030d0:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 80030d4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80030d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80030dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030e0:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 80030e4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80030e8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80030ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f0:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 80030f4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80030f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80030fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003100:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8003104:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003108:	edd7 7a08 	vldr	s15, [r7, #32]
 800310c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003110:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8003114:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003118:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800311c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003120:	edd7 7a07 	vldr	s15, [r7, #28]
 8003124:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003128:	edd7 7a04 	vldr	s15, [r7, #16]
 800312c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	1d1a      	adds	r2, r3, #4
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800313a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800313e:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8003142:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003146:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800314a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800314e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003152:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003156:	edd7 7a05 	vldr	s15, [r7, #20]
 800315a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	1d1a      	adds	r2, r3, #4
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800316c:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 8003170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003172:	3308      	adds	r3, #8
 8003174:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8003176:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003178:	3b08      	subs	r3, #8
 800317a:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 800317c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800317e:	3b01      	subs	r3, #1
 8003180:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while (k > 0U);
 8003182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003184:	2b00      	cmp	r3, #0
 8003186:	f47f af7f 	bne.w	8003088 <stage_rfft_f32+0xba>
}
 800318a:	bf00      	nop
 800318c:	3754      	adds	r7, #84	; 0x54
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 8003196:	b480      	push	{r7}
 8003198:	b095      	sub	sp, #84	; 0x54
 800319a:	af00      	add	r7, sp, #0
 800319c:	60f8      	str	r0, [r7, #12]
 800319e:	60b9      	str	r1, [r7, #8]
 80031a0:	607a      	str	r2, [r7, #4]
        uint32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	881b      	ldrh	r3, [r3, #0]
 80031b4:	3b01      	subs	r3, #1
 80031b6:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 80031b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 80031be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 80031c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031c6:	3308      	adds	r3, #8
 80031c8:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 80031ca:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80031ce:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80031d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	1d1a      	adds	r2, r3, #4
 80031da:	607a      	str	r2, [r7, #4]
 80031dc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80031e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e4:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 80031e8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80031ec:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80031f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	1d1a      	adds	r2, r3, #4
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80031fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003202:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8003206:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	4413      	add	r3, r2
 800320e:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 8003210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003212:	3308      	adds	r3, #8
 8003214:	647b      	str	r3, [r7, #68]	; 0x44

   while (k > 0U)
 8003216:	e07c      	b.n	8003312 <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8003218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 800321e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 8003224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 800322a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 8003230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003232:	1d1a      	adds	r2, r3, #4
 8003234:	64ba      	str	r2, [r7, #72]	; 0x48
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 800323a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800323c:	1d1a      	adds	r2, r3, #4
 800323e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 8003244:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003248:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800324c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003250:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 8003254:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003258:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800325c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003260:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8003264:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003268:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800326c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003270:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8003274:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003278:	edd7 7a08 	vldr	s15, [r7, #32]
 800327c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003280:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8003284:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003288:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800328c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003290:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8003294:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003298:	edd7 7a08 	vldr	s15, [r7, #32]
 800329c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032a0:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80032a4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80032a8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80032ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80032b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80032bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	1d1a      	adds	r2, r3, #4
 80032c4:	607a      	str	r2, [r7, #4]
 80032c6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80032ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ce:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80032d2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80032d6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80032da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032de:	edd7 7a05 	vldr	s15, [r7, #20]
 80032e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80032ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	1d1a      	adds	r2, r3, #4
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80032f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032fc:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8003300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003302:	3308      	adds	r3, #8
 8003304:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8003306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003308:	3b08      	subs	r3, #8
 800330a:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 800330c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800330e:	3b01      	subs	r3, #1
 8003310:	64fb      	str	r3, [r7, #76]	; 0x4c
   while (k > 0U)
 8003312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003314:	2b00      	cmp	r3, #0
 8003316:	f47f af7f 	bne.w	8003218 <merge_rfft_f32+0x82>
   }

}
 800331a:	bf00      	nop
 800331c:	3754      	adds	r7, #84	; 0x54
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b086      	sub	sp, #24
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
 8003332:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00b      	beq.n	8003356 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68b9      	ldr	r1, [r7, #8]
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f7ff ff27 	bl	8003196 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	2301      	movs	r3, #1
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	6978      	ldr	r0, [r7, #20]
 8003350:	f7fe f957 	bl	8001602 <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8003354:	e00a      	b.n	800336c <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	2301      	movs	r3, #1
 800335a:	68b9      	ldr	r1, [r7, #8]
 800335c:	6978      	ldr	r0, [r7, #20]
 800335e:	f7fe f950 	bl	8001602 <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	68b9      	ldr	r1, [r7, #8]
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f7ff fe31 	bl	8002fce <stage_rfft_f32>
}
 800336c:	bf00      	nop
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <arm_rfft_32_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_32_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <arm_rfft_32_fast_init_f32+0x14>
 8003382:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003386:	e014      	b.n	80033b2 <arm_rfft_32_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),16);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2110      	movs	r1, #16
 800338c:	4618      	mov	r0, r3
 800338e:	f7fe f9db 	bl	8001748 <arm_cfft_init_f32>
 8003392:	4603      	mov	r3, r0
 8003394:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <arm_rfft_32_fast_init_f32+0x30>
  {
    return(status);
 800339e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033a2:	e006      	b.n	80033b2 <arm_rfft_32_fast_init_f32+0x3e>
  }

  S->fftLenRFFT = 32U;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2220      	movs	r2, #32
 80033a8:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a03      	ldr	r2, [pc, #12]	; (80033bc <arm_rfft_32_fast_init_f32+0x48>)
 80033ae:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	0801cfec 	.word	0x0801cfec

080033c0 <arm_rfft_64_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_64_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d102      	bne.n	80033d4 <arm_rfft_64_fast_init_f32+0x14>
 80033ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033d2:	e014      	b.n	80033fe <arm_rfft_64_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),32);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2120      	movs	r1, #32
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fe f9b5 	bl	8001748 <arm_cfft_init_f32>
 80033de:	4603      	mov	r3, r0
 80033e0:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80033e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <arm_rfft_64_fast_init_f32+0x30>
  {
    return(status);
 80033ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ee:	e006      	b.n	80033fe <arm_rfft_64_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 64U;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2240      	movs	r2, #64	; 0x40
 80033f4:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a03      	ldr	r2, [pc, #12]	; (8003408 <arm_rfft_64_fast_init_f32+0x48>)
 80033fa:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	0801d06c 	.word	0x0801d06c

0800340c <arm_rfft_128_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_128_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d102      	bne.n	8003420 <arm_rfft_128_fast_init_f32+0x14>
 800341a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800341e:	e014      	b.n	800344a <arm_rfft_128_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),64);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2140      	movs	r1, #64	; 0x40
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe f98f 	bl	8001748 <arm_cfft_init_f32>
 800342a:	4603      	mov	r3, r0
 800342c:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800342e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d002      	beq.n	800343c <arm_rfft_128_fast_init_f32+0x30>
  {
    return(status);
 8003436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800343a:	e006      	b.n	800344a <arm_rfft_128_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 128;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2280      	movs	r2, #128	; 0x80
 8003440:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a03      	ldr	r2, [pc, #12]	; (8003454 <arm_rfft_128_fast_init_f32+0x48>)
 8003446:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	0801d16c 	.word	0x0801d16c

08003458 <arm_rfft_256_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

static arm_status arm_rfft_256_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <arm_rfft_256_fast_init_f32+0x14>
 8003466:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800346a:	e015      	b.n	8003498 <arm_rfft_256_fast_init_f32+0x40>

  status=arm_cfft_init_f32(&(S->Sint),128);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe f969 	bl	8001748 <arm_cfft_init_f32>
 8003476:	4603      	mov	r3, r0
 8003478:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800347a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <arm_rfft_256_fast_init_f32+0x30>
  {
    return(status);
 8003482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003486:	e007      	b.n	8003498 <arm_rfft_256_fast_init_f32+0x40>
  }
  S->fftLenRFFT = 256U;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800348e:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a03      	ldr	r2, [pc, #12]	; (80034a0 <arm_rfft_256_fast_init_f32+0x48>)
 8003494:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	0801d36c 	.word	0x0801d36c

080034a4 <arm_rfft_512_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_512_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d102      	bne.n	80034b8 <arm_rfft_512_fast_init_f32+0x14>
 80034b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034b6:	e016      	b.n	80034e6 <arm_rfft_512_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),256);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fe f942 	bl	8001748 <arm_cfft_init_f32>
 80034c4:	4603      	mov	r3, r0
 80034c6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80034c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d002      	beq.n	80034d6 <arm_rfft_512_fast_init_f32+0x32>
  {
    return(status);
 80034d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034d4:	e007      	b.n	80034e6 <arm_rfft_512_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 512U;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034dc:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a03      	ldr	r2, [pc, #12]	; (80034f0 <arm_rfft_512_fast_init_f32+0x4c>)
 80034e2:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	0801d76c 	.word	0x0801d76c

080034f4 <arm_rfft_1024_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_1024_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d102      	bne.n	8003508 <arm_rfft_1024_fast_init_f32+0x14>
 8003502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003506:	e016      	b.n	8003536 <arm_rfft_1024_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),512);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe f91a 	bl	8001748 <arm_cfft_init_f32>
 8003514:	4603      	mov	r3, r0
 8003516:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <arm_rfft_1024_fast_init_f32+0x32>
  {
    return(status);
 8003520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003524:	e007      	b.n	8003536 <arm_rfft_1024_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 1024U;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800352c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a03      	ldr	r2, [pc, #12]	; (8003540 <arm_rfft_1024_fast_init_f32+0x4c>)
 8003532:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	0801df6c 	.word	0x0801df6c

08003544 <arm_rfft_2048_fast_init_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
static arm_status arm_rfft_2048_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d102      	bne.n	8003558 <arm_rfft_2048_fast_init_f32+0x14>
 8003552:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003556:	e016      	b.n	8003586 <arm_rfft_2048_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),1024);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800355e:	4618      	mov	r0, r3
 8003560:	f7fe f8f2 	bl	8001748 <arm_cfft_init_f32>
 8003564:	4603      	mov	r3, r0
 8003566:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d002      	beq.n	8003576 <arm_rfft_2048_fast_init_f32+0x32>
  {
    return(status);
 8003570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003574:	e007      	b.n	8003586 <arm_rfft_2048_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 2048U;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800357c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a03      	ldr	r2, [pc, #12]	; (8003590 <arm_rfft_2048_fast_init_f32+0x4c>)
 8003582:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	0801ef6c 	.word	0x0801ef6c

08003594 <arm_rfft_4096_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_4096_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d102      	bne.n	80035a8 <arm_rfft_4096_fast_init_f32+0x14>
 80035a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035a6:	e016      	b.n	80035d6 <arm_rfft_4096_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),2048);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe f8ca 	bl	8001748 <arm_cfft_init_f32>
 80035b4:	4603      	mov	r3, r0
 80035b6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80035b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <arm_rfft_4096_fast_init_f32+0x32>
  {
    return(status);
 80035c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035c4:	e007      	b.n	80035d6 <arm_rfft_4096_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 4096U;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80035cc:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a03      	ldr	r2, [pc, #12]	; (80035e0 <arm_rfft_4096_fast_init_f32+0x4c>)
 80035d2:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	08020f6c 	.word	0x08020f6c

080035e4 <arm_rfft_fast_init_f32>:
 */

arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	460b      	mov	r3, r1
 80035ee:	807b      	strh	r3, [r7, #2]
  typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f32 *);
  fft_init_ptr fptr = 0x0;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]

  switch (fftLen)
 80035f4:	887b      	ldrh	r3, [r7, #2]
 80035f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035fa:	d025      	beq.n	8003648 <arm_rfft_fast_init_f32+0x64>
 80035fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003600:	dc06      	bgt.n	8003610 <arm_rfft_fast_init_f32+0x2c>
 8003602:	2b40      	cmp	r3, #64	; 0x40
 8003604:	d026      	beq.n	8003654 <arm_rfft_fast_init_f32+0x70>
 8003606:	2b80      	cmp	r3, #128	; 0x80
 8003608:	d021      	beq.n	800364e <arm_rfft_fast_init_f32+0x6a>
 800360a:	2b20      	cmp	r3, #32
 800360c:	d025      	beq.n	800365a <arm_rfft_fast_init_f32+0x76>
 800360e:	e027      	b.n	8003660 <arm_rfft_fast_init_f32+0x7c>
 8003610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003614:	d012      	beq.n	800363c <arm_rfft_fast_init_f32+0x58>
 8003616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800361a:	dc03      	bgt.n	8003624 <arm_rfft_fast_init_f32+0x40>
 800361c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003620:	d00f      	beq.n	8003642 <arm_rfft_fast_init_f32+0x5e>
 8003622:	e01d      	b.n	8003660 <arm_rfft_fast_init_f32+0x7c>
 8003624:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003628:	d005      	beq.n	8003636 <arm_rfft_fast_init_f32+0x52>
 800362a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800362e:	d117      	bne.n	8003660 <arm_rfft_fast_init_f32+0x7c>
  {
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048) && defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_4096))
  case 4096U:
    fptr = arm_rfft_4096_fast_init_f32;
 8003630:	4b14      	ldr	r3, [pc, #80]	; (8003684 <arm_rfft_fast_init_f32+0xa0>)
 8003632:	60fb      	str	r3, [r7, #12]
    break;
 8003634:	e017      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024) && defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_2048))
  case 2048U:
    fptr = arm_rfft_2048_fast_init_f32;
 8003636:	4b14      	ldr	r3, [pc, #80]	; (8003688 <arm_rfft_fast_init_f32+0xa4>)
 8003638:	60fb      	str	r3, [r7, #12]
    break;
 800363a:	e014      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512) && defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_1024))
  case 1024U:
    fptr = arm_rfft_1024_fast_init_f32;
 800363c:	4b13      	ldr	r3, [pc, #76]	; (800368c <arm_rfft_fast_init_f32+0xa8>)
 800363e:	60fb      	str	r3, [r7, #12]
    break;
 8003640:	e011      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256) && defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_512))
  case 512U:
    fptr = arm_rfft_512_fast_init_f32;
 8003642:	4b13      	ldr	r3, [pc, #76]	; (8003690 <arm_rfft_fast_init_f32+0xac>)
 8003644:	60fb      	str	r3, [r7, #12]
    break;
 8003646:	e00e      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128) && defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_256))
  case 256U:
    fptr = arm_rfft_256_fast_init_f32;
 8003648:	4b12      	ldr	r3, [pc, #72]	; (8003694 <arm_rfft_fast_init_f32+0xb0>)
 800364a:	60fb      	str	r3, [r7, #12]
    break;
 800364c:	e00b      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64) && defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_128))
  case 128U:
    fptr = arm_rfft_128_fast_init_f32;
 800364e:	4b12      	ldr	r3, [pc, #72]	; (8003698 <arm_rfft_fast_init_f32+0xb4>)
 8003650:	60fb      	str	r3, [r7, #12]
    break;
 8003652:	e008      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32) && defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_64))
  case 64U:
    fptr = arm_rfft_64_fast_init_f32;
 8003654:	4b11      	ldr	r3, [pc, #68]	; (800369c <arm_rfft_fast_init_f32+0xb8>)
 8003656:	60fb      	str	r3, [r7, #12]
    break;
 8003658:	e005      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16) && defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_TWIDDLECOEF_RFFT_F32_32))
  case 32U:
    fptr = arm_rfft_32_fast_init_f32;
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <arm_rfft_fast_init_f32+0xbc>)
 800365c:	60fb      	str	r3, [r7, #12]
    break;
 800365e:	e002      	b.n	8003666 <arm_rfft_fast_init_f32+0x82>
#endif
  default:
    return ARM_MATH_ARGUMENT_ERROR;
 8003660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003664:	e009      	b.n	800367a <arm_rfft_fast_init_f32+0x96>
  }

  if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d102      	bne.n	8003672 <arm_rfft_fast_init_f32+0x8e>
 800366c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003670:	e003      	b.n	800367a <arm_rfft_fast_init_f32+0x96>
  return fptr( S );
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	4798      	blx	r3
 8003678:	4603      	mov	r3, r0

}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	08003595 	.word	0x08003595
 8003688:	08003545 	.word	0x08003545
 800368c:	080034f5 	.word	0x080034f5
 8003690:	080034a5 	.word	0x080034a5
 8003694:	08003459 	.word	0x08003459
 8003698:	0800340d 	.word	0x0800340d
 800369c:	080033c1 	.word	0x080033c1
 80036a0:	08003375 	.word	0x08003375

080036a4 <HAL_I2S_RxHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
		Process(dma_2, left_2, right_2, HALF_BUFFER_SIZE);
	} else {
		Process(dma_3, left_3, right_3, HALF_BUFFER_SIZE);
	}
#endif
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
		Process(&dma_2[HALF_BUFFER_SIZE], left_2, right_2, HALF_BUFFER_SIZE);
	} else {
		Process(&dma_3[HALF_BUFFER_SIZE], left_3, right_3, HALF_BUFFER_SIZE);
	}
#endif
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
}

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80036e0:	b590      	push	{r4, r7, lr}
 80036e2:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
 80036e6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80036e8:	f000 ff76 	bl	80045d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80036ec:	f000 faca 	bl	8003c84 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80036f0:	f000 fc5a 	bl	8003fa8 <MX_GPIO_Init>
	MX_DMA_Init();
 80036f4:	f000 fc30 	bl	8003f58 <MX_DMA_Init>
	MX_USART2_UART_Init();
 80036f8:	f000 fc04 	bl	8003f04 <MX_USART2_UART_Init>
	MX_I2S2_Init();
 80036fc:	f000 fb5a 	bl	8003db4 <MX_I2S2_Init>
	MX_I2S3_Init();
 8003700:	f000 fb86 	bl	8003e10 <MX_I2S3_Init>
	MX_TIM2_Init();
 8003704:	f000 fbb2 	bl	8003e6c <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(VCC_1_GPIO_Port, VCC_1_Pin, GPIO_PIN_SET);
 8003708:	2201      	movs	r2, #1
 800370a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800370e:	48ae      	ldr	r0, [pc, #696]	; (80039c8 <main+0x2e8>)
 8003710:	f001 fde6 	bl	80052e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(VCC_2_GPIO_Port, VCC_2_Pin, GPIO_PIN_SET);
 8003714:	2201      	movs	r2, #1
 8003716:	2140      	movs	r1, #64	; 0x40
 8003718:	48ab      	ldr	r0, [pc, #684]	; (80039c8 <main+0x2e8>)
 800371a:	f001 fde1 	bl	80052e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(VCC_3_GPIO_Port, VCC_3_Pin, GPIO_PIN_SET);
 800371e:	2201      	movs	r2, #1
 8003720:	2120      	movs	r1, #32
 8003722:	48a9      	ldr	r0, [pc, #676]	; (80039c8 <main+0x2e8>)
 8003724:	f001 fddc 	bl	80052e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(VCC_4_GPIO_Port, VCC_4_Pin, GPIO_PIN_SET);
 8003728:	2201      	movs	r2, #1
 800372a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800372e:	48a7      	ldr	r0, [pc, #668]	; (80039cc <main+0x2ec>)
 8003730:	f001 fdd6 	bl	80052e0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GND_1_GPIO_Port, GND_1_Pin, GPIO_PIN_RESET);
 8003734:	2200      	movs	r2, #0
 8003736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800373a:	48a3      	ldr	r0, [pc, #652]	; (80039c8 <main+0x2e8>)
 800373c:	f001 fdd0 	bl	80052e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GND_2_GPIO_Port, GND_2_Pin, GPIO_PIN_RESET);
 8003740:	2200      	movs	r2, #0
 8003742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003746:	48a2      	ldr	r0, [pc, #648]	; (80039d0 <main+0x2f0>)
 8003748:	f001 fdca 	bl	80052e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GND_3_GPIO_Port, GND_3_Pin, GPIO_PIN_RESET);
 800374c:	2200      	movs	r2, #0
 800374e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003752:	489f      	ldr	r0, [pc, #636]	; (80039d0 <main+0x2f0>)
 8003754:	f001 fdc4 	bl	80052e0 <HAL_GPIO_WritePin>

	// Start DMAs
	HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*) dma_2, FULL_BUFFER_SIZE);
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	499e      	ldr	r1, [pc, #632]	; (80039d4 <main+0x2f4>)
 800375c:	489e      	ldr	r0, [pc, #632]	; (80039d8 <main+0x2f8>)
 800375e:	f001 fed1 	bl	8005504 <HAL_I2S_Receive_DMA>
	HAL_I2S_Receive_DMA(&hi2s3, (uint16_t*) dma_3, FULL_BUFFER_SIZE);
 8003762:	2280      	movs	r2, #128	; 0x80
 8003764:	499d      	ldr	r1, [pc, #628]	; (80039dc <main+0x2fc>)
 8003766:	489e      	ldr	r0, [pc, #632]	; (80039e0 <main+0x300>)
 8003768:	f001 fecc 	bl	8005504 <HAL_I2S_Receive_DMA>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

#if USE_TEST_SIGNALS
		for (uint16_t i = 0; i < N_ACTUAL_SAMPLES; i++) {
 800376c:	2300      	movs	r3, #0
 800376e:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003772:	e034      	b.n	80037de <main+0xfe>
			left_2[i] = mic1[i];
 8003774:	f8b7 2206 	ldrh.w	r2, [r7, #518]	; 0x206
 8003778:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 800377c:	4999      	ldr	r1, [pc, #612]	; (80039e4 <main+0x304>)
 800377e:	0092      	lsls	r2, r2, #2
 8003780:	440a      	add	r2, r1
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	4998      	ldr	r1, [pc, #608]	; (80039e8 <main+0x308>)
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	601a      	str	r2, [r3, #0]
			left_3[i] = mic0[i];
 800378c:	f8b7 2206 	ldrh.w	r2, [r7, #518]	; 0x206
 8003790:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8003794:	4995      	ldr	r1, [pc, #596]	; (80039ec <main+0x30c>)
 8003796:	0092      	lsls	r2, r2, #2
 8003798:	440a      	add	r2, r1
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	4994      	ldr	r1, [pc, #592]	; (80039f0 <main+0x310>)
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	601a      	str	r2, [r3, #0]
			right_2[i] = mic2[i];
 80037a4:	f8b7 2206 	ldrh.w	r2, [r7, #518]	; 0x206
 80037a8:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 80037ac:	4991      	ldr	r1, [pc, #580]	; (80039f4 <main+0x314>)
 80037ae:	0092      	lsls	r2, r2, #2
 80037b0:	440a      	add	r2, r1
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	4990      	ldr	r1, [pc, #576]	; (80039f8 <main+0x318>)
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	601a      	str	r2, [r3, #0]
			right_3[i] = mic3[i];
 80037bc:	f8b7 2206 	ldrh.w	r2, [r7, #518]	; 0x206
 80037c0:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 80037c4:	498d      	ldr	r1, [pc, #564]	; (80039fc <main+0x31c>)
 80037c6:	0092      	lsls	r2, r2, #2
 80037c8:	440a      	add	r2, r1
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	498c      	ldr	r1, [pc, #560]	; (8003a00 <main+0x320>)
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	440b      	add	r3, r1
 80037d2:	601a      	str	r2, [r3, #0]
		for (uint16_t i = 0; i < N_ACTUAL_SAMPLES; i++) {
 80037d4:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 80037d8:	3301      	adds	r3, #1
 80037da:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 80037de:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 80037e2:	2b1f      	cmp	r3, #31
 80037e4:	d9c6      	bls.n	8003774 <main+0x94>
		}
#endif

		//HAL_Delay(100);
		processing = 1;
 80037e6:	4b87      	ldr	r3, [pc, #540]	; (8003a04 <main+0x324>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	701a      	strb	r2, [r3, #0]
		STOPCHRONO;
 80037ec:	4b86      	ldr	r3, [pc, #536]	; (8003a08 <main+0x328>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b85      	ldr	r3, [pc, #532]	; (8003a0c <main+0x32c>)
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	4883      	ldr	r0, [pc, #524]	; (8003a08 <main+0x328>)
 80037fa:	f003 fb30 	bl	8006e5e <HAL_TIM_Base_Stop>
 80037fe:	4882      	ldr	r0, [pc, #520]	; (8003a08 <main+0x328>)
 8003800:	f003 fade 	bl	8006dc0 <HAL_TIM_Base_Init>
 8003804:	4880      	ldr	r0, [pc, #512]	; (8003a08 <main+0x328>)
 8003806:	f003 fb06 	bl	8006e16 <HAL_TIM_Base_Start>
		/* Process the data through the CFFT/CIFFT module */

		arm_rfft_fast_init_f32(&S1, FFTSIZE);
 800380a:	2120      	movs	r1, #32
 800380c:	4880      	ldr	r0, [pc, #512]	; (8003a10 <main+0x330>)
 800380e:	f7ff fee9 	bl	80035e4 <arm_rfft_fast_init_f32>
		arm_rfft_fast_f32(&S1, left_2, left_2_f, ifftFlag);
 8003812:	4b80      	ldr	r3, [pc, #512]	; (8003a14 <main+0x334>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b2db      	uxtb	r3, r3
 8003818:	4a7f      	ldr	r2, [pc, #508]	; (8003a18 <main+0x338>)
 800381a:	4973      	ldr	r1, [pc, #460]	; (80039e8 <main+0x308>)
 800381c:	487c      	ldr	r0, [pc, #496]	; (8003a10 <main+0x330>)
 800381e:	f7ff fd82 	bl	8003326 <arm_rfft_fast_f32>
		arm_rfft_fast_init_f32(&S2, FFTSIZE);
 8003822:	2120      	movs	r1, #32
 8003824:	487d      	ldr	r0, [pc, #500]	; (8003a1c <main+0x33c>)
 8003826:	f7ff fedd 	bl	80035e4 <arm_rfft_fast_init_f32>
		arm_rfft_fast_f32(&S2, left_3, left_3_f, ifftFlag);
 800382a:	4b7a      	ldr	r3, [pc, #488]	; (8003a14 <main+0x334>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	b2db      	uxtb	r3, r3
 8003830:	4a7b      	ldr	r2, [pc, #492]	; (8003a20 <main+0x340>)
 8003832:	496f      	ldr	r1, [pc, #444]	; (80039f0 <main+0x310>)
 8003834:	4879      	ldr	r0, [pc, #484]	; (8003a1c <main+0x33c>)
 8003836:	f7ff fd76 	bl	8003326 <arm_rfft_fast_f32>
		arm_rfft_fast_init_f32(&S3, FFTSIZE);
 800383a:	2120      	movs	r1, #32
 800383c:	4879      	ldr	r0, [pc, #484]	; (8003a24 <main+0x344>)
 800383e:	f7ff fed1 	bl	80035e4 <arm_rfft_fast_init_f32>
		arm_rfft_fast_f32(&S3, right_2, right_2_f, ifftFlag);
 8003842:	4b74      	ldr	r3, [pc, #464]	; (8003a14 <main+0x334>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	b2db      	uxtb	r3, r3
 8003848:	4a77      	ldr	r2, [pc, #476]	; (8003a28 <main+0x348>)
 800384a:	496b      	ldr	r1, [pc, #428]	; (80039f8 <main+0x318>)
 800384c:	4875      	ldr	r0, [pc, #468]	; (8003a24 <main+0x344>)
 800384e:	f7ff fd6a 	bl	8003326 <arm_rfft_fast_f32>
		arm_rfft_fast_init_f32(&S4, FFTSIZE);
 8003852:	2120      	movs	r1, #32
 8003854:	4875      	ldr	r0, [pc, #468]	; (8003a2c <main+0x34c>)
 8003856:	f7ff fec5 	bl	80035e4 <arm_rfft_fast_init_f32>
		arm_rfft_fast_f32(&S4, right_3, right_3_f, ifftFlag);
 800385a:	4b6e      	ldr	r3, [pc, #440]	; (8003a14 <main+0x334>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b2db      	uxtb	r3, r3
 8003860:	4a73      	ldr	r2, [pc, #460]	; (8003a30 <main+0x350>)
 8003862:	4967      	ldr	r1, [pc, #412]	; (8003a00 <main+0x320>)
 8003864:	4871      	ldr	r0, [pc, #452]	; (8003a2c <main+0x34c>)
 8003866:	f7ff fd5e 	bl	8003326 <arm_rfft_fast_f32>

		STOPCHRONO;
 800386a:	4b67      	ldr	r3, [pc, #412]	; (8003a08 <main+0x328>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	461a      	mov	r2, r3
 8003872:	4b66      	ldr	r3, [pc, #408]	; (8003a0c <main+0x32c>)
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	4864      	ldr	r0, [pc, #400]	; (8003a08 <main+0x328>)
 8003878:	f003 faf1 	bl	8006e5e <HAL_TIM_Base_Stop>
 800387c:	4862      	ldr	r0, [pc, #392]	; (8003a08 <main+0x328>)
 800387e:	f003 fa9f 	bl	8006dc0 <HAL_TIM_Base_Init>
 8003882:	4861      	ldr	r0, [pc, #388]	; (8003a08 <main+0x328>)
 8003884:	f003 fac7 	bl	8006e16 <HAL_TIM_Base_Start>
		time_fft = time_us;
 8003888:	4b60      	ldr	r3, [pc, #384]	; (8003a0c <main+0x32c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	461a      	mov	r2, r3
 800388e:	4b69      	ldr	r3, [pc, #420]	; (8003a34 <main+0x354>)
 8003890:	601a      	str	r2, [r3, #0]

		// Matrix initialisation

		srcRows = nMic * 2;
 8003892:	4b69      	ldr	r3, [pc, #420]	; (8003a38 <main+0x358>)
 8003894:	2208      	movs	r2, #8
 8003896:	701a      	strb	r2, [r3, #0]
		srcColumns = 1;
 8003898:	4b68      	ldr	r3, [pc, #416]	; (8003a3c <main+0x35c>)
 800389a:	2201      	movs	r2, #1
 800389c:	701a      	strb	r2, [r3, #0]
		arm_mat_init_f32(&matXf, srcRows, srcColumns, vect_Xf);
 800389e:	4b66      	ldr	r3, [pc, #408]	; (8003a38 <main+0x358>)
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	b299      	uxth	r1, r3
 80038a4:	4b65      	ldr	r3, [pc, #404]	; (8003a3c <main+0x35c>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	4b65      	ldr	r3, [pc, #404]	; (8003a40 <main+0x360>)
 80038ac:	4865      	ldr	r0, [pc, #404]	; (8003a44 <main+0x364>)
 80038ae:	f7ff f92f 	bl	8002b10 <arm_mat_init_f32>

		srcRows = 1;
 80038b2:	4b61      	ldr	r3, [pc, #388]	; (8003a38 <main+0x358>)
 80038b4:	2201      	movs	r2, #1
 80038b6:	701a      	strb	r2, [r3, #0]
		srcColumns = nMic * 2;
 80038b8:	4b60      	ldr	r3, [pc, #384]	; (8003a3c <main+0x35c>)
 80038ba:	2208      	movs	r2, #8
 80038bc:	701a      	strb	r2, [r3, #0]
		arm_mat_init_f32(&matXfh, srcRows, srcColumns, vect_Xfh);
 80038be:	4b5e      	ldr	r3, [pc, #376]	; (8003a38 <main+0x358>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	b299      	uxth	r1, r3
 80038c4:	4b5d      	ldr	r3, [pc, #372]	; (8003a3c <main+0x35c>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	4b5f      	ldr	r3, [pc, #380]	; (8003a48 <main+0x368>)
 80038cc:	485f      	ldr	r0, [pc, #380]	; (8003a4c <main+0x36c>)
 80038ce:	f7ff f91f 	bl	8002b10 <arm_mat_init_f32>

		uint16_t f = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204
		float vect_interm_4[nMic*nMic];
		arm_matrix_instance_f32 mat_interm_3;
		arm_matrix_instance_f32 mat_interm_4;

		// Frequency bin processing
		for (f = 0; f < FFTSIZE-2; f += 2) {
 80038d8:	2300      	movs	r3, #0
 80038da:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204
 80038de:	e1c1      	b.n	8003c64 <main+0x584>
			 * Xf = [mic1_f_real, mic1_f_imag,
			 * 		 mic2_f_real, mic2_f_imag,
			 * 		 mic3_f_real, mic3_f_imag,
			 * 		 mic4_f_real, mic4_f_imag ]
			 */
			vect_Xf[0] = left_2_f[f];
 80038e0:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 80038e4:	4a4c      	ldr	r2, [pc, #304]	; (8003a18 <main+0x338>)
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a54      	ldr	r2, [pc, #336]	; (8003a40 <main+0x360>)
 80038ee:	6013      	str	r3, [r2, #0]
			vect_Xf[1] = left_2_f[f + 1];
 80038f0:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 80038f4:	3301      	adds	r3, #1
 80038f6:	4a48      	ldr	r2, [pc, #288]	; (8003a18 <main+0x338>)
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4413      	add	r3, r2
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a50      	ldr	r2, [pc, #320]	; (8003a40 <main+0x360>)
 8003900:	6053      	str	r3, [r2, #4]
			vect_Xf[2] = left_3_f[f];
 8003902:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003906:	4a46      	ldr	r2, [pc, #280]	; (8003a20 <main+0x340>)
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a4c      	ldr	r2, [pc, #304]	; (8003a40 <main+0x360>)
 8003910:	6093      	str	r3, [r2, #8]
			vect_Xf[3] = left_3_f[f + 1];
 8003912:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003916:	3301      	adds	r3, #1
 8003918:	4a41      	ldr	r2, [pc, #260]	; (8003a20 <main+0x340>)
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a47      	ldr	r2, [pc, #284]	; (8003a40 <main+0x360>)
 8003922:	60d3      	str	r3, [r2, #12]
			vect_Xf[4] = right_2_f[f];
 8003924:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003928:	4a3f      	ldr	r2, [pc, #252]	; (8003a28 <main+0x348>)
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a43      	ldr	r2, [pc, #268]	; (8003a40 <main+0x360>)
 8003932:	6113      	str	r3, [r2, #16]
			vect_Xf[5] = right_2_f[f + 1];
 8003934:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003938:	3301      	adds	r3, #1
 800393a:	4a3b      	ldr	r2, [pc, #236]	; (8003a28 <main+0x348>)
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4413      	add	r3, r2
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a3f      	ldr	r2, [pc, #252]	; (8003a40 <main+0x360>)
 8003944:	6153      	str	r3, [r2, #20]
			vect_Xf[6] = right_3_f[f];
 8003946:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 800394a:	4a39      	ldr	r2, [pc, #228]	; (8003a30 <main+0x350>)
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a3b      	ldr	r2, [pc, #236]	; (8003a40 <main+0x360>)
 8003954:	6193      	str	r3, [r2, #24]
			vect_Xf[7] = right_3_f[f + 1];
 8003956:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 800395a:	3301      	adds	r3, #1
 800395c:	4a34      	ldr	r2, [pc, #208]	; (8003a30 <main+0x350>)
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a36      	ldr	r2, [pc, #216]	; (8003a40 <main+0x360>)
 8003966:	61d3      	str	r3, [r2, #28]

			/*
			 * Xfh = Xfconj
			 */
			arm_cmplx_conj_f32(vect_Xf, vect_Xfh, nMic);
 8003968:	2204      	movs	r2, #4
 800396a:	4937      	ldr	r1, [pc, #220]	; (8003a48 <main+0x368>)
 800396c:	4834      	ldr	r0, [pc, #208]	; (8003a40 <main+0x360>)
 800396e:	f7fe ffb5 	bl	80028dc <arm_cmplx_conj_f32>


			srcRows = nMic;
 8003972:	4b31      	ldr	r3, [pc, #196]	; (8003a38 <main+0x358>)
 8003974:	2204      	movs	r2, #4
 8003976:	701a      	strb	r2, [r3, #0]
			srcColumns = nMic * 2;
 8003978:	4b30      	ldr	r3, [pc, #192]	; (8003a3c <main+0x35c>)
 800397a:	2208      	movs	r2, #8
 800397c:	701a      	strb	r2, [r3, #0]
			arm_mat_init_f32(&matR[f], srcRows, srcColumns, vect_R[f]);
 800397e:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	4a32      	ldr	r2, [pc, #200]	; (8003a50 <main+0x370>)
 8003986:	1898      	adds	r0, r3, r2
 8003988:	4b2b      	ldr	r3, [pc, #172]	; (8003a38 <main+0x358>)
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	b299      	uxth	r1, r3
 800398e:	4b2b      	ldr	r3, [pc, #172]	; (8003a3c <main+0x35c>)
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	b29c      	uxth	r4, r3
 8003994:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003998:	01db      	lsls	r3, r3, #7
 800399a:	4a2e      	ldr	r2, [pc, #184]	; (8003a54 <main+0x374>)
 800399c:	4413      	add	r3, r2
 800399e:	4622      	mov	r2, r4
 80039a0:	f7ff f8b6 	bl	8002b10 <arm_mat_init_f32>

			/*
			 * R = Xf*Xfconj
			 */
			status = arm_mat_cmplx_mult_f32(&matXf, &matXfh, &matR[f]);
 80039a4:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	4a29      	ldr	r2, [pc, #164]	; (8003a50 <main+0x370>)
 80039ac:	4413      	add	r3, r2
 80039ae:	461a      	mov	r2, r3
 80039b0:	4926      	ldr	r1, [pc, #152]	; (8003a4c <main+0x36c>)
 80039b2:	4824      	ldr	r0, [pc, #144]	; (8003a44 <main+0x364>)
 80039b4:	f7fe fff6 	bl	80029a4 <arm_mat_cmplx_mult_f32>
 80039b8:	4603      	mov	r3, r0
 80039ba:	461a      	mov	r2, r3
 80039bc:	4b26      	ldr	r3, [pc, #152]	; (8003a58 <main+0x378>)
 80039be:	701a      	strb	r2, [r3, #0]

			/*
			 * Rf_real = real(R)
			 * Rf_imag = imag(R)
			 */
			for(uint8_t i = 0; i < nMic - 1; i ++){
 80039c0:	2300      	movs	r3, #0
 80039c2:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
 80039c6:	e073      	b.n	8003ab0 <main+0x3d0>
 80039c8:	40020800 	.word	0x40020800
 80039cc:	40020000 	.word	0x40020000
 80039d0:	40020400 	.word	0x40020400
 80039d4:	20001558 	.word	0x20001558
 80039d8:	20001b94 	.word	0x20001b94
 80039dc:	20000248 	.word	0x20000248
 80039e0:	20001bdc 	.word	0x20001bdc
 80039e4:	20000080 	.word	0x20000080
 80039e8:	20001c48 	.word	0x20001c48
 80039ec:	20000000 	.word	0x20000000
 80039f0:	20001454 	.word	0x20001454
 80039f4:	20000100 	.word	0x20000100
 80039f8:	200017f4 	.word	0x200017f4
 80039fc:	20000180 	.word	0x20000180
 8003a00:	2000165c 	.word	0x2000165c
 8003a04:	2000022c 	.word	0x2000022c
 8003a08:	20001894 	.word	0x20001894
 8003a0c:	20001658 	.word	0x20001658
 8003a10:	2000143c 	.word	0x2000143c
 8003a14:	20000228 	.word	0x20000228
 8003a18:	200014d4 	.word	0x200014d4
 8003a1c:	20001874 	.word	0x20001874
 8003a20:	20001ab4 	.word	0x20001ab4
 8003a24:	20000230 	.word	0x20000230
 8003a28:	200013b8 	.word	0x200013b8
 8003a2c:	200017dc 	.word	0x200017dc
 8003a30:	20001934 	.word	0x20001934
 8003a34:	200013b0 	.word	0x200013b0
 8003a38:	20001554 	.word	0x20001554
 8003a3c:	200013b4 	.word	0x200013b4
 8003a40:	20001c28 	.word	0x20001c28
 8003a44:	2000188c 	.word	0x2000188c
 8003a48:	200018d4 	.word	0x200018d4
 8003a4c:	20000348 	.word	0x20000348
 8003a50:	200016dc 	.word	0x200016dc
 8003a54:	20000350 	.word	0x20000350
 8003a58:	20001c24 	.word	0x20001c24
				vect_Rf_real[i] = matR[f].pData[2*i];
 8003a5c:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003a60:	4a83      	ldr	r2, [pc, #524]	; (8003c70 <main+0x590>)
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4413      	add	r3, r2
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f897 2203 	ldrb.w	r2, [r7, #515]	; 0x203
 8003a6c:	00d2      	lsls	r2, r2, #3
 8003a6e:	441a      	add	r2, r3
 8003a70:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003a74:	6812      	ldr	r2, [r2, #0]
 8003a76:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	440b      	add	r3, r1
 8003a7e:	601a      	str	r2, [r3, #0]
				vect_Rf_imag[i] = matR[f].pData[2*i+1];
 8003a80:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003a84:	4a7a      	ldr	r2, [pc, #488]	; (8003c70 <main+0x590>)
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4413      	add	r3, r2
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	3304      	adds	r3, #4
 8003a94:	441a      	add	r2, r3
 8003a96:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003a9a:	6812      	ldr	r2, [r2, #0]
 8003a9c:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	601a      	str	r2, [r3, #0]
			for(uint8_t i = 0; i < nMic - 1; i ++){
 8003aa6:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003aaa:	3301      	adds	r3, #1
 8003aac:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
 8003ab0:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d9d1      	bls.n	8003a5c <main+0x37c>
			}

			arm_mat_init_f32(&mat_Rf_real, nMic, nMic, vect_Rf_real);
 8003ab8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003abc:	f507 70f4 	add.w	r0, r7, #488	; 0x1e8
 8003ac0:	2204      	movs	r2, #4
 8003ac2:	2104      	movs	r1, #4
 8003ac4:	f7ff f824 	bl	8002b10 <arm_mat_init_f32>
			arm_mat_init_f32(&mat_Rf_imag, nMic, nMic, vect_Rf_imag);
 8003ac8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003acc:	f507 70f0 	add.w	r0, r7, #480	; 0x1e0
 8003ad0:	2204      	movs	r2, #4
 8003ad2:	2104      	movs	r1, #4
 8003ad4:	f7ff f81c 	bl	8002b10 <arm_mat_init_f32>
			arm_mat_init_f32(&mat_Rf_real_inv, nMic, nMic, vect_Rf_real_inv);
 8003ad8:	463b      	mov	r3, r7
 8003ada:	f507 70fc 	add.w	r0, r7, #504	; 0x1f8
 8003ade:	2204      	movs	r2, #4
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	f7ff f815 	bl	8002b10 <arm_mat_init_f32>
			arm_mat_init_f32(&mat_Rf_imag_inv, nMic, nMic, vect_Rf_imag_inv);
 8003ae6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003aea:	f507 70f8 	add.w	r0, r7, #496	; 0x1f0
 8003aee:	2204      	movs	r2, #4
 8003af0:	2104      	movs	r1, #4
 8003af2:	f7ff f80d 	bl	8002b10 <arm_mat_init_f32>
			arm_mat_init_f32(&mat_interm_1, nMic, nMic, vect_interm_1);
 8003af6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003afa:	f507 70ec 	add.w	r0, r7, #472	; 0x1d8
 8003afe:	2204      	movs	r2, #4
 8003b00:	2104      	movs	r1, #4
 8003b02:	f7ff f805 	bl	8002b10 <arm_mat_init_f32>
			arm_mat_init_f32(&mat_interm_2, nMic, nMic, vect_interm_2);
 8003b06:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003b0a:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8003b0e:	2204      	movs	r2, #4
 8003b10:	2104      	movs	r1, #4
 8003b12:	f7fe fffd 	bl	8002b10 <arm_mat_init_f32>
			//Compute A^-1 and B^-1
			arm_mat_inverse_f32(&mat_Rf_real, &mat_Rf_real_inv);
 8003b16:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 8003b1a:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003b1e:	4611      	mov	r1, r2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff f80d 	bl	8002b40 <arm_mat_inverse_f32>
			arm_mat_inverse_f32(&mat_Rf_imag, &mat_Rf_imag_inv);
 8003b26:	f507 72f8 	add.w	r2, r7, #496	; 0x1f0
 8003b2a:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff f805 	bl	8002b40 <arm_mat_inverse_f32>
			/*
			 * Rinv = R^-1 = (A + B*A^-1*B)^-1 - i*(B + A*B^-1*A)^-1
			 */

			// interm_1 = B*A^-1
			arm_mat_mult_f32(&mat_Rf_imag, &mat_Rf_real_inv, &mat_interm_1);
 8003b36:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8003b3a:	f507 71fc 	add.w	r1, r7, #504	; 0x1f8
 8003b3e:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7ff f9c9 	bl	8002eda <arm_mat_mult_f32>

			// interm_2 = interm_1*B = B*A^-1*B
			arm_mat_mult_f32(&mat_interm_1, &mat_Rf_imag, &mat_interm_2);
 8003b48:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003b4c:	f507 71f0 	add.w	r1, r7, #480	; 0x1e0
 8003b50:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff f9c0 	bl	8002eda <arm_mat_mult_f32>

			// interm_1 = A+interm_2 = A + B*A^-1*B
			arm_mat_add_f32(&mat_Rf_real, &mat_interm_2, &mat_interm_1);
 8003b5a:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8003b5e:	f507 71e8 	add.w	r1, r7, #464	; 0x1d0
 8003b62:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe fee1 	bl	800292e <arm_mat_add_f32>

			// interm_2 = interm_1^-1 =(A + B*A^-1*B)^-1
			// this is the real part of the result
			arm_mat_inverse_f32(&mat_interm_1, &mat_interm_2);
 8003b6c:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8003b70:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003b74:	4611      	mov	r1, r2
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe ffe2 	bl	8002b40 <arm_mat_inverse_f32>

			// interm_3 = A*B^-1
			arm_mat_mult_f32(&mat_Rf_real, &mat_Rf_imag_inv, &mat_interm_3);
 8003b7c:	f507 72e4 	add.w	r2, r7, #456	; 0x1c8
 8003b80:	f507 71f8 	add.w	r1, r7, #496	; 0x1f0
 8003b84:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff f9a6 	bl	8002eda <arm_mat_mult_f32>

			// interm_4 = interm_3*A = A*B^-1*A
			arm_mat_mult_f32(&mat_interm_1, &mat_Rf_real, &mat_interm_4);
 8003b8e:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8003b92:	f507 71f4 	add.w	r1, r7, #488	; 0x1e8
 8003b96:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff f99d 	bl	8002eda <arm_mat_mult_f32>

			// interm_3 = B+interm_4 = B + A*B^-1*A
			arm_mat_add_f32(&mat_Rf_imag, &mat_interm_4, &mat_interm_3);
 8003ba0:	f507 72e4 	add.w	r2, r7, #456	; 0x1c8
 8003ba4:	f507 71e0 	add.w	r1, r7, #448	; 0x1c0
 8003ba8:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7fe febe 	bl	800292e <arm_mat_add_f32>

			// interm_4 = interm_3^-1 =(B + A*B^-1*A)^-1
			// this is the imag part of the result
			arm_mat_inverse_f32(&mat_interm_3, &mat_interm_4);
 8003bb2:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8003bb6:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe ffbf 	bl	8002b40 <arm_mat_inverse_f32>

			//arm_mat_inverse_f32(&matR[f], &matRinv[f]);

			for(uint8_t i = 0; i < nMic - 1; i ++){
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	f887 3202 	strb.w	r3, [r7, #514]	; 0x202
 8003bc8:	e02f      	b.n	8003c2a <main+0x54a>
				matRinv[f].pData[2*i] 	= vect_interm_2[i];
 8003bca:	f897 2202 	ldrb.w	r2, [r7, #514]	; 0x202
 8003bce:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003bd2:	4928      	ldr	r1, [pc, #160]	; (8003c74 <main+0x594>)
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	440b      	add	r3, r1
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f897 1202 	ldrb.w	r1, [r7, #514]	; 0x202
 8003bde:	00c9      	lsls	r1, r1, #3
 8003be0:	440b      	add	r3, r1
 8003be2:	0092      	lsls	r2, r2, #2
 8003be4:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8003be8:	440a      	add	r2, r1
 8003bea:	3ac8      	subs	r2, #200	; 0xc8
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	601a      	str	r2, [r3, #0]
				matRinv[f].pData[2*i+1] = -vect_interm_4[i];
 8003bf0:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bfa:	4413      	add	r3, r2
 8003bfc:	3b88      	subs	r3, #136	; 0x88
 8003bfe:	edd3 7a00 	vldr	s15, [r3]
 8003c02:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003c06:	4a1b      	ldr	r2, [pc, #108]	; (8003c74 <main+0x594>)
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4413      	add	r3, r2
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	3304      	adds	r3, #4
 8003c16:	4413      	add	r3, r2
 8003c18:	eef1 7a67 	vneg.f32	s15, s15
 8003c1c:	edc3 7a00 	vstr	s15, [r3]
			for(uint8_t i = 0; i < nMic - 1; i ++){
 8003c20:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003c24:	3301      	adds	r3, #1
 8003c26:	f887 3202 	strb.w	r3, [r7, #514]	; 0x202
 8003c2a:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d9cb      	bls.n	8003bca <main+0x4ea>
			}
			STOPCHRONO;
 8003c32:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <main+0x598>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c38:	461a      	mov	r2, r3
 8003c3a:	4b10      	ldr	r3, [pc, #64]	; (8003c7c <main+0x59c>)
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	480e      	ldr	r0, [pc, #56]	; (8003c78 <main+0x598>)
 8003c40:	f003 f90d 	bl	8006e5e <HAL_TIM_Base_Stop>
 8003c44:	480c      	ldr	r0, [pc, #48]	; (8003c78 <main+0x598>)
 8003c46:	f003 f8bb 	bl	8006dc0 <HAL_TIM_Base_Init>
 8003c4a:	480b      	ldr	r0, [pc, #44]	; (8003c78 <main+0x598>)
 8003c4c:	f003 f8e3 	bl	8006e16 <HAL_TIM_Base_Start>
			time_bin_process = time_us;
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <main+0x59c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b0a      	ldr	r3, [pc, #40]	; (8003c80 <main+0x5a0>)
 8003c58:	601a      	str	r2, [r3, #0]
		for (f = 0; f < FFTSIZE-2; f += 2) {
 8003c5a:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003c5e:	3302      	adds	r3, #2
 8003c60:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204
 8003c64:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8003c68:	2b1d      	cmp	r3, #29
 8003c6a:	f67f ae39 	bls.w	80038e0 <main+0x200>
	while (1) {
 8003c6e:	e57d      	b.n	800376c <main+0x8c>
 8003c70:	200016dc 	.word	0x200016dc
 8003c74:	200019b4 	.word	0x200019b4
 8003c78:	20001894 	.word	0x20001894
 8003c7c:	20001658 	.word	0x20001658
 8003c80:	20001438 	.word	0x20001438

08003c84 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b0ac      	sub	sp, #176	; 0xb0
 8003c88:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003c8a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003c8e:	2234      	movs	r2, #52	; 0x34
 8003c90:	2100      	movs	r1, #0
 8003c92:	4618      	mov	r0, r3
 8003c94:	f003 ff6a 	bl	8007b6c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003c98:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	605a      	str	r2, [r3, #4]
 8003ca2:	609a      	str	r2, [r3, #8]
 8003ca4:	60da      	str	r2, [r3, #12]
 8003ca6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8003ca8:	f107 030c 	add.w	r3, r7, #12
 8003cac:	225c      	movs	r2, #92	; 0x5c
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f003 ff5b 	bl	8007b6c <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	4b3c      	ldr	r3, [pc, #240]	; (8003dac <SystemClock_Config+0x128>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	4a3b      	ldr	r2, [pc, #236]	; (8003dac <SystemClock_Config+0x128>)
 8003cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc6:	4b39      	ldr	r3, [pc, #228]	; (8003dac <SystemClock_Config+0x128>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	607b      	str	r3, [r7, #4]
 8003cd6:	4b36      	ldr	r3, [pc, #216]	; (8003db0 <SystemClock_Config+0x12c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003cde:	4a34      	ldr	r2, [pc, #208]	; (8003db0 <SystemClock_Config+0x12c>)
 8003ce0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	4b32      	ldr	r3, [pc, #200]	; (8003db0 <SystemClock_Config+0x12c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003cee:	607b      	str	r3, [r7, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003cfc:	2310      	movs	r3, #16
 8003cfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d02:	2302      	movs	r3, #2
 8003d04:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLM = 16;
 8003d0e:	2310      	movs	r3, #16
 8003d10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8003d14:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003d18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003d1c:	2304      	movs	r3, #4
 8003d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8003d22:	2302      	movs	r3, #2
 8003d24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLR = 2;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003d2e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003d32:	4618      	mov	r0, r3
 8003d34:	f002 fdea 	bl	800690c <HAL_RCC_OscConfig>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <SystemClock_Config+0xbe>
		Error_Handler();
 8003d3e:	f000 f9ed 	bl	800411c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003d42:	230f      	movs	r3, #15
 8003d44:	66bb      	str	r3, [r7, #104]	; 0x68
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d46:	2302      	movs	r3, #2
 8003d48:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d52:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d54:	2300      	movs	r3, #0
 8003d56:	67bb      	str	r3, [r7, #120]	; 0x78

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003d58:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003d5c:	2102      	movs	r1, #2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f001 fdd2 	bl	8005908 <HAL_RCC_ClockConfig>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <SystemClock_Config+0xea>
		Error_Handler();
 8003d6a:	f000 f9d7 	bl	800411c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003d72:	23c0      	movs	r3, #192	; 0xc0
 8003d74:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8003d76:	2302      	movs	r3, #2
 8003d78:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8003d7a:	2310      	movs	r3, #16
 8003d7c:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003d7e:	2302      	movs	r3, #2
 8003d80:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8003d82:	2302      	movs	r3, #2
 8003d84:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLI2SDivQ = 1;
 8003d86:	2301      	movs	r3, #1
 8003d88:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8003d8e:	f107 030c 	add.w	r3, r7, #12
 8003d92:	4618      	mov	r0, r3
 8003d94:	f001 fed2 	bl	8005b3c <HAL_RCCEx_PeriphCLKConfig>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <SystemClock_Config+0x11e>
		Error_Handler();
 8003d9e:	f000 f9bd 	bl	800411c <Error_Handler>
	}
}
 8003da2:	bf00      	nop
 8003da4:	37b0      	adds	r7, #176	; 0xb0
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40023800 	.word	0x40023800
 8003db0:	40007000 	.word	0x40007000

08003db4 <MX_I2S2_Init>:
/**
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void) {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8003db8:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dba:	4a14      	ldr	r2, [pc, #80]	; (8003e0c <MX_I2S2_Init+0x58>)
 8003dbc:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8003dbe:	4b12      	ldr	r3, [pc, #72]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dc0:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003dc4:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8003dc6:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8003dcc:	4b0e      	ldr	r3, [pc, #56]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8003dd2:	4b0d      	ldr	r3, [pc, #52]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8003dd8:	4b0b      	ldr	r3, [pc, #44]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dda:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8003dde:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8003de0:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8003de6:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003dec:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK) {
 8003df2:	4805      	ldr	r0, [pc, #20]	; (8003e08 <MX_I2S2_Init+0x54>)
 8003df4:	f001 fa8e 	bl	8005314 <HAL_I2S_Init>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <MX_I2S2_Init+0x4e>
		Error_Handler();
 8003dfe:	f000 f98d 	bl	800411c <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8003e02:	bf00      	nop
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	20001b94 	.word	0x20001b94
 8003e0c:	40003800 	.word	0x40003800

08003e10 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 8003e14:	4b13      	ldr	r3, [pc, #76]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e16:	4a14      	ldr	r2, [pc, #80]	; (8003e68 <MX_I2S3_Init+0x58>)
 8003e18:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 8003e1a:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e1c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003e20:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8003e28:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8003e2e:	4b0d      	ldr	r3, [pc, #52]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e36:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8003e3a:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8003e42:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8003e4e:	4805      	ldr	r0, [pc, #20]	; (8003e64 <MX_I2S3_Init+0x54>)
 8003e50:	f001 fa60 	bl	8005314 <HAL_I2S_Init>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <MX_I2S3_Init+0x4e>
		Error_Handler();
 8003e5a:	f000 f95f 	bl	800411c <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	20001bdc 	.word	0x20001bdc
 8003e68:	40003c00 	.word	0x40003c00

08003e6c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003e72:	f107 0308 	add.w	r3, r7, #8
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003e80:	463b      	mov	r3, r7
 8003e82:	2200      	movs	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8003e88:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003e8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003e8e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 84;
 8003e90:	4b1b      	ldr	r3, [pc, #108]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003e92:	2254      	movs	r2, #84	; 0x54
 8003e94:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e96:	4b1a      	ldr	r3, [pc, #104]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xFFFFFFFF;
 8003e9c:	4b18      	ldr	r3, [pc, #96]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003e9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ea2:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ea4:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8003eb0:	4813      	ldr	r0, [pc, #76]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003eb2:	f002 ff85 	bl	8006dc0 <HAL_TIM_Base_Init>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <MX_TIM2_Init+0x54>
		Error_Handler();
 8003ebc:	f000 f92e 	bl	800411c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ec0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ec4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8003ec6:	f107 0308 	add.w	r3, r7, #8
 8003eca:	4619      	mov	r1, r3
 8003ecc:	480c      	ldr	r0, [pc, #48]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003ece:	f002 fff1 	bl	8006eb4 <HAL_TIM_ConfigClockSource>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <MX_TIM2_Init+0x70>
		Error_Handler();
 8003ed8:	f000 f920 	bl	800411c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003edc:	2300      	movs	r3, #0
 8003ede:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003ee4:	463b      	mov	r3, r7
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4805      	ldr	r0, [pc, #20]	; (8003f00 <MX_TIM2_Init+0x94>)
 8003eea:	f003 f9d5 	bl	8007298 <HAL_TIMEx_MasterConfigSynchronization>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8003ef4:	f000 f912 	bl	800411c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8003ef8:	bf00      	nop
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	20001894 	.word	0x20001894

08003f04 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003f08:	4b11      	ldr	r3, [pc, #68]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f0a:	4a12      	ldr	r2, [pc, #72]	; (8003f54 <MX_USART2_UART_Init+0x50>)
 8003f0c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003f0e:	4b10      	ldr	r3, [pc, #64]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f14:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f16:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003f28:	4b09      	ldr	r3, [pc, #36]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f2a:	220c      	movs	r2, #12
 8003f2c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f2e:	4b08      	ldr	r3, [pc, #32]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f34:	4b06      	ldr	r3, [pc, #24]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003f3a:	4805      	ldr	r0, [pc, #20]	; (8003f50 <MX_USART2_UART_Init+0x4c>)
 8003f3c:	f003 fa28 	bl	8007390 <HAL_UART_Init>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8003f46:	f000 f8e9 	bl	800411c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	200018f4 	.word	0x200018f4
 8003f54:	40004400 	.word	0x40004400

08003f58 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003f5e:	2300      	movs	r3, #0
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	4b10      	ldr	r3, [pc, #64]	; (8003fa4 <MX_DMA_Init+0x4c>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f66:	4a0f      	ldr	r2, [pc, #60]	; (8003fa4 <MX_DMA_Init+0x4c>)
 8003f68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f6e:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <MX_DMA_Init+0x4c>)
 8003f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f76:	607b      	str	r3, [r7, #4]
 8003f78:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	200b      	movs	r0, #11
 8003f80:	f000 fc77 	bl	8004872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003f84:	200b      	movs	r0, #11
 8003f86:	f000 fc90 	bl	80048aa <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	200e      	movs	r0, #14
 8003f90:	f000 fc6f 	bl	8004872 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003f94:	200e      	movs	r0, #14
 8003f96:	f000 fc88 	bl	80048aa <HAL_NVIC_EnableIRQ>

}
 8003f9a:	bf00      	nop
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40023800 	.word	0x40023800

08003fa8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08a      	sub	sp, #40	; 0x28
 8003fac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003fae:	f107 0314 	add.w	r3, r7, #20
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	605a      	str	r2, [r3, #4]
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	60da      	str	r2, [r3, #12]
 8003fbc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	4b51      	ldr	r3, [pc, #324]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc6:	4a50      	ldr	r2, [pc, #320]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fc8:	f043 0304 	orr.w	r3, r3, #4
 8003fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fce:	4b4e      	ldr	r3, [pc, #312]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	f003 0304 	and.w	r3, r3, #4
 8003fd6:	613b      	str	r3, [r7, #16]
 8003fd8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	4b4a      	ldr	r3, [pc, #296]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe2:	4a49      	ldr	r2, [pc, #292]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fea:	4b47      	ldr	r3, [pc, #284]	; (8004108 <MX_GPIO_Init+0x160>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	4b43      	ldr	r3, [pc, #268]	; (8004108 <MX_GPIO_Init+0x160>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	4a42      	ldr	r2, [pc, #264]	; (8004108 <MX_GPIO_Init+0x160>)
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	6313      	str	r3, [r2, #48]	; 0x30
 8004006:	4b40      	ldr	r3, [pc, #256]	; (8004108 <MX_GPIO_Init+0x160>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	60bb      	str	r3, [r7, #8]
 8004010:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	4b3c      	ldr	r3, [pc, #240]	; (8004108 <MX_GPIO_Init+0x160>)
 8004018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401a:	4a3b      	ldr	r2, [pc, #236]	; (8004108 <MX_GPIO_Init+0x160>)
 800401c:	f043 0302 	orr.w	r3, r3, #2
 8004020:	6313      	str	r3, [r2, #48]	; 0x30
 8004022:	4b39      	ldr	r3, [pc, #228]	; (8004108 <MX_GPIO_Init+0x160>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	607b      	str	r3, [r7, #4]
 800402c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | VCC_4_Pin, GPIO_PIN_RESET);
 800402e:	2200      	movs	r2, #0
 8004030:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8004034:	4835      	ldr	r0, [pc, #212]	; (800410c <MX_GPIO_Init+0x164>)
 8004036:	f001 f953 	bl	80052e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, VCC_3_Pin | VCC_2_Pin | VCC_1_Pin | GND_1_Pin,
 800403a:	2200      	movs	r2, #0
 800403c:	f44f 7158 	mov.w	r1, #864	; 0x360
 8004040:	4833      	ldr	r0, [pc, #204]	; (8004110 <MX_GPIO_Init+0x168>)
 8004042:	f001 f94d 	bl	80052e0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GND_2_Pin | GND_3_Pin, GPIO_PIN_RESET);
 8004046:	2200      	movs	r2, #0
 8004048:	f44f 7140 	mov.w	r1, #768	; 0x300
 800404c:	4831      	ldr	r0, [pc, #196]	; (8004114 <MX_GPIO_Init+0x16c>)
 800404e:	f001 f947 	bl	80052e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8004052:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004056:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004058:	4b2f      	ldr	r3, [pc, #188]	; (8004118 <MX_GPIO_Init+0x170>)
 800405a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405c:	2300      	movs	r3, #0
 800405e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004060:	f107 0314 	add.w	r3, r7, #20
 8004064:	4619      	mov	r1, r3
 8004066:	482a      	ldr	r0, [pc, #168]	; (8004110 <MX_GPIO_Init+0x168>)
 8004068:	f000 ffa8 	bl	8004fbc <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 800406c:	2320      	movs	r3, #32
 800406e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004070:	2301      	movs	r3, #1
 8004072:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004074:	2300      	movs	r3, #0
 8004076:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004078:	2300      	movs	r3, #0
 800407a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800407c:	f107 0314 	add.w	r3, r7, #20
 8004080:	4619      	mov	r1, r3
 8004082:	4822      	ldr	r0, [pc, #136]	; (800410c <MX_GPIO_Init+0x164>)
 8004084:	f000 ff9a 	bl	8004fbc <HAL_GPIO_Init>

	/*Configure GPIO pins : VCC_3_Pin VCC_2_Pin VCC_1_Pin */
	GPIO_InitStruct.Pin = VCC_3_Pin | VCC_2_Pin | VCC_1_Pin;
 8004088:	f44f 73b0 	mov.w	r3, #352	; 0x160
 800408c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800408e:	2301      	movs	r3, #1
 8004090:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004092:	2301      	movs	r3, #1
 8004094:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004096:	2300      	movs	r3, #0
 8004098:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800409a:	f107 0314 	add.w	r3, r7, #20
 800409e:	4619      	mov	r1, r3
 80040a0:	481b      	ldr	r0, [pc, #108]	; (8004110 <MX_GPIO_Init+0x168>)
 80040a2:	f000 ff8b 	bl	8004fbc <HAL_GPIO_Init>

	/*Configure GPIO pin : GND_1_Pin */
	GPIO_InitStruct.Pin = GND_1_Pin;
 80040a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ac:	2301      	movs	r3, #1
 80040ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b4:	2300      	movs	r3, #0
 80040b6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GND_1_GPIO_Port, &GPIO_InitStruct);
 80040b8:	f107 0314 	add.w	r3, r7, #20
 80040bc:	4619      	mov	r1, r3
 80040be:	4814      	ldr	r0, [pc, #80]	; (8004110 <MX_GPIO_Init+0x168>)
 80040c0:	f000 ff7c 	bl	8004fbc <HAL_GPIO_Init>

	/*Configure GPIO pin : VCC_4_Pin */
	GPIO_InitStruct.Pin = VCC_4_Pin;
 80040c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ca:	2301      	movs	r3, #1
 80040cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ce:	2301      	movs	r3, #1
 80040d0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d2:	2300      	movs	r3, #0
 80040d4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(VCC_4_GPIO_Port, &GPIO_InitStruct);
 80040d6:	f107 0314 	add.w	r3, r7, #20
 80040da:	4619      	mov	r1, r3
 80040dc:	480b      	ldr	r0, [pc, #44]	; (800410c <MX_GPIO_Init+0x164>)
 80040de:	f000 ff6d 	bl	8004fbc <HAL_GPIO_Init>

	/*Configure GPIO pins : GND_2_Pin GND_3_Pin */
	GPIO_InitStruct.Pin = GND_2_Pin | GND_3_Pin;
 80040e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040e8:	2301      	movs	r3, #1
 80040ea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040f0:	2300      	movs	r3, #0
 80040f2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f4:	f107 0314 	add.w	r3, r7, #20
 80040f8:	4619      	mov	r1, r3
 80040fa:	4806      	ldr	r0, [pc, #24]	; (8004114 <MX_GPIO_Init+0x16c>)
 80040fc:	f000 ff5e 	bl	8004fbc <HAL_GPIO_Init>

}
 8004100:	bf00      	nop
 8004102:	3728      	adds	r7, #40	; 0x28
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40023800 	.word	0x40023800
 800410c:	40020000 	.word	0x40020000
 8004110:	40020800 	.word	0x40020800
 8004114:	40020400 	.word	0x40020400
 8004118:	10210000 	.word	0x10210000

0800411c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
	...

0800412c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004132:	2300      	movs	r3, #0
 8004134:	607b      	str	r3, [r7, #4]
 8004136:	4b10      	ldr	r3, [pc, #64]	; (8004178 <HAL_MspInit+0x4c>)
 8004138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413a:	4a0f      	ldr	r2, [pc, #60]	; (8004178 <HAL_MspInit+0x4c>)
 800413c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004140:	6453      	str	r3, [r2, #68]	; 0x44
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <HAL_MspInit+0x4c>)
 8004144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800414a:	607b      	str	r3, [r7, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800414e:	2300      	movs	r3, #0
 8004150:	603b      	str	r3, [r7, #0]
 8004152:	4b09      	ldr	r3, [pc, #36]	; (8004178 <HAL_MspInit+0x4c>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	4a08      	ldr	r2, [pc, #32]	; (8004178 <HAL_MspInit+0x4c>)
 8004158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800415c:	6413      	str	r3, [r2, #64]	; 0x40
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_MspInit+0x4c>)
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800416a:	2007      	movs	r0, #7
 800416c:	f000 fb76 	bl	800485c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004170:	bf00      	nop
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40023800 	.word	0x40023800

0800417c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b08e      	sub	sp, #56	; 0x38
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	605a      	str	r2, [r3, #4]
 800418e:	609a      	str	r2, [r3, #8]
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a90      	ldr	r2, [pc, #576]	; (80043dc <HAL_I2S_MspInit+0x260>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d17b      	bne.n	8004296 <HAL_I2S_MspInit+0x11a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800419e:	2300      	movs	r3, #0
 80041a0:	623b      	str	r3, [r7, #32]
 80041a2:	4b8f      	ldr	r3, [pc, #572]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	4a8e      	ldr	r2, [pc, #568]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041ac:	6413      	str	r3, [r2, #64]	; 0x40
 80041ae:	4b8c      	ldr	r3, [pc, #560]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041b6:	623b      	str	r3, [r7, #32]
 80041b8:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	4b88      	ldr	r3, [pc, #544]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c2:	4a87      	ldr	r2, [pc, #540]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041c4:	f043 0304 	orr.w	r3, r3, #4
 80041c8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ca:	4b85      	ldr	r3, [pc, #532]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	61fb      	str	r3, [r7, #28]
 80041d4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	61bb      	str	r3, [r7, #24]
 80041da:	4b81      	ldr	r3, [pc, #516]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	4a80      	ldr	r2, [pc, #512]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041e0:	f043 0302 	orr.w	r3, r3, #2
 80041e4:	6313      	str	r3, [r2, #48]	; 0x30
 80041e6:	4b7e      	ldr	r3, [pc, #504]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	61bb      	str	r3, [r7, #24]
 80041f0:	69bb      	ldr	r3, [r7, #24]
    /**I2S2 GPIO Configuration    
    PC1     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80041f2:	2302      	movs	r3, #2
 80041f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f6:	2302      	movs	r3, #2
 80041f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fa:	2300      	movs	r3, #0
 80041fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041fe:	2300      	movs	r3, #0
 8004200:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8004202:	2307      	movs	r3, #7
 8004204:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800420a:	4619      	mov	r1, r3
 800420c:	4875      	ldr	r0, [pc, #468]	; (80043e4 <HAL_I2S_MspInit+0x268>)
 800420e:	f000 fed5 	bl	8004fbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8004212:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004216:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004218:	2302      	movs	r3, #2
 800421a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421c:	2300      	movs	r3, #0
 800421e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004220:	2300      	movs	r3, #0
 8004222:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004224:	2305      	movs	r3, #5
 8004226:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004228:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800422c:	4619      	mov	r1, r3
 800422e:	486e      	ldr	r0, [pc, #440]	; (80043e8 <HAL_I2S_MspInit+0x26c>)
 8004230:	f000 fec4 	bl	8004fbc <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004234:	4b6d      	ldr	r3, [pc, #436]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004236:	4a6e      	ldr	r2, [pc, #440]	; (80043f0 <HAL_I2S_MspInit+0x274>)
 8004238:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800423a:	4b6c      	ldr	r3, [pc, #432]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800423c:	2200      	movs	r2, #0
 800423e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004240:	4b6a      	ldr	r3, [pc, #424]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004242:	2200      	movs	r2, #0
 8004244:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004246:	4b69      	ldr	r3, [pc, #420]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004248:	2200      	movs	r2, #0
 800424a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800424c:	4b67      	ldr	r3, [pc, #412]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800424e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004252:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004254:	4b65      	ldr	r3, [pc, #404]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004256:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800425a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800425c:	4b63      	ldr	r3, [pc, #396]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800425e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004262:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8004264:	4b61      	ldr	r3, [pc, #388]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004266:	f44f 7280 	mov.w	r2, #256	; 0x100
 800426a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800426c:	4b5f      	ldr	r3, [pc, #380]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800426e:	2200      	movs	r2, #0
 8004270:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004272:	4b5e      	ldr	r3, [pc, #376]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004274:	2200      	movs	r2, #0
 8004276:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004278:	485c      	ldr	r0, [pc, #368]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800427a:	f000 fb31 	bl	80048e0 <HAL_DMA_Init>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8004284:	f7ff ff4a 	bl	800411c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a58      	ldr	r2, [pc, #352]	; (80043ec <HAL_I2S_MspInit+0x270>)
 800428c:	63da      	str	r2, [r3, #60]	; 0x3c
 800428e:	4a57      	ldr	r2, [pc, #348]	; (80043ec <HAL_I2S_MspInit+0x270>)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004294:	e09e      	b.n	80043d4 <HAL_I2S_MspInit+0x258>
  else if(hi2s->Instance==SPI3)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a56      	ldr	r2, [pc, #344]	; (80043f4 <HAL_I2S_MspInit+0x278>)
 800429c:	4293      	cmp	r3, r2
 800429e:	f040 8099 	bne.w	80043d4 <HAL_I2S_MspInit+0x258>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042a2:	2300      	movs	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	4a4d      	ldr	r2, [pc, #308]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042b0:	6413      	str	r3, [r2, #64]	; 0x40
 80042b2:	4b4b      	ldr	r3, [pc, #300]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042ba:	617b      	str	r3, [r7, #20]
 80042bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042be:	2300      	movs	r3, #0
 80042c0:	613b      	str	r3, [r7, #16]
 80042c2:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c6:	4a46      	ldr	r2, [pc, #280]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042c8:	f043 0301 	orr.w	r3, r3, #1
 80042cc:	6313      	str	r3, [r2, #48]	; 0x30
 80042ce:	4b44      	ldr	r3, [pc, #272]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	613b      	str	r3, [r7, #16]
 80042d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042da:	2300      	movs	r3, #0
 80042dc:	60fb      	str	r3, [r7, #12]
 80042de:	4b40      	ldr	r3, [pc, #256]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e2:	4a3f      	ldr	r2, [pc, #252]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042e4:	f043 0302 	orr.w	r3, r3, #2
 80042e8:	6313      	str	r3, [r2, #48]	; 0x30
 80042ea:	4b3d      	ldr	r3, [pc, #244]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	60fb      	str	r3, [r7, #12]
 80042f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042f6:	2300      	movs	r3, #0
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	4b39      	ldr	r3, [pc, #228]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fe:	4a38      	ldr	r2, [pc, #224]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 8004300:	f043 0304 	orr.w	r3, r3, #4
 8004304:	6313      	str	r3, [r2, #48]	; 0x30
 8004306:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <HAL_I2S_MspInit+0x264>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	60bb      	str	r3, [r7, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004312:	2310      	movs	r3, #16
 8004314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004316:	2302      	movs	r3, #2
 8004318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431e:	2300      	movs	r3, #0
 8004320:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004322:	2306      	movs	r3, #6
 8004324:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800432a:	4619      	mov	r1, r3
 800432c:	4832      	ldr	r0, [pc, #200]	; (80043f8 <HAL_I2S_MspInit+0x27c>)
 800432e:	f000 fe45 	bl	8004fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004332:	2301      	movs	r3, #1
 8004334:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004336:	2302      	movs	r3, #2
 8004338:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433a:	2300      	movs	r3, #0
 800433c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800433e:	2300      	movs	r3, #0
 8004340:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004342:	2307      	movs	r3, #7
 8004344:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800434a:	4619      	mov	r1, r3
 800434c:	4826      	ldr	r0, [pc, #152]	; (80043e8 <HAL_I2S_MspInit+0x26c>)
 800434e:	f000 fe35 	bl	8004fbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004356:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004358:	2302      	movs	r3, #2
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435c:	2300      	movs	r3, #0
 800435e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004360:	2300      	movs	r3, #0
 8004362:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004364:	2306      	movs	r3, #6
 8004366:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800436c:	4619      	mov	r1, r3
 800436e:	481d      	ldr	r0, [pc, #116]	; (80043e4 <HAL_I2S_MspInit+0x268>)
 8004370:	f000 fe24 	bl	8004fbc <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8004374:	4b21      	ldr	r3, [pc, #132]	; (80043fc <HAL_I2S_MspInit+0x280>)
 8004376:	4a22      	ldr	r2, [pc, #136]	; (8004400 <HAL_I2S_MspInit+0x284>)
 8004378:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800437a:	4b20      	ldr	r3, [pc, #128]	; (80043fc <HAL_I2S_MspInit+0x280>)
 800437c:	2200      	movs	r2, #0
 800437e:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004380:	4b1e      	ldr	r3, [pc, #120]	; (80043fc <HAL_I2S_MspInit+0x280>)
 8004382:	2200      	movs	r2, #0
 8004384:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004386:	4b1d      	ldr	r3, [pc, #116]	; (80043fc <HAL_I2S_MspInit+0x280>)
 8004388:	2200      	movs	r2, #0
 800438a:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800438c:	4b1b      	ldr	r3, [pc, #108]	; (80043fc <HAL_I2S_MspInit+0x280>)
 800438e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004392:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004394:	4b19      	ldr	r3, [pc, #100]	; (80043fc <HAL_I2S_MspInit+0x280>)
 8004396:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800439a:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800439c:	4b17      	ldr	r3, [pc, #92]	; (80043fc <HAL_I2S_MspInit+0x280>)
 800439e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80043a2:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 80043a4:	4b15      	ldr	r3, [pc, #84]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043aa:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80043ac:	4b13      	ldr	r3, [pc, #76]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043b2:	4b12      	ldr	r3, [pc, #72]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80043b8:	4810      	ldr	r0, [pc, #64]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043ba:	f000 fa91 	bl	80048e0 <HAL_DMA_Init>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_I2S_MspInit+0x24c>
      Error_Handler();
 80043c4:	f7ff feaa 	bl	800411c <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a0c      	ldr	r2, [pc, #48]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80043ce:	4a0b      	ldr	r2, [pc, #44]	; (80043fc <HAL_I2S_MspInit+0x280>)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80043d4:	bf00      	nop
 80043d6:	3738      	adds	r7, #56	; 0x38
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	40003800 	.word	0x40003800
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40020800 	.word	0x40020800
 80043e8:	40020400 	.word	0x40020400
 80043ec:	20001350 	.word	0x20001350
 80043f0:	40026058 	.word	0x40026058
 80043f4:	40003c00 	.word	0x40003c00
 80043f8:	40020000 	.word	0x40020000
 80043fc:	20001b34 	.word	0x20001b34
 8004400:	40026010 	.word	0x40026010

08004404 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004414:	d10d      	bne.n	8004432 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004416:	2300      	movs	r3, #0
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	4b09      	ldr	r3, [pc, #36]	; (8004440 <HAL_TIM_Base_MspInit+0x3c>)
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	4a08      	ldr	r2, [pc, #32]	; (8004440 <HAL_TIM_Base_MspInit+0x3c>)
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	6413      	str	r3, [r2, #64]	; 0x40
 8004426:	4b06      	ldr	r3, [pc, #24]	; (8004440 <HAL_TIM_Base_MspInit+0x3c>)
 8004428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004432:	bf00      	nop
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800

08004444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08a      	sub	sp, #40	; 0x28
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800444c:	f107 0314 	add.w	r3, r7, #20
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	609a      	str	r2, [r3, #8]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a19      	ldr	r2, [pc, #100]	; (80044c8 <HAL_UART_MspInit+0x84>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d12b      	bne.n	80044be <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004466:	2300      	movs	r3, #0
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	4b18      	ldr	r3, [pc, #96]	; (80044cc <HAL_UART_MspInit+0x88>)
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	4a17      	ldr	r2, [pc, #92]	; (80044cc <HAL_UART_MspInit+0x88>)
 8004470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004474:	6413      	str	r3, [r2, #64]	; 0x40
 8004476:	4b15      	ldr	r3, [pc, #84]	; (80044cc <HAL_UART_MspInit+0x88>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447e:	613b      	str	r3, [r7, #16]
 8004480:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	4b11      	ldr	r3, [pc, #68]	; (80044cc <HAL_UART_MspInit+0x88>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800448a:	4a10      	ldr	r2, [pc, #64]	; (80044cc <HAL_UART_MspInit+0x88>)
 800448c:	f043 0301 	orr.w	r3, r3, #1
 8004490:	6313      	str	r3, [r2, #48]	; 0x30
 8004492:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <HAL_UART_MspInit+0x88>)
 8004494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800449e:	230c      	movs	r3, #12
 80044a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a2:	2302      	movs	r3, #2
 80044a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a6:	2300      	movs	r3, #0
 80044a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044aa:	2303      	movs	r3, #3
 80044ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044ae:	2307      	movs	r3, #7
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044b2:	f107 0314 	add.w	r3, r7, #20
 80044b6:	4619      	mov	r1, r3
 80044b8:	4805      	ldr	r0, [pc, #20]	; (80044d0 <HAL_UART_MspInit+0x8c>)
 80044ba:	f000 fd7f 	bl	8004fbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80044be:	bf00      	nop
 80044c0:	3728      	adds	r7, #40	; 0x28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40004400 	.word	0x40004400
 80044cc:	40023800 	.word	0x40023800
 80044d0:	40020000 	.word	0x40020000

080044d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80044d8:	bf00      	nop
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044e2:	b480      	push	{r7}
 80044e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044e6:	e7fe      	b.n	80044e6 <HardFault_Handler+0x4>

080044e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044ec:	e7fe      	b.n	80044ec <MemManage_Handler+0x4>

080044ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044ee:	b480      	push	{r7}
 80044f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044f2:	e7fe      	b.n	80044f2 <BusFault_Handler+0x4>

080044f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044f8:	e7fe      	b.n	80044f8 <UsageFault_Handler+0x4>

080044fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044fa:	b480      	push	{r7}
 80044fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044fe:	bf00      	nop
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004508:	b480      	push	{r7}
 800450a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800450c:	bf00      	nop
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800451a:	bf00      	nop
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004528:	f000 f8a8 	bl	800467c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800452c:	bf00      	nop
 800452e:	bd80      	pop	{r7, pc}

08004530 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8004534:	4802      	ldr	r0, [pc, #8]	; (8004540 <DMA1_Stream0_IRQHandler+0x10>)
 8004536:	f000 fad9 	bl	8004aec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20001b34 	.word	0x20001b34

08004544 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004548:	4802      	ldr	r0, [pc, #8]	; (8004554 <DMA1_Stream3_IRQHandler+0x10>)
 800454a:	f000 facf 	bl	8004aec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20001350 	.word	0x20001350

08004558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800455c:	4b08      	ldr	r3, [pc, #32]	; (8004580 <SystemInit+0x28>)
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004562:	4a07      	ldr	r2, [pc, #28]	; (8004580 <SystemInit+0x28>)
 8004564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800456c:	4b04      	ldr	r3, [pc, #16]	; (8004580 <SystemInit+0x28>)
 800456e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004572:	609a      	str	r2, [r3, #8]
#endif
}
 8004574:	bf00      	nop
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	e000ed00 	.word	0xe000ed00

08004584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80045bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004588:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800458a:	e003      	b.n	8004594 <LoopCopyDataInit>

0800458c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800458e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004590:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004592:	3104      	adds	r1, #4

08004594 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004594:	480b      	ldr	r0, [pc, #44]	; (80045c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004596:	4b0c      	ldr	r3, [pc, #48]	; (80045c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004598:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800459a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800459c:	d3f6      	bcc.n	800458c <CopyDataInit>
  ldr  r2, =_sbss
 800459e:	4a0b      	ldr	r2, [pc, #44]	; (80045cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80045a0:	e002      	b.n	80045a8 <LoopFillZerobss>

080045a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80045a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80045a4:	f842 3b04 	str.w	r3, [r2], #4

080045a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80045a8:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80045aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80045ac:	d3f9      	bcc.n	80045a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80045ae:	f7ff ffd3 	bl	8004558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045b2:	f003 fab7 	bl	8007b24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045b6:	f7ff f893 	bl	80036e0 <main>
  bx  lr    
 80045ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80045bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80045c0:	0802502c 	.word	0x0802502c
  ldr  r0, =_sdata
 80045c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80045c8:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 80045cc:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 80045d0:	20001ccc 	.word	0x20001ccc

080045d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80045d4:	e7fe      	b.n	80045d4 <ADC_IRQHandler>
	...

080045d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80045dc:	4b0e      	ldr	r3, [pc, #56]	; (8004618 <HAL_Init+0x40>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a0d      	ldr	r2, [pc, #52]	; (8004618 <HAL_Init+0x40>)
 80045e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80045e8:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_Init+0x40>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a0a      	ldr	r2, [pc, #40]	; (8004618 <HAL_Init+0x40>)
 80045ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045f4:	4b08      	ldr	r3, [pc, #32]	; (8004618 <HAL_Init+0x40>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a07      	ldr	r2, [pc, #28]	; (8004618 <HAL_Init+0x40>)
 80045fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004600:	2003      	movs	r0, #3
 8004602:	f000 f92b 	bl	800485c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004606:	2000      	movs	r0, #0
 8004608:	f000 f808 	bl	800461c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800460c:	f7ff fd8e 	bl	800412c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40023c00 	.word	0x40023c00

0800461c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004624:	4b12      	ldr	r3, [pc, #72]	; (8004670 <HAL_InitTick+0x54>)
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	4b12      	ldr	r3, [pc, #72]	; (8004674 <HAL_InitTick+0x58>)
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	4619      	mov	r1, r3
 800462e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004632:	fbb3 f3f1 	udiv	r3, r3, r1
 8004636:	fbb2 f3f3 	udiv	r3, r2, r3
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f943 	bl	80048c6 <HAL_SYSTICK_Config>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e00e      	b.n	8004668 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b0f      	cmp	r3, #15
 800464e:	d80a      	bhi.n	8004666 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004650:	2200      	movs	r2, #0
 8004652:	6879      	ldr	r1, [r7, #4]
 8004654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004658:	f000 f90b 	bl	8004872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800465c:	4a06      	ldr	r2, [pc, #24]	; (8004678 <HAL_InitTick+0x5c>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	e000      	b.n	8004668 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
}
 8004668:	4618      	mov	r0, r3
 800466a:	3708      	adds	r7, #8
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20000200 	.word	0x20000200
 8004674:	20000208 	.word	0x20000208
 8004678:	20000204 	.word	0x20000204

0800467c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004680:	4b06      	ldr	r3, [pc, #24]	; (800469c <HAL_IncTick+0x20>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	461a      	mov	r2, r3
 8004686:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <HAL_IncTick+0x24>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4413      	add	r3, r2
 800468c:	4a04      	ldr	r2, [pc, #16]	; (80046a0 <HAL_IncTick+0x24>)
 800468e:	6013      	str	r3, [r2, #0]
}
 8004690:	bf00      	nop
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	20000208 	.word	0x20000208
 80046a0:	20001cc8 	.word	0x20001cc8

080046a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
  return uwTick;
 80046a8:	4b03      	ldr	r3, [pc, #12]	; (80046b8 <HAL_GetTick+0x14>)
 80046aa:	681b      	ldr	r3, [r3, #0]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	20001cc8 	.word	0x20001cc8

080046bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f003 0307 	and.w	r3, r3, #7
 80046ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046cc:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <__NVIC_SetPriorityGrouping+0x44>)
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046d2:	68ba      	ldr	r2, [r7, #8]
 80046d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80046d8:	4013      	ands	r3, r2
 80046da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80046e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046ee:	4a04      	ldr	r2, [pc, #16]	; (8004700 <__NVIC_SetPriorityGrouping+0x44>)
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	60d3      	str	r3, [r2, #12]
}
 80046f4:	bf00      	nop
 80046f6:	3714      	adds	r7, #20
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	e000ed00 	.word	0xe000ed00

08004704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <__NVIC_GetPriorityGrouping+0x18>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	0a1b      	lsrs	r3, r3, #8
 800470e:	f003 0307 	and.w	r3, r3, #7
}
 8004712:	4618      	mov	r0, r3
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	e000ed00 	.word	0xe000ed00

08004720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800472a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800472e:	2b00      	cmp	r3, #0
 8004730:	db0b      	blt.n	800474a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	f003 021f 	and.w	r2, r3, #31
 8004738:	4907      	ldr	r1, [pc, #28]	; (8004758 <__NVIC_EnableIRQ+0x38>)
 800473a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	2001      	movs	r0, #1
 8004742:	fa00 f202 	lsl.w	r2, r0, r2
 8004746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800474a:	bf00      	nop
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	e000e100 	.word	0xe000e100

0800475c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	4603      	mov	r3, r0
 8004764:	6039      	str	r1, [r7, #0]
 8004766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476c:	2b00      	cmp	r3, #0
 800476e:	db0a      	blt.n	8004786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	b2da      	uxtb	r2, r3
 8004774:	490c      	ldr	r1, [pc, #48]	; (80047a8 <__NVIC_SetPriority+0x4c>)
 8004776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800477a:	0112      	lsls	r2, r2, #4
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	440b      	add	r3, r1
 8004780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004784:	e00a      	b.n	800479c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	b2da      	uxtb	r2, r3
 800478a:	4908      	ldr	r1, [pc, #32]	; (80047ac <__NVIC_SetPriority+0x50>)
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	3b04      	subs	r3, #4
 8004794:	0112      	lsls	r2, r2, #4
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	440b      	add	r3, r1
 800479a:	761a      	strb	r2, [r3, #24]
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr
 80047a8:	e000e100 	.word	0xe000e100
 80047ac:	e000ed00 	.word	0xe000ed00

080047b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b089      	sub	sp, #36	; 0x24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f1c3 0307 	rsb	r3, r3, #7
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	bf28      	it	cs
 80047ce:	2304      	movcs	r3, #4
 80047d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	3304      	adds	r3, #4
 80047d6:	2b06      	cmp	r3, #6
 80047d8:	d902      	bls.n	80047e0 <NVIC_EncodePriority+0x30>
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	3b03      	subs	r3, #3
 80047de:	e000      	b.n	80047e2 <NVIC_EncodePriority+0x32>
 80047e0:	2300      	movs	r3, #0
 80047e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	fa02 f303 	lsl.w	r3, r2, r3
 80047ee:	43da      	mvns	r2, r3
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	401a      	ands	r2, r3
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004802:	43d9      	mvns	r1, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004808:	4313      	orrs	r3, r2
         );
}
 800480a:	4618      	mov	r0, r3
 800480c:	3724      	adds	r7, #36	; 0x24
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
	...

08004818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3b01      	subs	r3, #1
 8004824:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004828:	d301      	bcc.n	800482e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800482a:	2301      	movs	r3, #1
 800482c:	e00f      	b.n	800484e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800482e:	4a0a      	ldr	r2, [pc, #40]	; (8004858 <SysTick_Config+0x40>)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3b01      	subs	r3, #1
 8004834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004836:	210f      	movs	r1, #15
 8004838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800483c:	f7ff ff8e 	bl	800475c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004840:	4b05      	ldr	r3, [pc, #20]	; (8004858 <SysTick_Config+0x40>)
 8004842:	2200      	movs	r2, #0
 8004844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004846:	4b04      	ldr	r3, [pc, #16]	; (8004858 <SysTick_Config+0x40>)
 8004848:	2207      	movs	r2, #7
 800484a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	e000e010 	.word	0xe000e010

0800485c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff ff29 	bl	80046bc <__NVIC_SetPriorityGrouping>
}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004872:	b580      	push	{r7, lr}
 8004874:	b086      	sub	sp, #24
 8004876:	af00      	add	r7, sp, #0
 8004878:	4603      	mov	r3, r0
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004884:	f7ff ff3e 	bl	8004704 <__NVIC_GetPriorityGrouping>
 8004888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	6978      	ldr	r0, [r7, #20]
 8004890:	f7ff ff8e 	bl	80047b0 <NVIC_EncodePriority>
 8004894:	4602      	mov	r2, r0
 8004896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f7ff ff5d 	bl	800475c <__NVIC_SetPriority>
}
 80048a2:	bf00      	nop
 80048a4:	3718      	adds	r7, #24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b082      	sub	sp, #8
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	4603      	mov	r3, r0
 80048b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff ff31 	bl	8004720 <__NVIC_EnableIRQ>
}
 80048be:	bf00      	nop
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}

080048c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b082      	sub	sp, #8
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7ff ffa2 	bl	8004818 <SysTick_Config>
 80048d4:	4603      	mov	r3, r0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80048ec:	f7ff feda 	bl	80046a4 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e099      	b.n	8004a30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800491c:	e00f      	b.n	800493e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800491e:	f7ff fec1 	bl	80046a4 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b05      	cmp	r3, #5
 800492a:	d908      	bls.n	800493e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2203      	movs	r2, #3
 8004936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e078      	b.n	8004a30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1e8      	bne.n	800491e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4b38      	ldr	r3, [pc, #224]	; (8004a38 <HAL_DMA_Init+0x158>)
 8004958:	4013      	ands	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800496a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004976:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004982:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004994:	2b04      	cmp	r3, #4
 8004996:	d107      	bne.n	80049a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a0:	4313      	orrs	r3, r2
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0307 	bic.w	r3, r3, #7
 80049be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	d117      	bne.n	8004a02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	4313      	orrs	r3, r2
 80049da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00e      	beq.n	8004a02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 fa6f 	bl	8004ec8 <DMA_CheckFifoParam>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2240      	movs	r2, #64	; 0x40
 80049f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80049fe:	2301      	movs	r3, #1
 8004a00:	e016      	b.n	8004a30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 fa26 	bl	8004e5c <DMA_CalcBaseAndBitshift>
 8004a10:	4603      	mov	r3, r0
 8004a12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a18:	223f      	movs	r2, #63	; 0x3f
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	f010803f 	.word	0xf010803f

08004a3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_DMA_Start_IT+0x26>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e040      	b.n	8004ae4 <HAL_DMA_Start_IT+0xa8>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d12f      	bne.n	8004ad6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2202      	movs	r2, #2
 8004a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2200      	movs	r2, #0
 8004a82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f9b8 	bl	8004e00 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a94:	223f      	movs	r2, #63	; 0x3f
 8004a96:	409a      	lsls	r2, r3
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0216 	orr.w	r2, r2, #22
 8004aaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d007      	beq.n	8004ac4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0208 	orr.w	r2, r2, #8
 8004ac2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	e005      	b.n	8004ae2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ade:	2302      	movs	r3, #2
 8004ae0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004af8:	4b92      	ldr	r3, [pc, #584]	; (8004d44 <HAL_DMA_IRQHandler+0x258>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a92      	ldr	r2, [pc, #584]	; (8004d48 <HAL_DMA_IRQHandler+0x25c>)
 8004afe:	fba2 2303 	umull	r2, r3, r2, r3
 8004b02:	0a9b      	lsrs	r3, r3, #10
 8004b04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b16:	2208      	movs	r2, #8
 8004b18:	409a      	lsls	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d01a      	beq.n	8004b58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d013      	beq.n	8004b58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0204 	bic.w	r2, r2, #4
 8004b3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b44:	2208      	movs	r2, #8
 8004b46:	409a      	lsls	r2, r3
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b50:	f043 0201 	orr.w	r2, r3, #1
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	409a      	lsls	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d012      	beq.n	8004b8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00b      	beq.n	8004b8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b86:	f043 0202 	orr.w	r2, r3, #2
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2204      	movs	r2, #4
 8004b94:	409a      	lsls	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d012      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00b      	beq.n	8004bc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbc:	f043 0204 	orr.w	r2, r3, #4
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bc8:	2210      	movs	r2, #16
 8004bca:	409a      	lsls	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d043      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0308 	and.w	r3, r3, #8
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d03c      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be6:	2210      	movs	r2, #16
 8004be8:	409a      	lsls	r2, r3
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d018      	beq.n	8004c2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d108      	bne.n	8004c1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d024      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	4798      	blx	r3
 8004c1a:	e01f      	b.n	8004c5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01b      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4798      	blx	r3
 8004c2c:	e016      	b.n	8004c5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d107      	bne.n	8004c4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0208 	bic.w	r2, r2, #8
 8004c4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c60:	2220      	movs	r2, #32
 8004c62:	409a      	lsls	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4013      	ands	r3, r2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 808e 	beq.w	8004d8a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0310 	and.w	r3, r3, #16
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 8086 	beq.w	8004d8a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c82:	2220      	movs	r2, #32
 8004c84:	409a      	lsls	r2, r3
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b05      	cmp	r3, #5
 8004c94:	d136      	bne.n	8004d04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0216 	bic.w	r2, r2, #22
 8004ca4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695a      	ldr	r2, [r3, #20]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d103      	bne.n	8004cc6 <HAL_DMA_IRQHandler+0x1da>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d007      	beq.n	8004cd6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 0208 	bic.w	r2, r2, #8
 8004cd4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cda:	223f      	movs	r2, #63	; 0x3f
 8004cdc:	409a      	lsls	r2, r3
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d07d      	beq.n	8004df6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	4798      	blx	r3
        }
        return;
 8004d02:	e078      	b.n	8004df6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d01c      	beq.n	8004d4c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d108      	bne.n	8004d32 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d030      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	4798      	blx	r3
 8004d30:	e02b      	b.n	8004d8a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d027      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	4798      	blx	r3
 8004d42:	e022      	b.n	8004d8a <HAL_DMA_IRQHandler+0x29e>
 8004d44:	20000200 	.word	0x20000200
 8004d48:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10f      	bne.n	8004d7a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0210 	bic.w	r2, r2, #16
 8004d68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d032      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d022      	beq.n	8004de4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2205      	movs	r2, #5
 8004da2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0201 	bic.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	3301      	adds	r3, #1
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d307      	bcc.n	8004dd2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1f2      	bne.n	8004db6 <HAL_DMA_IRQHandler+0x2ca>
 8004dd0:	e000      	b.n	8004dd4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004dd2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	4798      	blx	r3
 8004df4:	e000      	b.n	8004df8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004df6:	bf00      	nop
    }
  }
}
 8004df8:	3718      	adds	r7, #24
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop

08004e00 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e1c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	2b40      	cmp	r3, #64	; 0x40
 8004e2c:	d108      	bne.n	8004e40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e3e:	e007      	b.n	8004e50 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	60da      	str	r2, [r3, #12]
}
 8004e50:	bf00      	nop
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	3b10      	subs	r3, #16
 8004e6c:	4a14      	ldr	r2, [pc, #80]	; (8004ec0 <DMA_CalcBaseAndBitshift+0x64>)
 8004e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e72:	091b      	lsrs	r3, r3, #4
 8004e74:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e76:	4a13      	ldr	r2, [pc, #76]	; (8004ec4 <DMA_CalcBaseAndBitshift+0x68>)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	461a      	mov	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d909      	bls.n	8004e9e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e92:	f023 0303 	bic.w	r3, r3, #3
 8004e96:	1d1a      	adds	r2, r3, #4
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e9c:	e007      	b.n	8004eae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ea6:	f023 0303 	bic.w	r3, r3, #3
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	aaaaaaab 	.word	0xaaaaaaab
 8004ec4:	08025014 	.word	0x08025014

08004ec8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d11f      	bne.n	8004f22 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d855      	bhi.n	8004f94 <DMA_CheckFifoParam+0xcc>
 8004ee8:	a201      	add	r2, pc, #4	; (adr r2, 8004ef0 <DMA_CheckFifoParam+0x28>)
 8004eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eee:	bf00      	nop
 8004ef0:	08004f01 	.word	0x08004f01
 8004ef4:	08004f13 	.word	0x08004f13
 8004ef8:	08004f01 	.word	0x08004f01
 8004efc:	08004f95 	.word	0x08004f95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d045      	beq.n	8004f98 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f10:	e042      	b.n	8004f98 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f16:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f1a:	d13f      	bne.n	8004f9c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f20:	e03c      	b.n	8004f9c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f2a:	d121      	bne.n	8004f70 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	d836      	bhi.n	8004fa0 <DMA_CheckFifoParam+0xd8>
 8004f32:	a201      	add	r2, pc, #4	; (adr r2, 8004f38 <DMA_CheckFifoParam+0x70>)
 8004f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f38:	08004f49 	.word	0x08004f49
 8004f3c:	08004f4f 	.word	0x08004f4f
 8004f40:	08004f49 	.word	0x08004f49
 8004f44:	08004f61 	.word	0x08004f61
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f4c:	e02f      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d024      	beq.n	8004fa4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f5e:	e021      	b.n	8004fa4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f68:	d11e      	bne.n	8004fa8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f6e:	e01b      	b.n	8004fa8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d902      	bls.n	8004f7c <DMA_CheckFifoParam+0xb4>
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	d003      	beq.n	8004f82 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f7a:	e018      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f80:	e015      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00e      	beq.n	8004fac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	73fb      	strb	r3, [r7, #15]
      break;
 8004f92:	e00b      	b.n	8004fac <DMA_CheckFifoParam+0xe4>
      break;
 8004f94:	bf00      	nop
 8004f96:	e00a      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;
 8004f98:	bf00      	nop
 8004f9a:	e008      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;
 8004f9c:	bf00      	nop
 8004f9e:	e006      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;
 8004fa0:	bf00      	nop
 8004fa2:	e004      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;
 8004fa4:	bf00      	nop
 8004fa6:	e002      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;   
 8004fa8:	bf00      	nop
 8004faa:	e000      	b.n	8004fae <DMA_CheckFifoParam+0xe6>
      break;
 8004fac:	bf00      	nop
    }
  } 
  
  return status; 
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b089      	sub	sp, #36	; 0x24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	61fb      	str	r3, [r7, #28]
 8004fd6:	e165      	b.n	80052a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fd8:	2201      	movs	r2, #1
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	f040 8154 	bne.w	800529e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d00b      	beq.n	8005016 <HAL_GPIO_Init+0x5a>
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	2b02      	cmp	r3, #2
 8005004:	d007      	beq.n	8005016 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800500a:	2b11      	cmp	r3, #17
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	2b12      	cmp	r3, #18
 8005014:	d130      	bne.n	8005078 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	2203      	movs	r2, #3
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4313      	orrs	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800504c:	2201      	movs	r2, #1
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4013      	ands	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	091b      	lsrs	r3, r3, #4
 8005062:	f003 0201 	and.w	r2, r3, #1
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	4313      	orrs	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	2203      	movs	r2, #3
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	43db      	mvns	r3, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	fa02 f303 	lsl.w	r3, r2, r3
 800509c:	69ba      	ldr	r2, [r7, #24]
 800509e:	4313      	orrs	r3, r2
 80050a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d003      	beq.n	80050b8 <HAL_GPIO_Init+0xfc>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b12      	cmp	r3, #18
 80050b6:	d123      	bne.n	8005100 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	08da      	lsrs	r2, r3, #3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3208      	adds	r2, #8
 80050c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	220f      	movs	r2, #15
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	43db      	mvns	r3, r3
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	4013      	ands	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	08da      	lsrs	r2, r3, #3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	3208      	adds	r2, #8
 80050fa:	69b9      	ldr	r1, [r7, #24]
 80050fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	2203      	movs	r2, #3
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	43db      	mvns	r3, r3
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	4013      	ands	r3, r2
 8005116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 0203 	and.w	r2, r3, #3
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	4313      	orrs	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800513c:	2b00      	cmp	r3, #0
 800513e:	f000 80ae 	beq.w	800529e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005142:	2300      	movs	r3, #0
 8005144:	60fb      	str	r3, [r7, #12]
 8005146:	4b5c      	ldr	r3, [pc, #368]	; (80052b8 <HAL_GPIO_Init+0x2fc>)
 8005148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514a:	4a5b      	ldr	r2, [pc, #364]	; (80052b8 <HAL_GPIO_Init+0x2fc>)
 800514c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005150:	6453      	str	r3, [r2, #68]	; 0x44
 8005152:	4b59      	ldr	r3, [pc, #356]	; (80052b8 <HAL_GPIO_Init+0x2fc>)
 8005154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800515a:	60fb      	str	r3, [r7, #12]
 800515c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800515e:	4a57      	ldr	r2, [pc, #348]	; (80052bc <HAL_GPIO_Init+0x300>)
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	089b      	lsrs	r3, r3, #2
 8005164:	3302      	adds	r3, #2
 8005166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800516a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	220f      	movs	r2, #15
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43db      	mvns	r3, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4013      	ands	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a4e      	ldr	r2, [pc, #312]	; (80052c0 <HAL_GPIO_Init+0x304>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d025      	beq.n	80051d6 <HAL_GPIO_Init+0x21a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a4d      	ldr	r2, [pc, #308]	; (80052c4 <HAL_GPIO_Init+0x308>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d01f      	beq.n	80051d2 <HAL_GPIO_Init+0x216>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a4c      	ldr	r2, [pc, #304]	; (80052c8 <HAL_GPIO_Init+0x30c>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d019      	beq.n	80051ce <HAL_GPIO_Init+0x212>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a4b      	ldr	r2, [pc, #300]	; (80052cc <HAL_GPIO_Init+0x310>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d013      	beq.n	80051ca <HAL_GPIO_Init+0x20e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a4a      	ldr	r2, [pc, #296]	; (80052d0 <HAL_GPIO_Init+0x314>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00d      	beq.n	80051c6 <HAL_GPIO_Init+0x20a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a49      	ldr	r2, [pc, #292]	; (80052d4 <HAL_GPIO_Init+0x318>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d007      	beq.n	80051c2 <HAL_GPIO_Init+0x206>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a48      	ldr	r2, [pc, #288]	; (80052d8 <HAL_GPIO_Init+0x31c>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d101      	bne.n	80051be <HAL_GPIO_Init+0x202>
 80051ba:	2306      	movs	r3, #6
 80051bc:	e00c      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051be:	2307      	movs	r3, #7
 80051c0:	e00a      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051c2:	2305      	movs	r3, #5
 80051c4:	e008      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051c6:	2304      	movs	r3, #4
 80051c8:	e006      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051ca:	2303      	movs	r3, #3
 80051cc:	e004      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e002      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e000      	b.n	80051d8 <HAL_GPIO_Init+0x21c>
 80051d6:	2300      	movs	r3, #0
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	f002 0203 	and.w	r2, r2, #3
 80051de:	0092      	lsls	r2, r2, #2
 80051e0:	4093      	lsls	r3, r2
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051e8:	4934      	ldr	r1, [pc, #208]	; (80052bc <HAL_GPIO_Init+0x300>)
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	089b      	lsrs	r3, r3, #2
 80051ee:	3302      	adds	r3, #2
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051f6:	4b39      	ldr	r3, [pc, #228]	; (80052dc <HAL_GPIO_Init+0x320>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	43db      	mvns	r3, r3
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	4013      	ands	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800521a:	4a30      	ldr	r2, [pc, #192]	; (80052dc <HAL_GPIO_Init+0x320>)
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005220:	4b2e      	ldr	r3, [pc, #184]	; (80052dc <HAL_GPIO_Init+0x320>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	43db      	mvns	r3, r3
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	4013      	ands	r3, r2
 800522e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	4313      	orrs	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005244:	4a25      	ldr	r2, [pc, #148]	; (80052dc <HAL_GPIO_Init+0x320>)
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800524a:	4b24      	ldr	r3, [pc, #144]	; (80052dc <HAL_GPIO_Init+0x320>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	43db      	mvns	r3, r3
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	4013      	ands	r3, r2
 8005258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800526e:	4a1b      	ldr	r2, [pc, #108]	; (80052dc <HAL_GPIO_Init+0x320>)
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005274:	4b19      	ldr	r3, [pc, #100]	; (80052dc <HAL_GPIO_Init+0x320>)
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	43db      	mvns	r3, r3
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	4013      	ands	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005298:	4a10      	ldr	r2, [pc, #64]	; (80052dc <HAL_GPIO_Init+0x320>)
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	3301      	adds	r3, #1
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b0f      	cmp	r3, #15
 80052a8:	f67f ae96 	bls.w	8004fd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052ac:	bf00      	nop
 80052ae:	3724      	adds	r7, #36	; 0x24
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	40023800 	.word	0x40023800
 80052bc:	40013800 	.word	0x40013800
 80052c0:	40020000 	.word	0x40020000
 80052c4:	40020400 	.word	0x40020400
 80052c8:	40020800 	.word	0x40020800
 80052cc:	40020c00 	.word	0x40020c00
 80052d0:	40021000 	.word	0x40021000
 80052d4:	40021400 	.word	0x40021400
 80052d8:	40021800 	.word	0x40021800
 80052dc:	40013c00 	.word	0x40013c00

080052e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	460b      	mov	r3, r1
 80052ea:	807b      	strh	r3, [r7, #2]
 80052ec:	4613      	mov	r3, r2
 80052ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052f0:	787b      	ldrb	r3, [r7, #1]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052f6:	887a      	ldrh	r2, [r7, #2]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052fc:	e003      	b.n	8005306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052fe:	887b      	ldrh	r3, [r7, #2]
 8005300:	041a      	lsls	r2, r3, #16
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	619a      	str	r2, [r3, #24]
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
	...

08005314 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b088      	sub	sp, #32
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e0e1      	b.n	80054ea <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d109      	bne.n	8005346 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a6d      	ldr	r2, [pc, #436]	; (80054f4 <HAL_I2S_Init+0x1e0>)
 800533e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7fe ff1b 	bl	800417c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2202      	movs	r2, #2
 800534a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800535c:	f023 030f 	bic.w	r3, r3, #15
 8005360:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2202      	movs	r2, #2
 8005368:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	2b02      	cmp	r3, #2
 8005370:	d06f      	beq.n	8005452 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800537a:	2310      	movs	r3, #16
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	e001      	b.n	8005384 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005380:	2320      	movs	r3, #32
 8005382:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2b20      	cmp	r3, #32
 800538a:	d802      	bhi.n	8005392 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a58      	ldr	r2, [pc, #352]	; (80054f8 <HAL_I2S_Init+0x1e4>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d004      	beq.n	80053a6 <HAL_I2S_Init+0x92>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a56      	ldr	r2, [pc, #344]	; (80054fc <HAL_I2S_Init+0x1e8>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d104      	bne.n	80053b0 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80053a6:	2001      	movs	r0, #1
 80053a8:	f000 fef2 	bl	8006190 <HAL_RCCEx_GetPeriphCLKFreq>
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	e003      	b.n	80053b8 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80053b0:	2002      	movs	r0, #2
 80053b2:	f000 feed 	bl	8006190 <HAL_RCCEx_GetPeriphCLKFreq>
 80053b6:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053c0:	d125      	bne.n	800540e <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d010      	beq.n	80053ec <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	461a      	mov	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e6:	3305      	adds	r3, #5
 80053e8:	613b      	str	r3, [r7, #16]
 80053ea:	e01f      	b.n	800542c <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	461a      	mov	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	695b      	ldr	r3, [r3, #20]
 8005404:	fbb2 f3f3 	udiv	r3, r2, r3
 8005408:	3305      	adds	r3, #5
 800540a:	613b      	str	r3, [r7, #16]
 800540c:	e00e      	b.n	800542c <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	fbb2 f2f3 	udiv	r2, r2, r3
 8005416:	4613      	mov	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	461a      	mov	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	fbb2 f3f3 	udiv	r3, r2, r3
 8005428:	3305      	adds	r3, #5
 800542a:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	4a34      	ldr	r2, [pc, #208]	; (8005500 <HAL_I2S_Init+0x1ec>)
 8005430:	fba2 2303 	umull	r2, r3, r2, r3
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	085b      	lsrs	r3, r3, #1
 8005448:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	61bb      	str	r3, [r7, #24]
 8005450:	e003      	b.n	800545a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005452:	2302      	movs	r3, #2
 8005454:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005456:	2300      	movs	r3, #0
 8005458:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d902      	bls.n	8005466 <HAL_I2S_Init+0x152>
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	2bff      	cmp	r3, #255	; 0xff
 8005464:	d907      	bls.n	8005476 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546a:	f043 0210 	orr.w	r2, r3, #16
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e039      	b.n	80054ea <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	691a      	ldr	r2, [r3, #16]
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	ea42 0103 	orr.w	r1, r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69fa      	ldr	r2, [r7, #28]
 8005486:	430a      	orrs	r2, r1
 8005488:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	69db      	ldr	r3, [r3, #28]
 8005490:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005494:	f023 030f 	bic.w	r3, r3, #15
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6851      	ldr	r1, [r2, #4]
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6892      	ldr	r2, [r2, #8]
 80054a0:	4311      	orrs	r1, r2
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	68d2      	ldr	r2, [r2, #12]
 80054a6:	4311      	orrs	r1, r2
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6992      	ldr	r2, [r2, #24]
 80054ac:	430a      	orrs	r2, r1
 80054ae:	431a      	orrs	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b8:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b30      	cmp	r3, #48	; 0x30
 80054c0:	d003      	beq.n	80054ca <HAL_I2S_Init+0x1b6>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	2bb0      	cmp	r3, #176	; 0xb0
 80054c8:	d107      	bne.n	80054da <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	69da      	ldr	r2, [r3, #28]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054d8:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	080057f5 	.word	0x080057f5
 80054f8:	40003800 	.word	0x40003800
 80054fc:	40003c00 	.word	0x40003c00
 8005500:	cccccccd 	.word	0xcccccccd

08005504 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	4613      	mov	r3, r2
 8005510:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_I2S_Receive_DMA+0x1a>
 8005518:	88fb      	ldrh	r3, [r7, #6]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e0a1      	b.n	8005666 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b01      	cmp	r3, #1
 800552c:	d101      	bne.n	8005532 <HAL_I2S_Receive_DMA+0x2e>
 800552e:	2302      	movs	r3, #2
 8005530:	e099      	b.n	8005666 <HAL_I2S_Receive_DMA+0x162>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b01      	cmp	r3, #1
 8005544:	d005      	beq.n	8005552 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800554e:	2302      	movs	r3, #2
 8005550:	e089      	b.n	8005666 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2204      	movs	r2, #4
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69db      	ldr	r3, [r3, #28]
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b03      	cmp	r3, #3
 8005576:	d002      	beq.n	800557e <HAL_I2S_Receive_DMA+0x7a>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b05      	cmp	r3, #5
 800557c:	d10a      	bne.n	8005594 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800557e:	88fb      	ldrh	r3, [r7, #6]
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	005b      	lsls	r3, r3, #1
 800558c:	b29a      	uxth	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	865a      	strh	r2, [r3, #50]	; 0x32
 8005592:	e005      	b.n	80055a0 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	88fa      	ldrh	r2, [r7, #6]
 8005598:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	88fa      	ldrh	r2, [r7, #6]
 800559e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055a4:	4a32      	ldr	r2, [pc, #200]	; (8005670 <HAL_I2S_Receive_DMA+0x16c>)
 80055a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ac:	4a31      	ldr	r2, [pc, #196]	; (8005674 <HAL_I2S_Receive_DMA+0x170>)
 80055ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b4:	4a30      	ldr	r2, [pc, #192]	; (8005678 <HAL_I2S_Receive_DMA+0x174>)
 80055b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055c6:	d10a      	bne.n	80055de <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80055c8:	2300      	movs	r3, #0
 80055ca:	613b      	str	r3, [r7, #16]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	613b      	str	r3, [r7, #16]
 80055dc:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	330c      	adds	r3, #12
 80055e8:	4619      	mov	r1, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80055f4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80055f6:	f7ff fa21 	bl	8004a3c <HAL_DMA_Start_IT>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00f      	beq.n	8005620 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005604:	f043 0208 	orr.w	r2, r3, #8
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e022      	b.n	8005666 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800562a:	2b00      	cmp	r3, #0
 800562c:	d107      	bne.n	800563e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69da      	ldr	r2, [r3, #28]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800563c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	d107      	bne.n	800565c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	080056d3 	.word	0x080056d3
 8005674:	08005691 	.word	0x08005691
 8005678:	080056ef 	.word	0x080056ef

0800567c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10e      	bne.n	80056c4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f022 0201 	bic.w	r2, r2, #1
 80056b4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f7fd fff7 	bl	80036b8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056de:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f7fd ffdf 	bl	80036a4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80056e6:	bf00      	nop
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b084      	sub	sp, #16
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fa:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0203 	bic.w	r2, r2, #3
 800570a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005724:	f043 0208 	orr.w	r2, r3, #8
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f7ff ffa5 	bl	800567c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005732:	bf00      	nop
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005746:	881a      	ldrh	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	1c9a      	adds	r2, r3, #2
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575c:	b29b      	uxth	r3, r3
 800575e:	3b01      	subs	r3, #1
 8005760:	b29a      	uxth	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10e      	bne.n	800578e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800577e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f7fd ff9f 	bl	80036cc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800578e:	bf00      	nop
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b082      	sub	sp, #8
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a8:	b292      	uxth	r2, r2
 80057aa:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b0:	1c9a      	adds	r2, r3, #2
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29a      	uxth	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10e      	bne.n	80057ec <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80057dc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fd ff66 	bl	80036b8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800580a:	b2db      	uxtb	r3, r3
 800580c:	2b04      	cmp	r3, #4
 800580e:	d13a      	bne.n	8005886 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b01      	cmp	r3, #1
 8005818:	d109      	bne.n	800582e <I2S_IRQHandler+0x3a>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005824:	2b40      	cmp	r3, #64	; 0x40
 8005826:	d102      	bne.n	800582e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7ff ffb4 	bl	8005796 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005834:	2b40      	cmp	r3, #64	; 0x40
 8005836:	d126      	bne.n	8005886 <I2S_IRQHandler+0x92>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f003 0320 	and.w	r3, r3, #32
 8005842:	2b20      	cmp	r3, #32
 8005844:	d11f      	bne.n	8005886 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005854:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005856:	2300      	movs	r3, #0
 8005858:	613b      	str	r3, [r7, #16]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	613b      	str	r3, [r7, #16]
 800586a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005878:	f043 0202 	orr.w	r2, r3, #2
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff fefb 	bl	800567c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b03      	cmp	r3, #3
 8005890:	d136      	bne.n	8005900 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b02      	cmp	r3, #2
 800589a:	d109      	bne.n	80058b0 <I2S_IRQHandler+0xbc>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a6:	2b80      	cmp	r3, #128	; 0x80
 80058a8:	d102      	bne.n	80058b0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7ff ff45 	bl	800573a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d122      	bne.n	8005900 <I2S_IRQHandler+0x10c>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d11b      	bne.n	8005900 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80058d6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	60fb      	str	r3, [r7, #12]
 80058e4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f2:	f043 0204 	orr.w	r2, r3, #4
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7ff febe 	bl	800567c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005900:	bf00      	nop
 8005902:	3718      	adds	r7, #24
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0cc      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800591c:	4b68      	ldr	r3, [pc, #416]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d90c      	bls.n	8005944 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592a:	4b65      	ldr	r3, [pc, #404]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005932:	4b63      	ldr	r3, [pc, #396]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 030f 	and.w	r3, r3, #15
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d001      	beq.n	8005944 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0b8      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d020      	beq.n	8005992 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800595c:	4b59      	ldr	r3, [pc, #356]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	4a58      	ldr	r2, [pc, #352]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005962:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005966:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d005      	beq.n	8005980 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005974:	4b53      	ldr	r3, [pc, #332]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	4a52      	ldr	r2, [pc, #328]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800597e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005980:	4b50      	ldr	r3, [pc, #320]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	494d      	ldr	r1, [pc, #308]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800598e:	4313      	orrs	r3, r2
 8005990:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d044      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d107      	bne.n	80059b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059a6:	4b47      	ldr	r3, [pc, #284]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d119      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e07f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d003      	beq.n	80059c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d107      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c6:	4b3f      	ldr	r3, [pc, #252]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d109      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e06f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d6:	4b3b      	ldr	r3, [pc, #236]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e067      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059e6:	4b37      	ldr	r3, [pc, #220]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f023 0203 	bic.w	r2, r3, #3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	4934      	ldr	r1, [pc, #208]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059f8:	f7fe fe54 	bl	80046a4 <HAL_GetTick>
 80059fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059fe:	e00a      	b.n	8005a16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a00:	f7fe fe50 	bl	80046a4 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e04f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a16:	4b2b      	ldr	r3, [pc, #172]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 020c 	and.w	r2, r3, #12
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d1eb      	bne.n	8005a00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a28:	4b25      	ldr	r3, [pc, #148]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d20c      	bcs.n	8005a50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a36:	4b22      	ldr	r3, [pc, #136]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	b2d2      	uxtb	r2, r2
 8005a3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a3e:	4b20      	ldr	r3, [pc, #128]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d001      	beq.n	8005a50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e032      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d008      	beq.n	8005a6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a5c:	4b19      	ldr	r3, [pc, #100]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	4916      	ldr	r1, [pc, #88]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d009      	beq.n	8005a8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a7a:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	490e      	ldr	r1, [pc, #56]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a8e:	f000 fd9d 	bl	80065cc <HAL_RCC_GetSysClockFreq>
 8005a92:	4601      	mov	r1, r0
 8005a94:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	091b      	lsrs	r3, r3, #4
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	4a0a      	ldr	r2, [pc, #40]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c0>)
 8005aa0:	5cd3      	ldrb	r3, [r2, r3]
 8005aa2:	fa21 f303 	lsr.w	r3, r1, r3
 8005aa6:	4a09      	ldr	r2, [pc, #36]	; (8005acc <HAL_RCC_ClockConfig+0x1c4>)
 8005aa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005aaa:	4b09      	ldr	r3, [pc, #36]	; (8005ad0 <HAL_RCC_ClockConfig+0x1c8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe fdb4 	bl	800461c <HAL_InitTick>

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40023c00 	.word	0x40023c00
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	08024ffc 	.word	0x08024ffc
 8005acc:	20000200 	.word	0x20000200
 8005ad0:	20000204 	.word	0x20000204

08005ad4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ad8:	4b03      	ldr	r3, [pc, #12]	; (8005ae8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ada:	681b      	ldr	r3, [r3, #0]
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	20000200 	.word	0x20000200

08005aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005af0:	f7ff fff0 	bl	8005ad4 <HAL_RCC_GetHCLKFreq>
 8005af4:	4601      	mov	r1, r0
 8005af6:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	0a9b      	lsrs	r3, r3, #10
 8005afc:	f003 0307 	and.w	r3, r3, #7
 8005b00:	4a03      	ldr	r2, [pc, #12]	; (8005b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b02:	5cd3      	ldrb	r3, [r2, r3]
 8005b04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	0802500c 	.word	0x0802500c

08005b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b18:	f7ff ffdc 	bl	8005ad4 <HAL_RCC_GetHCLKFreq>
 8005b1c:	4601      	mov	r1, r0
 8005b1e:	4b05      	ldr	r3, [pc, #20]	; (8005b34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	0b5b      	lsrs	r3, r3, #13
 8005b24:	f003 0307 	and.w	r3, r3, #7
 8005b28:	4a03      	ldr	r2, [pc, #12]	; (8005b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b2a:	5cd3      	ldrb	r3, [r2, r3]
 8005b2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	40023800 	.word	0x40023800
 8005b38:	0802500c 	.word	0x0802500c

08005b3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b08c      	sub	sp, #48	; 0x30
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8005b50:	2300      	movs	r3, #0
 8005b52:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d010      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005b74:	4b6f      	ldr	r3, [pc, #444]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b7a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b82:	496c      	ldr	r1, [pc, #432]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d101      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8005b92:	2301      	movs	r3, #1
 8005b94:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d010      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8005ba2:	4b64      	ldr	r3, [pc, #400]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ba8:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb0:	4960      	ldr	r1, [pc, #384]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d101      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0304 	and.w	r3, r3, #4
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d017      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bd0:	4b58      	ldr	r3, [pc, #352]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bd6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bde:	4955      	ldr	r1, [pc, #340]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bee:	d101      	bne.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d017      	beq.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c0c:	4b49      	ldr	r3, [pc, #292]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c1a:	4946      	ldr	r1, [pc, #280]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c2a:	d101      	bne.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0320 	and.w	r3, r3, #32
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 808a 	beq.w	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60bb      	str	r3, [r7, #8]
 8005c4e:	4b39      	ldr	r3, [pc, #228]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c52:	4a38      	ldr	r2, [pc, #224]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c58:	6413      	str	r3, [r2, #64]	; 0x40
 8005c5a:	4b36      	ldr	r3, [pc, #216]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c62:	60bb      	str	r3, [r7, #8]
 8005c64:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c66:	4b34      	ldr	r3, [pc, #208]	; (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a33      	ldr	r2, [pc, #204]	; (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c70:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c72:	f7fe fd17 	bl	80046a4 <HAL_GetTick>
 8005c76:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c78:	e008      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005c7a:	f7fe fd13 	bl	80046a4 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d901      	bls.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e278      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c8c:	4b2a      	ldr	r3, [pc, #168]	; (8005d38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0f0      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c98:	4b26      	ldr	r3, [pc, #152]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ca0:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ca2:	6a3b      	ldr	r3, [r7, #32]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d02f      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb0:	6a3a      	ldr	r2, [r7, #32]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d028      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cb6:	4b1f      	ldr	r3, [pc, #124]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cbe:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cc0:	4b1e      	ldr	r3, [pc, #120]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cc6:	4b1d      	ldr	r3, [pc, #116]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005ccc:	4a19      	ldr	r2, [pc, #100]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005cd2:	4b18      	ldr	r3, [pc, #96]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d114      	bne.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005cde:	f7fe fce1 	bl	80046a4 <HAL_GetTick>
 8005ce2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce4:	e00a      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ce6:	f7fe fcdd 	bl	80046a4 <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d901      	bls.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e240      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cfc:	4b0d      	ldr	r3, [pc, #52]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0ee      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d14:	d114      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8005d16:	4b07      	ldr	r3, [pc, #28]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d2a:	4902      	ldr	r1, [pc, #8]	; (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	608b      	str	r3, [r1, #8]
 8005d30:	e00c      	b.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005d32:	bf00      	nop
 8005d34:	40023800 	.word	0x40023800
 8005d38:	40007000 	.word	0x40007000
 8005d3c:	42470e40 	.word	0x42470e40
 8005d40:	4b4a      	ldr	r3, [pc, #296]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	4a49      	ldr	r2, [pc, #292]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d46:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005d4a:	6093      	str	r3, [r2, #8]
 8005d4c:	4b47      	ldr	r3, [pc, #284]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d58:	4944      	ldr	r1, [pc, #272]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0310 	and.w	r3, r3, #16
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d004      	beq.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8005d70:	4b3f      	ldr	r3, [pc, #252]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8005d72:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00a      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005d80:	4b3a      	ldr	r3, [pc, #232]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d8e:	4937      	ldr	r1, [pc, #220]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00a      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005da2:	4b32      	ldr	r3, [pc, #200]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005da4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005da8:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005db0:	492e      	ldr	r1, [pc, #184]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d011      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005dc4:	4b29      	ldr	r3, [pc, #164]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dca:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd2:	4926      	ldr	r1, [pc, #152]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005de2:	d101      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005de4:	2301      	movs	r3, #1
 8005de6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00a      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005df4:	4b1d      	ldr	r3, [pc, #116]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dfa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e02:	491a      	ldr	r1, [pc, #104]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d011      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8005e16:	4b15      	ldr	r3, [pc, #84]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e1c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e24:	4911      	ldr	r1, [pc, #68]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e34:	d101      	bne.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8005e36:	2301      	movs	r3, #1
 8005e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d005      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e48:	f040 80ff 	bne.w	800604a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e4c:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e52:	f7fe fc27 	bl	80046a4 <HAL_GetTick>
 8005e56:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e58:	e00e      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e5a:	f7fe fc23 	bl	80046a4 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d907      	bls.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e188      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	424711e0 	.word	0x424711e0
 8005e74:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e78:	4b7e      	ldr	r3, [pc, #504]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1ea      	bne.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d009      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d028      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d124      	bne.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005eac:	4b71      	ldr	r3, [pc, #452]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005eb2:	0c1b      	lsrs	r3, r3, #16
 8005eb4:	f003 0303 	and.w	r3, r3, #3
 8005eb8:	3301      	adds	r3, #1
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ebe:	4b6d      	ldr	r3, [pc, #436]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ec4:	0e1b      	lsrs	r3, r3, #24
 8005ec6:	f003 030f 	and.w	r3, r3, #15
 8005eca:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	019b      	lsls	r3, r3, #6
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	085b      	lsrs	r3, r3, #1
 8005edc:	3b01      	subs	r3, #1
 8005ede:	041b      	lsls	r3, r3, #16
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	061b      	lsls	r3, r3, #24
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	071b      	lsls	r3, r3, #28
 8005eee:	4961      	ldr	r1, [pc, #388]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d004      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f0a:	d00a      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d035      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f20:	d130      	bne.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005f22:	4b54      	ldr	r3, [pc, #336]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f28:	0c1b      	lsrs	r3, r3, #16
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	3301      	adds	r3, #1
 8005f30:	005b      	lsls	r3, r3, #1
 8005f32:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005f34:	4b4f      	ldr	r3, [pc, #316]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f3a:	0f1b      	lsrs	r3, r3, #28
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	019b      	lsls	r3, r3, #6
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	085b      	lsrs	r3, r3, #1
 8005f52:	3b01      	subs	r3, #1
 8005f54:	041b      	lsls	r3, r3, #16
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	061b      	lsls	r3, r3, #24
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	071b      	lsls	r3, r3, #28
 8005f64:	4943      	ldr	r1, [pc, #268]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f66:	4313      	orrs	r3, r2
 8005f68:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005f6c:	4b41      	ldr	r3, [pc, #260]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f72:	f023 021f 	bic.w	r2, r3, #31
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	493d      	ldr	r1, [pc, #244]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d029      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f98:	d124      	bne.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005f9a:	4b36      	ldr	r3, [pc, #216]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fa0:	0c1b      	lsrs	r3, r3, #16
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005fac:	4b31      	ldr	r3, [pc, #196]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fb2:	0f1b      	lsrs	r3, r3, #28
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	019b      	lsls	r3, r3, #6
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	085b      	lsrs	r3, r3, #1
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	041b      	lsls	r3, r3, #16
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	061b      	lsls	r3, r3, #24
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	071b      	lsls	r3, r3, #28
 8005fdc:	4925      	ldr	r1, [pc, #148]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d016      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	019b      	lsls	r3, r3, #6
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	085b      	lsrs	r3, r3, #1
 8006002:	3b01      	subs	r3, #1
 8006004:	041b      	lsls	r3, r3, #16
 8006006:	431a      	orrs	r2, r3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	061b      	lsls	r3, r3, #24
 800600e:	431a      	orrs	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	071b      	lsls	r3, r3, #28
 8006016:	4917      	ldr	r1, [pc, #92]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006018:	4313      	orrs	r3, r2
 800601a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800601e:	4b16      	ldr	r3, [pc, #88]	; (8006078 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006020:	2201      	movs	r2, #1
 8006022:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006024:	f7fe fb3e 	bl	80046a4 <HAL_GetTick>
 8006028:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800602a:	e008      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800602c:	f7fe fb3a 	bl	80046a4 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b02      	cmp	r3, #2
 8006038:	d901      	bls.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e09f      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800603e:	4b0d      	ldr	r3, [pc, #52]	; (8006074 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0f0      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800604a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604c:	2b01      	cmp	r3, #1
 800604e:	f040 8095 	bne.w	800617c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006052:	4b0a      	ldr	r3, [pc, #40]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006058:	f7fe fb24 	bl	80046a4 <HAL_GetTick>
 800605c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800605e:	e00f      	b.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006060:	f7fe fb20 	bl	80046a4 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d908      	bls.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e085      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006072:	bf00      	nop
 8006074:	40023800 	.word	0x40023800
 8006078:	42470068 	.word	0x42470068
 800607c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006080:	4b41      	ldr	r3, [pc, #260]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006088:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800608c:	d0e8      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0304 	and.w	r3, r3, #4
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d009      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d02b      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d127      	bne.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80060b6:	4b34      	ldr	r3, [pc, #208]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80060b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060bc:	0c1b      	lsrs	r3, r3, #16
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	3301      	adds	r3, #1
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699a      	ldr	r2, [r3, #24]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	019b      	lsls	r3, r3, #6
 80060d2:	431a      	orrs	r2, r3
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	085b      	lsrs	r3, r3, #1
 80060d8:	3b01      	subs	r3, #1
 80060da:	041b      	lsls	r3, r3, #16
 80060dc:	431a      	orrs	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e2:	061b      	lsls	r3, r3, #24
 80060e4:	4928      	ldr	r1, [pc, #160]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80060ec:	4b26      	ldr	r3, [pc, #152]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80060ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060f2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fa:	3b01      	subs	r3, #1
 80060fc:	021b      	lsls	r3, r3, #8
 80060fe:	4922      	ldr	r1, [pc, #136]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006100:	4313      	orrs	r3, r2
 8006102:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800610e:	2b00      	cmp	r3, #0
 8006110:	d01d      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006116:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800611a:	d118      	bne.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800611c:	4b1a      	ldr	r3, [pc, #104]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006122:	0e1b      	lsrs	r3, r3, #24
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699a      	ldr	r2, [r3, #24]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	019b      	lsls	r3, r3, #6
 8006134:	431a      	orrs	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	085b      	lsrs	r3, r3, #1
 800613c:	3b01      	subs	r3, #1
 800613e:	041b      	lsls	r3, r3, #16
 8006140:	431a      	orrs	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	061b      	lsls	r3, r3, #24
 8006146:	4910      	ldr	r1, [pc, #64]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006148:	4313      	orrs	r3, r2
 800614a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800614e:	4b0f      	ldr	r3, [pc, #60]	; (800618c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006150:	2201      	movs	r2, #1
 8006152:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006154:	f7fe faa6 	bl	80046a4 <HAL_GetTick>
 8006158:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800615a:	e008      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800615c:	f7fe faa2 	bl	80046a4 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e007      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800616e:	4b06      	ldr	r3, [pc, #24]	; (8006188 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006176:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800617a:	d1ef      	bne.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3730      	adds	r7, #48	; 0x30
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	40023800 	.word	0x40023800
 800618c:	42470070 	.word	0x42470070

08006190 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006190:	b480      	push	{r7}
 8006192:	b089      	sub	sp, #36	; 0x24
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80061a0:	2300      	movs	r3, #0
 80061a2:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	2b07      	cmp	r3, #7
 80061b6:	f200 81fa 	bhi.w	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 80061ba:	a201      	add	r2, pc, #4	; (adr r2, 80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80061bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c0:	08006389 	.word	0x08006389
 80061c4:	080064a5 	.word	0x080064a5
 80061c8:	080065af 	.word	0x080065af
 80061cc:	080061e1 	.word	0x080061e1
 80061d0:	080065af 	.word	0x080065af
 80061d4:	080065af 	.word	0x080065af
 80061d8:	080065af 	.word	0x080065af
 80061dc:	080061e1 	.word	0x080061e1
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80061e0:	4bac      	ldr	r3, [pc, #688]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80061e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061e6:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80061ee:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80061f6:	f000 80b7 	beq.w	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80061fa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80061fe:	d809      	bhi.n	8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 8006200:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006204:	d04c      	beq.n	80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006206:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800620a:	f000 8083 	beq.w	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00b      	beq.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          }
          break;
        }
      default :
        {
          break;
 8006212:	e0b8      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
      switch (saiclocksource)
 8006214:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006218:	d07c      	beq.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800621a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800621e:	f000 80a6 	beq.w	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8006222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006226:	d03b      	beq.n	80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          break;
 8006228:	e0ad      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800622a:	4b9a      	ldr	r3, [pc, #616]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d109      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8006236:	4b97      	ldr	r3, [pc, #604]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800623c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006240:	4a95      	ldr	r2, [pc, #596]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8006242:	fbb2 f3f3 	udiv	r3, r2, r3
 8006246:	61bb      	str	r3, [r7, #24]
 8006248:	e008      	b.n	800625c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 800624a:	4b92      	ldr	r3, [pc, #584]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800624c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006250:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006254:	4a91      	ldr	r2, [pc, #580]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006256:	fbb2 f3f3 	udiv	r3, r2, r3
 800625a:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 800625c:	4b8d      	ldr	r3, [pc, #564]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800625e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006262:	0e1b      	lsrs	r3, r3, #24
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 800626a:	4b8a      	ldr	r3, [pc, #552]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800626c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006270:	099b      	lsrs	r3, r3, #6
 8006272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	fb02 f203 	mul.w	r2, r2, r3
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006282:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8006284:	4b83      	ldr	r3, [pc, #524]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800628a:	0a1b      	lsrs	r3, r3, #8
 800628c:	f003 031f 	and.w	r3, r3, #31
 8006290:	3301      	adds	r3, #1
 8006292:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	fbb2 f3f3 	udiv	r3, r2, r3
 800629c:	61fb      	str	r3, [r7, #28]
          break;
 800629e:	e072      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80062a0:	4b7c      	ldr	r3, [pc, #496]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d109      	bne.n	80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80062ac:	4b79      	ldr	r3, [pc, #484]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062b6:	4a78      	ldr	r2, [pc, #480]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80062b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062bc:	61bb      	str	r3, [r7, #24]
 80062be:	e008      	b.n	80062d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80062c0:	4b74      	ldr	r3, [pc, #464]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062ca:	4a74      	ldr	r2, [pc, #464]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80062cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d0:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80062d2:	4b70      	ldr	r3, [pc, #448]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062d8:	0e1b      	lsrs	r3, r3, #24
 80062da:	f003 030f 	and.w	r3, r3, #15
 80062de:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 80062e0:	4b6c      	ldr	r3, [pc, #432]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062e6:	099b      	lsrs	r3, r3, #6
 80062e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	fb02 f203 	mul.w	r2, r2, r3
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f8:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80062fa:	4b66      	ldr	r3, [pc, #408]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80062fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006300:	f003 031f 	and.w	r3, r3, #31
 8006304:	3301      	adds	r3, #1
 8006306:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8006308:	69fa      	ldr	r2, [r7, #28]
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006310:	61fb      	str	r3, [r7, #28]
          break;
 8006312:	e038      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8006314:	4b5f      	ldr	r3, [pc, #380]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d108      	bne.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006320:	4b5c      	ldr	r3, [pc, #368]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006328:	4a5b      	ldr	r2, [pc, #364]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800632a:	fbb2 f3f3 	udiv	r3, r2, r3
 800632e:	61bb      	str	r3, [r7, #24]
 8006330:	e007      	b.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8006332:	4b58      	ldr	r3, [pc, #352]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800633a:	4a58      	ldr	r2, [pc, #352]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800633c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006340:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8006342:	4b54      	ldr	r3, [pc, #336]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	0f1b      	lsrs	r3, r3, #28
 8006348:	f003 0307 	and.w	r3, r3, #7
 800634c:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 800634e:	4b51      	ldr	r3, [pc, #324]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	099b      	lsrs	r3, r3, #6
 8006354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	fb02 f203 	mul.w	r2, r2, r3
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	fbb2 f3f3 	udiv	r3, r2, r3
 8006364:	61fb      	str	r3, [r7, #28]
          break;
 8006366:	e00e      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 8006368:	4b4d      	ldr	r3, [pc, #308]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800636a:	61fb      	str	r3, [r7, #28]
          break;
 800636c:	e00b      	b.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800636e:	4b49      	ldr	r3, [pc, #292]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d102      	bne.n	8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
            frequency = (uint32_t)(HSI_VALUE);
 800637a:	4b47      	ldr	r3, [pc, #284]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800637c:	61fb      	str	r3, [r7, #28]
          break;
 800637e:	e001      	b.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
            frequency = (uint32_t)(HSE_VALUE);
 8006380:	4b46      	ldr	r3, [pc, #280]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006382:	61fb      	str	r3, [r7, #28]
          break;
 8006384:	bf00      	nop
        }
      }
      break;
 8006386:	e112      	b.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8006388:	4b42      	ldr	r3, [pc, #264]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800638a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800638e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8006392:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800639a:	d00c      	beq.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 800639c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80063a0:	d802      	bhi.n	80063a8 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00a      	beq.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80063a6:	e070      	b.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80063a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063ac:	d035      	beq.n	800641a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80063ae:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80063b2:	d05d      	beq.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 80063b4:	e069      	b.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80063b6:	4b3a      	ldr	r3, [pc, #232]	; (80064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80063b8:	61fb      	str	r3, [r7, #28]
          break;
 80063ba:	e069      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80063bc:	4b35      	ldr	r3, [pc, #212]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063c8:	d109      	bne.n	80063de <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80063ca:	4b32      	ldr	r3, [pc, #200]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80063cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063d4:	4a31      	ldr	r2, [pc, #196]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 80063d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063da:	61bb      	str	r3, [r7, #24]
 80063dc:	e008      	b.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80063de:	4b2d      	ldr	r3, [pc, #180]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80063e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063e8:	4a2b      	ldr	r2, [pc, #172]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80063ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ee:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80063f0:	4b28      	ldr	r3, [pc, #160]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80063f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063f6:	099b      	lsrs	r3, r3, #6
 80063f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	fb02 f303 	mul.w	r3, r2, r3
 8006402:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006404:	4b23      	ldr	r3, [pc, #140]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006406:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800640a:	0f1b      	lsrs	r3, r3, #28
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	fbb2 f3f3 	udiv	r3, r2, r3
 8006416:	61fb      	str	r3, [r7, #28]
          break;
 8006418:	e03a      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800641a:	4b1e      	ldr	r3, [pc, #120]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006422:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006426:	d108      	bne.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006428:	4b1a      	ldr	r3, [pc, #104]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006430:	4a1a      	ldr	r2, [pc, #104]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006432:	fbb2 f3f3 	udiv	r3, r2, r3
 8006436:	61bb      	str	r3, [r7, #24]
 8006438:	e007      	b.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800643a:	4b16      	ldr	r3, [pc, #88]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006442:	4a15      	ldr	r2, [pc, #84]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8006444:	fbb2 f3f3 	udiv	r3, r2, r3
 8006448:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800644a:	4b12      	ldr	r3, [pc, #72]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	099b      	lsrs	r3, r3, #6
 8006450:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800645c:	4b0d      	ldr	r3, [pc, #52]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	0f1b      	lsrs	r3, r3, #28
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	fbb2 f3f3 	udiv	r3, r2, r3
 800646c:	61fb      	str	r3, [r7, #28]
          break;
 800646e:	e00f      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006470:	4b08      	ldr	r3, [pc, #32]	; (8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006478:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800647c:	d102      	bne.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
          {
            frequency = HSE_VALUE;
 800647e:	4b07      	ldr	r3, [pc, #28]	; (800649c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 8006480:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8006482:	e005      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
            frequency = HSI_VALUE;
 8006484:	4b04      	ldr	r3, [pc, #16]	; (8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8006486:	61fb      	str	r3, [r7, #28]
          break;
 8006488:	e002      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	61fb      	str	r3, [r7, #28]
          break;
 800648e:	bf00      	nop
        }
      }
      break;
 8006490:	e08d      	b.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 8006492:	bf00      	nop
 8006494:	40023800 	.word	0x40023800
 8006498:	00f42400 	.word	0x00f42400
 800649c:	007a1200 	.word	0x007a1200
 80064a0:	00bb8000 	.word	0x00bb8000
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80064a4:	4b45      	ldr	r3, [pc, #276]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80064a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064aa:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80064ae:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064b6:	d00c      	beq.n	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80064b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064bc:	d802      	bhi.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x334>
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00a      	beq.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 80064c2:	e070      	b.n	80065a6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 80064c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064c8:	d035      	beq.n	8006536 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 80064ca:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80064ce:	d05d      	beq.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 80064d0:	e069      	b.n	80065a6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80064d2:	4b3b      	ldr	r3, [pc, #236]	; (80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x430>)
 80064d4:	61fb      	str	r3, [r7, #28]
          break;
 80064d6:	e069      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80064d8:	4b38      	ldr	r3, [pc, #224]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064e4:	d109      	bne.n	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80064e6:	4b35      	ldr	r3, [pc, #212]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80064e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064f0:	4a34      	ldr	r2, [pc, #208]	; (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	61bb      	str	r3, [r7, #24]
 80064f8:	e008      	b.n	800650c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80064fa:	4b30      	ldr	r3, [pc, #192]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 80064fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006500:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006504:	4a30      	ldr	r2, [pc, #192]	; (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8006506:	fbb2 f3f3 	udiv	r3, r2, r3
 800650a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800650c:	4b2b      	ldr	r3, [pc, #172]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800650e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006512:	099b      	lsrs	r3, r3, #6
 8006514:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	fb02 f303 	mul.w	r3, r2, r3
 800651e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006520:	4b26      	ldr	r3, [pc, #152]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8006522:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006526:	0f1b      	lsrs	r3, r3, #28
 8006528:	f003 0307 	and.w	r3, r3, #7
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006532:	61fb      	str	r3, [r7, #28]
          break;
 8006534:	e03a      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006536:	4b21      	ldr	r3, [pc, #132]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800653e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006542:	d108      	bne.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006544:	4b1d      	ldr	r3, [pc, #116]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800654c:	4a1d      	ldr	r2, [pc, #116]	; (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 800654e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006552:	61bb      	str	r3, [r7, #24]
 8006554:	e007      	b.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006556:	4b19      	ldr	r3, [pc, #100]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800655e:	4a1a      	ldr	r2, [pc, #104]	; (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8006560:	fbb2 f3f3 	udiv	r3, r2, r3
 8006564:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8006566:	4b15      	ldr	r3, [pc, #84]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	099b      	lsrs	r3, r3, #6
 800656c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	fb02 f303 	mul.w	r3, r2, r3
 8006576:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8006578:	4b10      	ldr	r3, [pc, #64]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	0f1b      	lsrs	r3, r3, #28
 800657e:	f003 0307 	and.w	r3, r3, #7
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	fbb2 f3f3 	udiv	r3, r2, r3
 8006588:	61fb      	str	r3, [r7, #28]
          break;
 800658a:	e00f      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800658c:	4b0b      	ldr	r3, [pc, #44]	; (80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x42c>)
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006594:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006598:	d102      	bne.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          {
            frequency = HSE_VALUE;
 800659a:	4b0a      	ldr	r3, [pc, #40]	; (80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x434>)
 800659c:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800659e:	e005      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            frequency = HSI_VALUE;
 80065a0:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80065a2:	61fb      	str	r3, [r7, #28]
          break;
 80065a4:	e002      	b.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	61fb      	str	r3, [r7, #28]
          break;
 80065aa:	bf00      	nop
        }
      }
      break;
 80065ac:	bf00      	nop
    }
  }
  return frequency;
 80065ae:	69fb      	ldr	r3, [r7, #28]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3724      	adds	r7, #36	; 0x24
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr
 80065bc:	40023800 	.word	0x40023800
 80065c0:	00bb8000 	.word	0x00bb8000
 80065c4:	007a1200 	.word	0x007a1200
 80065c8:	00f42400 	.word	0x00f42400

080065cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065e6:	4bc6      	ldr	r3, [pc, #792]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 030c 	and.w	r3, r3, #12
 80065ee:	2b0c      	cmp	r3, #12
 80065f0:	f200 817e 	bhi.w	80068f0 <HAL_RCC_GetSysClockFreq+0x324>
 80065f4:	a201      	add	r2, pc, #4	; (adr r2, 80065fc <HAL_RCC_GetSysClockFreq+0x30>)
 80065f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fa:	bf00      	nop
 80065fc:	08006631 	.word	0x08006631
 8006600:	080068f1 	.word	0x080068f1
 8006604:	080068f1 	.word	0x080068f1
 8006608:	080068f1 	.word	0x080068f1
 800660c:	08006637 	.word	0x08006637
 8006610:	080068f1 	.word	0x080068f1
 8006614:	080068f1 	.word	0x080068f1
 8006618:	080068f1 	.word	0x080068f1
 800661c:	0800663d 	.word	0x0800663d
 8006620:	080068f1 	.word	0x080068f1
 8006624:	080068f1 	.word	0x080068f1
 8006628:	080068f1 	.word	0x080068f1
 800662c:	08006799 	.word	0x08006799
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006630:	4bb4      	ldr	r3, [pc, #720]	; (8006904 <HAL_RCC_GetSysClockFreq+0x338>)
 8006632:	613b      	str	r3, [r7, #16]
       break;
 8006634:	e15f      	b.n	80068f6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006636:	4bb4      	ldr	r3, [pc, #720]	; (8006908 <HAL_RCC_GetSysClockFreq+0x33c>)
 8006638:	613b      	str	r3, [r7, #16]
      break;
 800663a:	e15c      	b.n	80068f6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800663c:	4bb0      	ldr	r3, [pc, #704]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006644:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006646:	4bae      	ldr	r3, [pc, #696]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d04a      	beq.n	80066e8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006652:	4bab      	ldr	r3, [pc, #684]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	099b      	lsrs	r3, r3, #6
 8006658:	f04f 0400 	mov.w	r4, #0
 800665c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	ea03 0501 	and.w	r5, r3, r1
 8006668:	ea04 0602 	and.w	r6, r4, r2
 800666c:	4629      	mov	r1, r5
 800666e:	4632      	mov	r2, r6
 8006670:	f04f 0300 	mov.w	r3, #0
 8006674:	f04f 0400 	mov.w	r4, #0
 8006678:	0154      	lsls	r4, r2, #5
 800667a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800667e:	014b      	lsls	r3, r1, #5
 8006680:	4619      	mov	r1, r3
 8006682:	4622      	mov	r2, r4
 8006684:	1b49      	subs	r1, r1, r5
 8006686:	eb62 0206 	sbc.w	r2, r2, r6
 800668a:	f04f 0300 	mov.w	r3, #0
 800668e:	f04f 0400 	mov.w	r4, #0
 8006692:	0194      	lsls	r4, r2, #6
 8006694:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006698:	018b      	lsls	r3, r1, #6
 800669a:	1a5b      	subs	r3, r3, r1
 800669c:	eb64 0402 	sbc.w	r4, r4, r2
 80066a0:	f04f 0100 	mov.w	r1, #0
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	00e2      	lsls	r2, r4, #3
 80066aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80066ae:	00d9      	lsls	r1, r3, #3
 80066b0:	460b      	mov	r3, r1
 80066b2:	4614      	mov	r4, r2
 80066b4:	195b      	adds	r3, r3, r5
 80066b6:	eb44 0406 	adc.w	r4, r4, r6
 80066ba:	f04f 0100 	mov.w	r1, #0
 80066be:	f04f 0200 	mov.w	r2, #0
 80066c2:	0262      	lsls	r2, r4, #9
 80066c4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80066c8:	0259      	lsls	r1, r3, #9
 80066ca:	460b      	mov	r3, r1
 80066cc:	4614      	mov	r4, r2
 80066ce:	4618      	mov	r0, r3
 80066d0:	4621      	mov	r1, r4
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f04f 0400 	mov.w	r4, #0
 80066d8:	461a      	mov	r2, r3
 80066da:	4623      	mov	r3, r4
 80066dc:	f7f9 fdf2 	bl	80002c4 <__aeabi_uldivmod>
 80066e0:	4603      	mov	r3, r0
 80066e2:	460c      	mov	r4, r1
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	e049      	b.n	800677c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066e8:	4b85      	ldr	r3, [pc, #532]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	099b      	lsrs	r3, r3, #6
 80066ee:	f04f 0400 	mov.w	r4, #0
 80066f2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80066f6:	f04f 0200 	mov.w	r2, #0
 80066fa:	ea03 0501 	and.w	r5, r3, r1
 80066fe:	ea04 0602 	and.w	r6, r4, r2
 8006702:	4629      	mov	r1, r5
 8006704:	4632      	mov	r2, r6
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	f04f 0400 	mov.w	r4, #0
 800670e:	0154      	lsls	r4, r2, #5
 8006710:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006714:	014b      	lsls	r3, r1, #5
 8006716:	4619      	mov	r1, r3
 8006718:	4622      	mov	r2, r4
 800671a:	1b49      	subs	r1, r1, r5
 800671c:	eb62 0206 	sbc.w	r2, r2, r6
 8006720:	f04f 0300 	mov.w	r3, #0
 8006724:	f04f 0400 	mov.w	r4, #0
 8006728:	0194      	lsls	r4, r2, #6
 800672a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800672e:	018b      	lsls	r3, r1, #6
 8006730:	1a5b      	subs	r3, r3, r1
 8006732:	eb64 0402 	sbc.w	r4, r4, r2
 8006736:	f04f 0100 	mov.w	r1, #0
 800673a:	f04f 0200 	mov.w	r2, #0
 800673e:	00e2      	lsls	r2, r4, #3
 8006740:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006744:	00d9      	lsls	r1, r3, #3
 8006746:	460b      	mov	r3, r1
 8006748:	4614      	mov	r4, r2
 800674a:	195b      	adds	r3, r3, r5
 800674c:	eb44 0406 	adc.w	r4, r4, r6
 8006750:	f04f 0100 	mov.w	r1, #0
 8006754:	f04f 0200 	mov.w	r2, #0
 8006758:	02a2      	lsls	r2, r4, #10
 800675a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800675e:	0299      	lsls	r1, r3, #10
 8006760:	460b      	mov	r3, r1
 8006762:	4614      	mov	r4, r2
 8006764:	4618      	mov	r0, r3
 8006766:	4621      	mov	r1, r4
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f04f 0400 	mov.w	r4, #0
 800676e:	461a      	mov	r2, r3
 8006770:	4623      	mov	r3, r4
 8006772:	f7f9 fda7 	bl	80002c4 <__aeabi_uldivmod>
 8006776:	4603      	mov	r3, r0
 8006778:	460c      	mov	r4, r1
 800677a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800677c:	4b60      	ldr	r3, [pc, #384]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	3301      	adds	r3, #1
 8006788:	005b      	lsls	r3, r3, #1
 800678a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	fbb2 f3f3 	udiv	r3, r2, r3
 8006794:	613b      	str	r3, [r7, #16]
      break;
 8006796:	e0ae      	b.n	80068f6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006798:	4b59      	ldr	r3, [pc, #356]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067a0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067a2:	4b57      	ldr	r3, [pc, #348]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d04a      	beq.n	8006844 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067ae:	4b54      	ldr	r3, [pc, #336]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	099b      	lsrs	r3, r3, #6
 80067b4:	f04f 0400 	mov.w	r4, #0
 80067b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80067bc:	f04f 0200 	mov.w	r2, #0
 80067c0:	ea03 0501 	and.w	r5, r3, r1
 80067c4:	ea04 0602 	and.w	r6, r4, r2
 80067c8:	4629      	mov	r1, r5
 80067ca:	4632      	mov	r2, r6
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	f04f 0400 	mov.w	r4, #0
 80067d4:	0154      	lsls	r4, r2, #5
 80067d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80067da:	014b      	lsls	r3, r1, #5
 80067dc:	4619      	mov	r1, r3
 80067de:	4622      	mov	r2, r4
 80067e0:	1b49      	subs	r1, r1, r5
 80067e2:	eb62 0206 	sbc.w	r2, r2, r6
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	f04f 0400 	mov.w	r4, #0
 80067ee:	0194      	lsls	r4, r2, #6
 80067f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80067f4:	018b      	lsls	r3, r1, #6
 80067f6:	1a5b      	subs	r3, r3, r1
 80067f8:	eb64 0402 	sbc.w	r4, r4, r2
 80067fc:	f04f 0100 	mov.w	r1, #0
 8006800:	f04f 0200 	mov.w	r2, #0
 8006804:	00e2      	lsls	r2, r4, #3
 8006806:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800680a:	00d9      	lsls	r1, r3, #3
 800680c:	460b      	mov	r3, r1
 800680e:	4614      	mov	r4, r2
 8006810:	195b      	adds	r3, r3, r5
 8006812:	eb44 0406 	adc.w	r4, r4, r6
 8006816:	f04f 0100 	mov.w	r1, #0
 800681a:	f04f 0200 	mov.w	r2, #0
 800681e:	0262      	lsls	r2, r4, #9
 8006820:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006824:	0259      	lsls	r1, r3, #9
 8006826:	460b      	mov	r3, r1
 8006828:	4614      	mov	r4, r2
 800682a:	4618      	mov	r0, r3
 800682c:	4621      	mov	r1, r4
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f04f 0400 	mov.w	r4, #0
 8006834:	461a      	mov	r2, r3
 8006836:	4623      	mov	r3, r4
 8006838:	f7f9 fd44 	bl	80002c4 <__aeabi_uldivmod>
 800683c:	4603      	mov	r3, r0
 800683e:	460c      	mov	r4, r1
 8006840:	617b      	str	r3, [r7, #20]
 8006842:	e049      	b.n	80068d8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006844:	4b2e      	ldr	r3, [pc, #184]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	099b      	lsrs	r3, r3, #6
 800684a:	f04f 0400 	mov.w	r4, #0
 800684e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006852:	f04f 0200 	mov.w	r2, #0
 8006856:	ea03 0501 	and.w	r5, r3, r1
 800685a:	ea04 0602 	and.w	r6, r4, r2
 800685e:	4629      	mov	r1, r5
 8006860:	4632      	mov	r2, r6
 8006862:	f04f 0300 	mov.w	r3, #0
 8006866:	f04f 0400 	mov.w	r4, #0
 800686a:	0154      	lsls	r4, r2, #5
 800686c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006870:	014b      	lsls	r3, r1, #5
 8006872:	4619      	mov	r1, r3
 8006874:	4622      	mov	r2, r4
 8006876:	1b49      	subs	r1, r1, r5
 8006878:	eb62 0206 	sbc.w	r2, r2, r6
 800687c:	f04f 0300 	mov.w	r3, #0
 8006880:	f04f 0400 	mov.w	r4, #0
 8006884:	0194      	lsls	r4, r2, #6
 8006886:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800688a:	018b      	lsls	r3, r1, #6
 800688c:	1a5b      	subs	r3, r3, r1
 800688e:	eb64 0402 	sbc.w	r4, r4, r2
 8006892:	f04f 0100 	mov.w	r1, #0
 8006896:	f04f 0200 	mov.w	r2, #0
 800689a:	00e2      	lsls	r2, r4, #3
 800689c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80068a0:	00d9      	lsls	r1, r3, #3
 80068a2:	460b      	mov	r3, r1
 80068a4:	4614      	mov	r4, r2
 80068a6:	195b      	adds	r3, r3, r5
 80068a8:	eb44 0406 	adc.w	r4, r4, r6
 80068ac:	f04f 0100 	mov.w	r1, #0
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	02a2      	lsls	r2, r4, #10
 80068b6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80068ba:	0299      	lsls	r1, r3, #10
 80068bc:	460b      	mov	r3, r1
 80068be:	4614      	mov	r4, r2
 80068c0:	4618      	mov	r0, r3
 80068c2:	4621      	mov	r1, r4
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f04f 0400 	mov.w	r4, #0
 80068ca:	461a      	mov	r2, r3
 80068cc:	4623      	mov	r3, r4
 80068ce:	f7f9 fcf9 	bl	80002c4 <__aeabi_uldivmod>
 80068d2:	4603      	mov	r3, r0
 80068d4:	460c      	mov	r4, r1
 80068d6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80068d8:	4b09      	ldr	r3, [pc, #36]	; (8006900 <HAL_RCC_GetSysClockFreq+0x334>)
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	0f1b      	lsrs	r3, r3, #28
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ec:	613b      	str	r3, [r7, #16]
      break;
 80068ee:	e002      	b.n	80068f6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068f0:	4b04      	ldr	r3, [pc, #16]	; (8006904 <HAL_RCC_GetSysClockFreq+0x338>)
 80068f2:	613b      	str	r3, [r7, #16]
      break;
 80068f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068f6:	693b      	ldr	r3, [r7, #16]
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	371c      	adds	r7, #28
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006900:	40023800 	.word	0x40023800
 8006904:	00f42400 	.word	0x00f42400
 8006908:	007a1200 	.word	0x007a1200

0800690c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b086      	sub	sp, #24
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006914:	2300      	movs	r3, #0
 8006916:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 8083 	beq.w	8006a2c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006926:	4b95      	ldr	r3, [pc, #596]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f003 030c 	and.w	r3, r3, #12
 800692e:	2b04      	cmp	r3, #4
 8006930:	d019      	beq.n	8006966 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006932:	4b92      	ldr	r3, [pc, #584]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800693a:	2b08      	cmp	r3, #8
 800693c:	d106      	bne.n	800694c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800693e:	4b8f      	ldr	r3, [pc, #572]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006946:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800694a:	d00c      	beq.n	8006966 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800694c:	4b8b      	ldr	r3, [pc, #556]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006954:	2b0c      	cmp	r3, #12
 8006956:	d112      	bne.n	800697e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006958:	4b88      	ldr	r3, [pc, #544]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006960:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006964:	d10b      	bne.n	800697e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006966:	4b85      	ldr	r3, [pc, #532]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d05b      	beq.n	8006a2a <HAL_RCC_OscConfig+0x11e>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d157      	bne.n	8006a2a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e216      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006986:	d106      	bne.n	8006996 <HAL_RCC_OscConfig+0x8a>
 8006988:	4b7c      	ldr	r3, [pc, #496]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a7b      	ldr	r2, [pc, #492]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 800698e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	e01d      	b.n	80069d2 <HAL_RCC_OscConfig+0xc6>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800699e:	d10c      	bne.n	80069ba <HAL_RCC_OscConfig+0xae>
 80069a0:	4b76      	ldr	r3, [pc, #472]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a75      	ldr	r2, [pc, #468]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069aa:	6013      	str	r3, [r2, #0]
 80069ac:	4b73      	ldr	r3, [pc, #460]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a72      	ldr	r2, [pc, #456]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069b6:	6013      	str	r3, [r2, #0]
 80069b8:	e00b      	b.n	80069d2 <HAL_RCC_OscConfig+0xc6>
 80069ba:	4b70      	ldr	r3, [pc, #448]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a6f      	ldr	r2, [pc, #444]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	4b6d      	ldr	r3, [pc, #436]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a6c      	ldr	r2, [pc, #432]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d013      	beq.n	8006a02 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069da:	f7fd fe63 	bl	80046a4 <HAL_GetTick>
 80069de:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069e0:	e008      	b.n	80069f4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069e2:	f7fd fe5f 	bl	80046a4 <HAL_GetTick>
 80069e6:	4602      	mov	r2, r0
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	1ad3      	subs	r3, r2, r3
 80069ec:	2b64      	cmp	r3, #100	; 0x64
 80069ee:	d901      	bls.n	80069f4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e1db      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069f4:	4b61      	ldr	r3, [pc, #388]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0f0      	beq.n	80069e2 <HAL_RCC_OscConfig+0xd6>
 8006a00:	e014      	b.n	8006a2c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a02:	f7fd fe4f 	bl	80046a4 <HAL_GetTick>
 8006a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a08:	e008      	b.n	8006a1c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a0a:	f7fd fe4b 	bl	80046a4 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	2b64      	cmp	r3, #100	; 0x64
 8006a16:	d901      	bls.n	8006a1c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e1c7      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a1c:	4b57      	ldr	r3, [pc, #348]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1f0      	bne.n	8006a0a <HAL_RCC_OscConfig+0xfe>
 8006a28:	e000      	b.n	8006a2c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a2a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d06f      	beq.n	8006b18 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a38:	4b50      	ldr	r3, [pc, #320]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f003 030c 	and.w	r3, r3, #12
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d017      	beq.n	8006a74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a44:	4b4d      	ldr	r3, [pc, #308]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006a4c:	2b08      	cmp	r3, #8
 8006a4e:	d105      	bne.n	8006a5c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a50:	4b4a      	ldr	r3, [pc, #296]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00b      	beq.n	8006a74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a5c:	4b47      	ldr	r3, [pc, #284]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006a64:	2b0c      	cmp	r3, #12
 8006a66:	d11c      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a68:	4b44      	ldr	r3, [pc, #272]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d116      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a74:	4b41      	ldr	r3, [pc, #260]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d005      	beq.n	8006a8c <HAL_RCC_OscConfig+0x180>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d001      	beq.n	8006a8c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e18f      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8c:	4b3b      	ldr	r3, [pc, #236]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	4938      	ldr	r1, [pc, #224]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aa0:	e03a      	b.n	8006b18 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d020      	beq.n	8006aec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006aaa:	4b35      	ldr	r3, [pc, #212]	; (8006b80 <HAL_RCC_OscConfig+0x274>)
 8006aac:	2201      	movs	r2, #1
 8006aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab0:	f7fd fdf8 	bl	80046a4 <HAL_GetTick>
 8006ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ab6:	e008      	b.n	8006aca <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ab8:	f7fd fdf4 	bl	80046a4 <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e170      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aca:	4b2c      	ldr	r3, [pc, #176]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0f0      	beq.n	8006ab8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ad6:	4b29      	ldr	r3, [pc, #164]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	00db      	lsls	r3, r3, #3
 8006ae4:	4925      	ldr	r1, [pc, #148]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	600b      	str	r3, [r1, #0]
 8006aea:	e015      	b.n	8006b18 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aec:	4b24      	ldr	r3, [pc, #144]	; (8006b80 <HAL_RCC_OscConfig+0x274>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af2:	f7fd fdd7 	bl	80046a4 <HAL_GetTick>
 8006af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006af8:	e008      	b.n	8006b0c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006afa:	f7fd fdd3 	bl	80046a4 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d901      	bls.n	8006b0c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e14f      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b0c:	4b1b      	ldr	r3, [pc, #108]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1f0      	bne.n	8006afa <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0308 	and.w	r3, r3, #8
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d037      	beq.n	8006b94 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	695b      	ldr	r3, [r3, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d016      	beq.n	8006b5a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b2c:	4b15      	ldr	r3, [pc, #84]	; (8006b84 <HAL_RCC_OscConfig+0x278>)
 8006b2e:	2201      	movs	r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b32:	f7fd fdb7 	bl	80046a4 <HAL_GetTick>
 8006b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b38:	e008      	b.n	8006b4c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b3a:	f7fd fdb3 	bl	80046a4 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e12f      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b4c:	4b0b      	ldr	r3, [pc, #44]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0f0      	beq.n	8006b3a <HAL_RCC_OscConfig+0x22e>
 8006b58:	e01c      	b.n	8006b94 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	; (8006b84 <HAL_RCC_OscConfig+0x278>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b60:	f7fd fda0 	bl	80046a4 <HAL_GetTick>
 8006b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b66:	e00f      	b.n	8006b88 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b68:	f7fd fd9c 	bl	80046a4 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d908      	bls.n	8006b88 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e118      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
 8006b7a:	bf00      	nop
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	42470000 	.word	0x42470000
 8006b84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b88:	4b8a      	ldr	r3, [pc, #552]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1e9      	bne.n	8006b68 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 8097 	beq.w	8006cd0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ba6:	4b83      	ldr	r3, [pc, #524]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10f      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
 8006bb6:	4b7f      	ldr	r3, [pc, #508]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	4a7e      	ldr	r2, [pc, #504]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8006bc2:	4b7c      	ldr	r3, [pc, #496]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bd2:	4b79      	ldr	r3, [pc, #484]	; (8006db8 <HAL_RCC_OscConfig+0x4ac>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d118      	bne.n	8006c10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bde:	4b76      	ldr	r3, [pc, #472]	; (8006db8 <HAL_RCC_OscConfig+0x4ac>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a75      	ldr	r2, [pc, #468]	; (8006db8 <HAL_RCC_OscConfig+0x4ac>)
 8006be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bea:	f7fd fd5b 	bl	80046a4 <HAL_GetTick>
 8006bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bf0:	e008      	b.n	8006c04 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bf2:	f7fd fd57 	bl	80046a4 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	d901      	bls.n	8006c04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006c00:	2303      	movs	r3, #3
 8006c02:	e0d3      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c04:	4b6c      	ldr	r3, [pc, #432]	; (8006db8 <HAL_RCC_OscConfig+0x4ac>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d0f0      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d106      	bne.n	8006c26 <HAL_RCC_OscConfig+0x31a>
 8006c18:	4b66      	ldr	r3, [pc, #408]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1c:	4a65      	ldr	r2, [pc, #404]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c1e:	f043 0301 	orr.w	r3, r3, #1
 8006c22:	6713      	str	r3, [r2, #112]	; 0x70
 8006c24:	e01c      	b.n	8006c60 <HAL_RCC_OscConfig+0x354>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d10c      	bne.n	8006c48 <HAL_RCC_OscConfig+0x33c>
 8006c2e:	4b61      	ldr	r3, [pc, #388]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c32:	4a60      	ldr	r2, [pc, #384]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c34:	f043 0304 	orr.w	r3, r3, #4
 8006c38:	6713      	str	r3, [r2, #112]	; 0x70
 8006c3a:	4b5e      	ldr	r3, [pc, #376]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3e:	4a5d      	ldr	r2, [pc, #372]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c40:	f043 0301 	orr.w	r3, r3, #1
 8006c44:	6713      	str	r3, [r2, #112]	; 0x70
 8006c46:	e00b      	b.n	8006c60 <HAL_RCC_OscConfig+0x354>
 8006c48:	4b5a      	ldr	r3, [pc, #360]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c4c:	4a59      	ldr	r2, [pc, #356]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c4e:	f023 0301 	bic.w	r3, r3, #1
 8006c52:	6713      	str	r3, [r2, #112]	; 0x70
 8006c54:	4b57      	ldr	r3, [pc, #348]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c58:	4a56      	ldr	r2, [pc, #344]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c5a:	f023 0304 	bic.w	r3, r3, #4
 8006c5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d015      	beq.n	8006c94 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c68:	f7fd fd1c 	bl	80046a4 <HAL_GetTick>
 8006c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c6e:	e00a      	b.n	8006c86 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c70:	f7fd fd18 	bl	80046a4 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d901      	bls.n	8006c86 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e092      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c86:	4b4b      	ldr	r3, [pc, #300]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c8a:	f003 0302 	and.w	r3, r3, #2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0ee      	beq.n	8006c70 <HAL_RCC_OscConfig+0x364>
 8006c92:	e014      	b.n	8006cbe <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c94:	f7fd fd06 	bl	80046a4 <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c9a:	e00a      	b.n	8006cb2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c9c:	f7fd fd02 	bl	80046a4 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e07c      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cb2:	4b40      	ldr	r3, [pc, #256]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1ee      	bne.n	8006c9c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006cbe:	7dfb      	ldrb	r3, [r7, #23]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d105      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cc4:	4b3b      	ldr	r3, [pc, #236]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc8:	4a3a      	ldr	r2, [pc, #232]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006cca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d068      	beq.n	8006daa <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cd8:	4b36      	ldr	r3, [pc, #216]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	f003 030c 	and.w	r3, r3, #12
 8006ce0:	2b08      	cmp	r3, #8
 8006ce2:	d060      	beq.n	8006da6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d145      	bne.n	8006d78 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cec:	4b33      	ldr	r3, [pc, #204]	; (8006dbc <HAL_RCC_OscConfig+0x4b0>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf2:	f7fd fcd7 	bl	80046a4 <HAL_GetTick>
 8006cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cf8:	e008      	b.n	8006d0c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cfa:	f7fd fcd3 	bl	80046a4 <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e04f      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d0c:	4b29      	ldr	r3, [pc, #164]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1f0      	bne.n	8006cfa <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	69da      	ldr	r2, [r3, #28]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	431a      	orrs	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d26:	019b      	lsls	r3, r3, #6
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2e:	085b      	lsrs	r3, r3, #1
 8006d30:	3b01      	subs	r3, #1
 8006d32:	041b      	lsls	r3, r3, #16
 8006d34:	431a      	orrs	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d3a:	061b      	lsls	r3, r3, #24
 8006d3c:	431a      	orrs	r2, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d42:	071b      	lsls	r3, r3, #28
 8006d44:	491b      	ldr	r1, [pc, #108]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d4a:	4b1c      	ldr	r3, [pc, #112]	; (8006dbc <HAL_RCC_OscConfig+0x4b0>)
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d50:	f7fd fca8 	bl	80046a4 <HAL_GetTick>
 8006d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d56:	e008      	b.n	8006d6a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d58:	f7fd fca4 	bl	80046a4 <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d901      	bls.n	8006d6a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e020      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d6a:	4b12      	ldr	r3, [pc, #72]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d0f0      	beq.n	8006d58 <HAL_RCC_OscConfig+0x44c>
 8006d76:	e018      	b.n	8006daa <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d78:	4b10      	ldr	r3, [pc, #64]	; (8006dbc <HAL_RCC_OscConfig+0x4b0>)
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d7e:	f7fd fc91 	bl	80046a4 <HAL_GetTick>
 8006d82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d84:	e008      	b.n	8006d98 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d86:	f7fd fc8d 	bl	80046a4 <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d901      	bls.n	8006d98 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	e009      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d98:	4b06      	ldr	r3, [pc, #24]	; (8006db4 <HAL_RCC_OscConfig+0x4a8>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1f0      	bne.n	8006d86 <HAL_RCC_OscConfig+0x47a>
 8006da4:	e001      	b.n	8006daa <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e000      	b.n	8006dac <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3718      	adds	r7, #24
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	40023800 	.word	0x40023800
 8006db8:	40007000 	.word	0x40007000
 8006dbc:	42470060 	.word	0x42470060

08006dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e01d      	b.n	8006e0e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d106      	bne.n	8006dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fd fb0c 	bl	8004404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4610      	mov	r0, r2
 8006e00:	f000 f910 	bl	8007024 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3708      	adds	r7, #8
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b085      	sub	sp, #20
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2202      	movs	r2, #2
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f003 0307 	and.w	r3, r3, #7
 8006e30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b06      	cmp	r3, #6
 8006e36:	d007      	beq.n	8006e48 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2202      	movs	r2, #2
 8006e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	6a1a      	ldr	r2, [r3, #32]
 8006e74:	f241 1311 	movw	r3, #4369	; 0x1111
 8006e78:	4013      	ands	r3, r2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10f      	bne.n	8006e9e <HAL_TIM_Base_Stop+0x40>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	6a1a      	ldr	r2, [r3, #32]
 8006e84:	f240 4344 	movw	r3, #1092	; 0x444
 8006e88:	4013      	ands	r3, r2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d107      	bne.n	8006e9e <HAL_TIM_Base_Stop+0x40>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f022 0201 	bic.w	r2, r2, #1
 8006e9c:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIM_ConfigClockSource+0x18>
 8006ec8:	2302      	movs	r3, #2
 8006eca:	e0a6      	b.n	800701a <HAL_TIM_ConfigClockSource+0x166>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006eea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ef2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2b40      	cmp	r3, #64	; 0x40
 8006f02:	d067      	beq.n	8006fd4 <HAL_TIM_ConfigClockSource+0x120>
 8006f04:	2b40      	cmp	r3, #64	; 0x40
 8006f06:	d80b      	bhi.n	8006f20 <HAL_TIM_ConfigClockSource+0x6c>
 8006f08:	2b10      	cmp	r3, #16
 8006f0a:	d073      	beq.n	8006ff4 <HAL_TIM_ConfigClockSource+0x140>
 8006f0c:	2b10      	cmp	r3, #16
 8006f0e:	d802      	bhi.n	8006f16 <HAL_TIM_ConfigClockSource+0x62>
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d06f      	beq.n	8006ff4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006f14:	e078      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f16:	2b20      	cmp	r3, #32
 8006f18:	d06c      	beq.n	8006ff4 <HAL_TIM_ConfigClockSource+0x140>
 8006f1a:	2b30      	cmp	r3, #48	; 0x30
 8006f1c:	d06a      	beq.n	8006ff4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006f1e:	e073      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f20:	2b70      	cmp	r3, #112	; 0x70
 8006f22:	d00d      	beq.n	8006f40 <HAL_TIM_ConfigClockSource+0x8c>
 8006f24:	2b70      	cmp	r3, #112	; 0x70
 8006f26:	d804      	bhi.n	8006f32 <HAL_TIM_ConfigClockSource+0x7e>
 8006f28:	2b50      	cmp	r3, #80	; 0x50
 8006f2a:	d033      	beq.n	8006f94 <HAL_TIM_ConfigClockSource+0xe0>
 8006f2c:	2b60      	cmp	r3, #96	; 0x60
 8006f2e:	d041      	beq.n	8006fb4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006f30:	e06a      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f36:	d066      	beq.n	8007006 <HAL_TIM_ConfigClockSource+0x152>
 8006f38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f3c:	d017      	beq.n	8006f6e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006f3e:	e063      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6818      	ldr	r0, [r3, #0]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	6899      	ldr	r1, [r3, #8]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	f000 f982 	bl	8007258 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f62:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	609a      	str	r2, [r3, #8]
      break;
 8006f6c:	e04c      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6818      	ldr	r0, [r3, #0]
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	6899      	ldr	r1, [r3, #8]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f000 f96b 	bl	8007258 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f90:	609a      	str	r2, [r3, #8]
      break;
 8006f92:	e039      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6818      	ldr	r0, [r3, #0]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	6859      	ldr	r1, [r3, #4]
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	f000 f8df 	bl	8007164 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2150      	movs	r1, #80	; 0x50
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 f938 	bl	8007222 <TIM_ITRx_SetConfig>
      break;
 8006fb2:	e029      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6818      	ldr	r0, [r3, #0]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	6859      	ldr	r1, [r3, #4]
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f000 f8fe 	bl	80071c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2160      	movs	r1, #96	; 0x60
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f000 f928 	bl	8007222 <TIM_ITRx_SetConfig>
      break;
 8006fd2:	e019      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	6859      	ldr	r1, [r3, #4]
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f000 f8bf 	bl	8007164 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2140      	movs	r1, #64	; 0x40
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 f918 	bl	8007222 <TIM_ITRx_SetConfig>
      break;
 8006ff2:	e009      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4610      	mov	r0, r2
 8007000:	f000 f90f 	bl	8007222 <TIM_ITRx_SetConfig>
      break;
 8007004:	e000      	b.n	8007008 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007006:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
	...

08007024 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a40      	ldr	r2, [pc, #256]	; (8007138 <TIM_Base_SetConfig+0x114>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d013      	beq.n	8007064 <TIM_Base_SetConfig+0x40>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007042:	d00f      	beq.n	8007064 <TIM_Base_SetConfig+0x40>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a3d      	ldr	r2, [pc, #244]	; (800713c <TIM_Base_SetConfig+0x118>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d00b      	beq.n	8007064 <TIM_Base_SetConfig+0x40>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a3c      	ldr	r2, [pc, #240]	; (8007140 <TIM_Base_SetConfig+0x11c>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d007      	beq.n	8007064 <TIM_Base_SetConfig+0x40>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a3b      	ldr	r2, [pc, #236]	; (8007144 <TIM_Base_SetConfig+0x120>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d003      	beq.n	8007064 <TIM_Base_SetConfig+0x40>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a3a      	ldr	r2, [pc, #232]	; (8007148 <TIM_Base_SetConfig+0x124>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d108      	bne.n	8007076 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800706a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a2f      	ldr	r2, [pc, #188]	; (8007138 <TIM_Base_SetConfig+0x114>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d02b      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007084:	d027      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a2c      	ldr	r2, [pc, #176]	; (800713c <TIM_Base_SetConfig+0x118>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d023      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a2b      	ldr	r2, [pc, #172]	; (8007140 <TIM_Base_SetConfig+0x11c>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d01f      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a2a      	ldr	r2, [pc, #168]	; (8007144 <TIM_Base_SetConfig+0x120>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d01b      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a29      	ldr	r2, [pc, #164]	; (8007148 <TIM_Base_SetConfig+0x124>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d017      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a28      	ldr	r2, [pc, #160]	; (800714c <TIM_Base_SetConfig+0x128>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d013      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a27      	ldr	r2, [pc, #156]	; (8007150 <TIM_Base_SetConfig+0x12c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d00f      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a26      	ldr	r2, [pc, #152]	; (8007154 <TIM_Base_SetConfig+0x130>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d00b      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a25      	ldr	r2, [pc, #148]	; (8007158 <TIM_Base_SetConfig+0x134>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d007      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a24      	ldr	r2, [pc, #144]	; (800715c <TIM_Base_SetConfig+0x138>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d003      	beq.n	80070d6 <TIM_Base_SetConfig+0xb2>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a23      	ldr	r2, [pc, #140]	; (8007160 <TIM_Base_SetConfig+0x13c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d108      	bne.n	80070e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	689a      	ldr	r2, [r3, #8]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a0a      	ldr	r2, [pc, #40]	; (8007138 <TIM_Base_SetConfig+0x114>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d003      	beq.n	800711c <TIM_Base_SetConfig+0xf8>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a0c      	ldr	r2, [pc, #48]	; (8007148 <TIM_Base_SetConfig+0x124>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d103      	bne.n	8007124 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	615a      	str	r2, [r3, #20]
}
 800712a:	bf00      	nop
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	40010000 	.word	0x40010000
 800713c:	40000400 	.word	0x40000400
 8007140:	40000800 	.word	0x40000800
 8007144:	40000c00 	.word	0x40000c00
 8007148:	40010400 	.word	0x40010400
 800714c:	40014000 	.word	0x40014000
 8007150:	40014400 	.word	0x40014400
 8007154:	40014800 	.word	0x40014800
 8007158:	40001800 	.word	0x40001800
 800715c:	40001c00 	.word	0x40001c00
 8007160:	40002000 	.word	0x40002000

08007164 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007164:	b480      	push	{r7}
 8007166:	b087      	sub	sp, #28
 8007168:	af00      	add	r7, sp, #0
 800716a:	60f8      	str	r0, [r7, #12]
 800716c:	60b9      	str	r1, [r7, #8]
 800716e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6a1b      	ldr	r3, [r3, #32]
 8007174:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	f023 0201 	bic.w	r2, r3, #1
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800718e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	011b      	lsls	r3, r3, #4
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	4313      	orrs	r3, r2
 8007198:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	f023 030a 	bic.w	r3, r3, #10
 80071a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071a2:	697a      	ldr	r2, [r7, #20]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	697a      	ldr	r2, [r7, #20]
 80071b4:	621a      	str	r2, [r3, #32]
}
 80071b6:	bf00      	nop
 80071b8:	371c      	adds	r7, #28
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b087      	sub	sp, #28
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	f023 0210 	bic.w	r2, r3, #16
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	699b      	ldr	r3, [r3, #24]
 80071de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6a1b      	ldr	r3, [r3, #32]
 80071e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	031b      	lsls	r3, r3, #12
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	693a      	ldr	r2, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	621a      	str	r2, [r3, #32]
}
 8007216:	bf00      	nop
 8007218:	371c      	adds	r7, #28
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007222:	b480      	push	{r7}
 8007224:	b085      	sub	sp, #20
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
 800722a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007238:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4313      	orrs	r3, r2
 8007240:	f043 0307 	orr.w	r3, r3, #7
 8007244:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	609a      	str	r2, [r3, #8]
}
 800724c:	bf00      	nop
 800724e:	3714      	adds	r7, #20
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007258:	b480      	push	{r7}
 800725a:	b087      	sub	sp, #28
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
 8007264:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007272:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	021a      	lsls	r2, r3, #8
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	431a      	orrs	r2, r3
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	4313      	orrs	r3, r2
 8007280:	697a      	ldr	r2, [r7, #20]
 8007282:	4313      	orrs	r3, r2
 8007284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	697a      	ldr	r2, [r7, #20]
 800728a:	609a      	str	r2, [r3, #8]
}
 800728c:	bf00      	nop
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d101      	bne.n	80072b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072ac:	2302      	movs	r3, #2
 80072ae:	e05a      	b.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68fa      	ldr	r2, [r7, #12]
 80072e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a21      	ldr	r2, [pc, #132]	; (8007374 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d022      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072fc:	d01d      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a1d      	ldr	r2, [pc, #116]	; (8007378 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d018      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a1b      	ldr	r2, [pc, #108]	; (800737c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d013      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a1a      	ldr	r2, [pc, #104]	; (8007380 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d00e      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a18      	ldr	r2, [pc, #96]	; (8007384 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d009      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a17      	ldr	r2, [pc, #92]	; (8007388 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d004      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a15      	ldr	r2, [pc, #84]	; (800738c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d10c      	bne.n	8007354 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007340:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	4313      	orrs	r3, r2
 800734a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3714      	adds	r7, #20
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	40010000 	.word	0x40010000
 8007378:	40000400 	.word	0x40000400
 800737c:	40000800 	.word	0x40000800
 8007380:	40000c00 	.word	0x40000c00
 8007384:	40010400 	.word	0x40010400
 8007388:	40014000 	.word	0x40014000
 800738c:	40001800 	.word	0x40001800

08007390 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d101      	bne.n	80073a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e03f      	b.n	8007422 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d106      	bne.n	80073bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7fd f844 	bl	8004444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2224      	movs	r2, #36	; 0x24
 80073c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68da      	ldr	r2, [r3, #12]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f829 	bl	800742c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	691a      	ldr	r2, [r3, #16]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	695a      	ldr	r2, [r3, #20]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68da      	ldr	r2, [r3, #12]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007408:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2220      	movs	r2, #32
 8007414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2220      	movs	r2, #32
 800741c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3708      	adds	r7, #8
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
	...

0800742c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800742c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	b085      	sub	sp, #20
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	68da      	ldr	r2, [r3, #12]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	430a      	orrs	r2, r1
 800744a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	431a      	orrs	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	69db      	ldr	r3, [r3, #28]
 8007460:	4313      	orrs	r3, r2
 8007462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800746e:	f023 030c 	bic.w	r3, r3, #12
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	6812      	ldr	r2, [r2, #0]
 8007476:	68f9      	ldr	r1, [r7, #12]
 8007478:	430b      	orrs	r3, r1
 800747a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699a      	ldr	r2, [r3, #24]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800749a:	f040 818b 	bne.w	80077b4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4ac1      	ldr	r2, [pc, #772]	; (80077a8 <UART_SetConfig+0x37c>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d005      	beq.n	80074b4 <UART_SetConfig+0x88>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4abf      	ldr	r2, [pc, #764]	; (80077ac <UART_SetConfig+0x380>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	f040 80bd 	bne.w	800762e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074b4:	f7fe fb2e 	bl	8005b14 <HAL_RCC_GetPCLK2Freq>
 80074b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	461d      	mov	r5, r3
 80074be:	f04f 0600 	mov.w	r6, #0
 80074c2:	46a8      	mov	r8, r5
 80074c4:	46b1      	mov	r9, r6
 80074c6:	eb18 0308 	adds.w	r3, r8, r8
 80074ca:	eb49 0409 	adc.w	r4, r9, r9
 80074ce:	4698      	mov	r8, r3
 80074d0:	46a1      	mov	r9, r4
 80074d2:	eb18 0805 	adds.w	r8, r8, r5
 80074d6:	eb49 0906 	adc.w	r9, r9, r6
 80074da:	f04f 0100 	mov.w	r1, #0
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80074e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80074ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80074ee:	4688      	mov	r8, r1
 80074f0:	4691      	mov	r9, r2
 80074f2:	eb18 0005 	adds.w	r0, r8, r5
 80074f6:	eb49 0106 	adc.w	r1, r9, r6
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	461d      	mov	r5, r3
 8007500:	f04f 0600 	mov.w	r6, #0
 8007504:	196b      	adds	r3, r5, r5
 8007506:	eb46 0406 	adc.w	r4, r6, r6
 800750a:	461a      	mov	r2, r3
 800750c:	4623      	mov	r3, r4
 800750e:	f7f8 fed9 	bl	80002c4 <__aeabi_uldivmod>
 8007512:	4603      	mov	r3, r0
 8007514:	460c      	mov	r4, r1
 8007516:	461a      	mov	r2, r3
 8007518:	4ba5      	ldr	r3, [pc, #660]	; (80077b0 <UART_SetConfig+0x384>)
 800751a:	fba3 2302 	umull	r2, r3, r3, r2
 800751e:	095b      	lsrs	r3, r3, #5
 8007520:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	461d      	mov	r5, r3
 8007528:	f04f 0600 	mov.w	r6, #0
 800752c:	46a9      	mov	r9, r5
 800752e:	46b2      	mov	sl, r6
 8007530:	eb19 0309 	adds.w	r3, r9, r9
 8007534:	eb4a 040a 	adc.w	r4, sl, sl
 8007538:	4699      	mov	r9, r3
 800753a:	46a2      	mov	sl, r4
 800753c:	eb19 0905 	adds.w	r9, r9, r5
 8007540:	eb4a 0a06 	adc.w	sl, sl, r6
 8007544:	f04f 0100 	mov.w	r1, #0
 8007548:	f04f 0200 	mov.w	r2, #0
 800754c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007550:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007554:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007558:	4689      	mov	r9, r1
 800755a:	4692      	mov	sl, r2
 800755c:	eb19 0005 	adds.w	r0, r9, r5
 8007560:	eb4a 0106 	adc.w	r1, sl, r6
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	461d      	mov	r5, r3
 800756a:	f04f 0600 	mov.w	r6, #0
 800756e:	196b      	adds	r3, r5, r5
 8007570:	eb46 0406 	adc.w	r4, r6, r6
 8007574:	461a      	mov	r2, r3
 8007576:	4623      	mov	r3, r4
 8007578:	f7f8 fea4 	bl	80002c4 <__aeabi_uldivmod>
 800757c:	4603      	mov	r3, r0
 800757e:	460c      	mov	r4, r1
 8007580:	461a      	mov	r2, r3
 8007582:	4b8b      	ldr	r3, [pc, #556]	; (80077b0 <UART_SetConfig+0x384>)
 8007584:	fba3 1302 	umull	r1, r3, r3, r2
 8007588:	095b      	lsrs	r3, r3, #5
 800758a:	2164      	movs	r1, #100	; 0x64
 800758c:	fb01 f303 	mul.w	r3, r1, r3
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	00db      	lsls	r3, r3, #3
 8007594:	3332      	adds	r3, #50	; 0x32
 8007596:	4a86      	ldr	r2, [pc, #536]	; (80077b0 <UART_SetConfig+0x384>)
 8007598:	fba2 2303 	umull	r2, r3, r2, r3
 800759c:	095b      	lsrs	r3, r3, #5
 800759e:	005b      	lsls	r3, r3, #1
 80075a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075a4:	4498      	add	r8, r3
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	461d      	mov	r5, r3
 80075aa:	f04f 0600 	mov.w	r6, #0
 80075ae:	46a9      	mov	r9, r5
 80075b0:	46b2      	mov	sl, r6
 80075b2:	eb19 0309 	adds.w	r3, r9, r9
 80075b6:	eb4a 040a 	adc.w	r4, sl, sl
 80075ba:	4699      	mov	r9, r3
 80075bc:	46a2      	mov	sl, r4
 80075be:	eb19 0905 	adds.w	r9, r9, r5
 80075c2:	eb4a 0a06 	adc.w	sl, sl, r6
 80075c6:	f04f 0100 	mov.w	r1, #0
 80075ca:	f04f 0200 	mov.w	r2, #0
 80075ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075da:	4689      	mov	r9, r1
 80075dc:	4692      	mov	sl, r2
 80075de:	eb19 0005 	adds.w	r0, r9, r5
 80075e2:	eb4a 0106 	adc.w	r1, sl, r6
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	461d      	mov	r5, r3
 80075ec:	f04f 0600 	mov.w	r6, #0
 80075f0:	196b      	adds	r3, r5, r5
 80075f2:	eb46 0406 	adc.w	r4, r6, r6
 80075f6:	461a      	mov	r2, r3
 80075f8:	4623      	mov	r3, r4
 80075fa:	f7f8 fe63 	bl	80002c4 <__aeabi_uldivmod>
 80075fe:	4603      	mov	r3, r0
 8007600:	460c      	mov	r4, r1
 8007602:	461a      	mov	r2, r3
 8007604:	4b6a      	ldr	r3, [pc, #424]	; (80077b0 <UART_SetConfig+0x384>)
 8007606:	fba3 1302 	umull	r1, r3, r3, r2
 800760a:	095b      	lsrs	r3, r3, #5
 800760c:	2164      	movs	r1, #100	; 0x64
 800760e:	fb01 f303 	mul.w	r3, r1, r3
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	00db      	lsls	r3, r3, #3
 8007616:	3332      	adds	r3, #50	; 0x32
 8007618:	4a65      	ldr	r2, [pc, #404]	; (80077b0 <UART_SetConfig+0x384>)
 800761a:	fba2 2303 	umull	r2, r3, r2, r3
 800761e:	095b      	lsrs	r3, r3, #5
 8007620:	f003 0207 	and.w	r2, r3, #7
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4442      	add	r2, r8
 800762a:	609a      	str	r2, [r3, #8]
 800762c:	e26f      	b.n	8007b0e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800762e:	f7fe fa5d 	bl	8005aec <HAL_RCC_GetPCLK1Freq>
 8007632:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	461d      	mov	r5, r3
 8007638:	f04f 0600 	mov.w	r6, #0
 800763c:	46a8      	mov	r8, r5
 800763e:	46b1      	mov	r9, r6
 8007640:	eb18 0308 	adds.w	r3, r8, r8
 8007644:	eb49 0409 	adc.w	r4, r9, r9
 8007648:	4698      	mov	r8, r3
 800764a:	46a1      	mov	r9, r4
 800764c:	eb18 0805 	adds.w	r8, r8, r5
 8007650:	eb49 0906 	adc.w	r9, r9, r6
 8007654:	f04f 0100 	mov.w	r1, #0
 8007658:	f04f 0200 	mov.w	r2, #0
 800765c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007660:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007664:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007668:	4688      	mov	r8, r1
 800766a:	4691      	mov	r9, r2
 800766c:	eb18 0005 	adds.w	r0, r8, r5
 8007670:	eb49 0106 	adc.w	r1, r9, r6
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	461d      	mov	r5, r3
 800767a:	f04f 0600 	mov.w	r6, #0
 800767e:	196b      	adds	r3, r5, r5
 8007680:	eb46 0406 	adc.w	r4, r6, r6
 8007684:	461a      	mov	r2, r3
 8007686:	4623      	mov	r3, r4
 8007688:	f7f8 fe1c 	bl	80002c4 <__aeabi_uldivmod>
 800768c:	4603      	mov	r3, r0
 800768e:	460c      	mov	r4, r1
 8007690:	461a      	mov	r2, r3
 8007692:	4b47      	ldr	r3, [pc, #284]	; (80077b0 <UART_SetConfig+0x384>)
 8007694:	fba3 2302 	umull	r2, r3, r3, r2
 8007698:	095b      	lsrs	r3, r3, #5
 800769a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	461d      	mov	r5, r3
 80076a2:	f04f 0600 	mov.w	r6, #0
 80076a6:	46a9      	mov	r9, r5
 80076a8:	46b2      	mov	sl, r6
 80076aa:	eb19 0309 	adds.w	r3, r9, r9
 80076ae:	eb4a 040a 	adc.w	r4, sl, sl
 80076b2:	4699      	mov	r9, r3
 80076b4:	46a2      	mov	sl, r4
 80076b6:	eb19 0905 	adds.w	r9, r9, r5
 80076ba:	eb4a 0a06 	adc.w	sl, sl, r6
 80076be:	f04f 0100 	mov.w	r1, #0
 80076c2:	f04f 0200 	mov.w	r2, #0
 80076c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80076ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076d2:	4689      	mov	r9, r1
 80076d4:	4692      	mov	sl, r2
 80076d6:	eb19 0005 	adds.w	r0, r9, r5
 80076da:	eb4a 0106 	adc.w	r1, sl, r6
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	461d      	mov	r5, r3
 80076e4:	f04f 0600 	mov.w	r6, #0
 80076e8:	196b      	adds	r3, r5, r5
 80076ea:	eb46 0406 	adc.w	r4, r6, r6
 80076ee:	461a      	mov	r2, r3
 80076f0:	4623      	mov	r3, r4
 80076f2:	f7f8 fde7 	bl	80002c4 <__aeabi_uldivmod>
 80076f6:	4603      	mov	r3, r0
 80076f8:	460c      	mov	r4, r1
 80076fa:	461a      	mov	r2, r3
 80076fc:	4b2c      	ldr	r3, [pc, #176]	; (80077b0 <UART_SetConfig+0x384>)
 80076fe:	fba3 1302 	umull	r1, r3, r3, r2
 8007702:	095b      	lsrs	r3, r3, #5
 8007704:	2164      	movs	r1, #100	; 0x64
 8007706:	fb01 f303 	mul.w	r3, r1, r3
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	00db      	lsls	r3, r3, #3
 800770e:	3332      	adds	r3, #50	; 0x32
 8007710:	4a27      	ldr	r2, [pc, #156]	; (80077b0 <UART_SetConfig+0x384>)
 8007712:	fba2 2303 	umull	r2, r3, r2, r3
 8007716:	095b      	lsrs	r3, r3, #5
 8007718:	005b      	lsls	r3, r3, #1
 800771a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800771e:	4498      	add	r8, r3
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	461d      	mov	r5, r3
 8007724:	f04f 0600 	mov.w	r6, #0
 8007728:	46a9      	mov	r9, r5
 800772a:	46b2      	mov	sl, r6
 800772c:	eb19 0309 	adds.w	r3, r9, r9
 8007730:	eb4a 040a 	adc.w	r4, sl, sl
 8007734:	4699      	mov	r9, r3
 8007736:	46a2      	mov	sl, r4
 8007738:	eb19 0905 	adds.w	r9, r9, r5
 800773c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007740:	f04f 0100 	mov.w	r1, #0
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800774c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007750:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007754:	4689      	mov	r9, r1
 8007756:	4692      	mov	sl, r2
 8007758:	eb19 0005 	adds.w	r0, r9, r5
 800775c:	eb4a 0106 	adc.w	r1, sl, r6
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	461d      	mov	r5, r3
 8007766:	f04f 0600 	mov.w	r6, #0
 800776a:	196b      	adds	r3, r5, r5
 800776c:	eb46 0406 	adc.w	r4, r6, r6
 8007770:	461a      	mov	r2, r3
 8007772:	4623      	mov	r3, r4
 8007774:	f7f8 fda6 	bl	80002c4 <__aeabi_uldivmod>
 8007778:	4603      	mov	r3, r0
 800777a:	460c      	mov	r4, r1
 800777c:	461a      	mov	r2, r3
 800777e:	4b0c      	ldr	r3, [pc, #48]	; (80077b0 <UART_SetConfig+0x384>)
 8007780:	fba3 1302 	umull	r1, r3, r3, r2
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	2164      	movs	r1, #100	; 0x64
 8007788:	fb01 f303 	mul.w	r3, r1, r3
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	3332      	adds	r3, #50	; 0x32
 8007792:	4a07      	ldr	r2, [pc, #28]	; (80077b0 <UART_SetConfig+0x384>)
 8007794:	fba2 2303 	umull	r2, r3, r2, r3
 8007798:	095b      	lsrs	r3, r3, #5
 800779a:	f003 0207 	and.w	r2, r3, #7
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4442      	add	r2, r8
 80077a4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80077a6:	e1b2      	b.n	8007b0e <UART_SetConfig+0x6e2>
 80077a8:	40011000 	.word	0x40011000
 80077ac:	40011400 	.word	0x40011400
 80077b0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4ad7      	ldr	r2, [pc, #860]	; (8007b18 <UART_SetConfig+0x6ec>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d005      	beq.n	80077ca <UART_SetConfig+0x39e>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4ad6      	ldr	r2, [pc, #856]	; (8007b1c <UART_SetConfig+0x6f0>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	f040 80d1 	bne.w	800796c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80077ca:	f7fe f9a3 	bl	8005b14 <HAL_RCC_GetPCLK2Freq>
 80077ce:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	469a      	mov	sl, r3
 80077d4:	f04f 0b00 	mov.w	fp, #0
 80077d8:	46d0      	mov	r8, sl
 80077da:	46d9      	mov	r9, fp
 80077dc:	eb18 0308 	adds.w	r3, r8, r8
 80077e0:	eb49 0409 	adc.w	r4, r9, r9
 80077e4:	4698      	mov	r8, r3
 80077e6:	46a1      	mov	r9, r4
 80077e8:	eb18 080a 	adds.w	r8, r8, sl
 80077ec:	eb49 090b 	adc.w	r9, r9, fp
 80077f0:	f04f 0100 	mov.w	r1, #0
 80077f4:	f04f 0200 	mov.w	r2, #0
 80077f8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80077fc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007800:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007804:	4688      	mov	r8, r1
 8007806:	4691      	mov	r9, r2
 8007808:	eb1a 0508 	adds.w	r5, sl, r8
 800780c:	eb4b 0609 	adc.w	r6, fp, r9
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	4619      	mov	r1, r3
 8007816:	f04f 0200 	mov.w	r2, #0
 800781a:	f04f 0300 	mov.w	r3, #0
 800781e:	f04f 0400 	mov.w	r4, #0
 8007822:	0094      	lsls	r4, r2, #2
 8007824:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007828:	008b      	lsls	r3, r1, #2
 800782a:	461a      	mov	r2, r3
 800782c:	4623      	mov	r3, r4
 800782e:	4628      	mov	r0, r5
 8007830:	4631      	mov	r1, r6
 8007832:	f7f8 fd47 	bl	80002c4 <__aeabi_uldivmod>
 8007836:	4603      	mov	r3, r0
 8007838:	460c      	mov	r4, r1
 800783a:	461a      	mov	r2, r3
 800783c:	4bb8      	ldr	r3, [pc, #736]	; (8007b20 <UART_SetConfig+0x6f4>)
 800783e:	fba3 2302 	umull	r2, r3, r3, r2
 8007842:	095b      	lsrs	r3, r3, #5
 8007844:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	469b      	mov	fp, r3
 800784c:	f04f 0c00 	mov.w	ip, #0
 8007850:	46d9      	mov	r9, fp
 8007852:	46e2      	mov	sl, ip
 8007854:	eb19 0309 	adds.w	r3, r9, r9
 8007858:	eb4a 040a 	adc.w	r4, sl, sl
 800785c:	4699      	mov	r9, r3
 800785e:	46a2      	mov	sl, r4
 8007860:	eb19 090b 	adds.w	r9, r9, fp
 8007864:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007868:	f04f 0100 	mov.w	r1, #0
 800786c:	f04f 0200 	mov.w	r2, #0
 8007870:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007874:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007878:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800787c:	4689      	mov	r9, r1
 800787e:	4692      	mov	sl, r2
 8007880:	eb1b 0509 	adds.w	r5, fp, r9
 8007884:	eb4c 060a 	adc.w	r6, ip, sl
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	4619      	mov	r1, r3
 800788e:	f04f 0200 	mov.w	r2, #0
 8007892:	f04f 0300 	mov.w	r3, #0
 8007896:	f04f 0400 	mov.w	r4, #0
 800789a:	0094      	lsls	r4, r2, #2
 800789c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078a0:	008b      	lsls	r3, r1, #2
 80078a2:	461a      	mov	r2, r3
 80078a4:	4623      	mov	r3, r4
 80078a6:	4628      	mov	r0, r5
 80078a8:	4631      	mov	r1, r6
 80078aa:	f7f8 fd0b 	bl	80002c4 <__aeabi_uldivmod>
 80078ae:	4603      	mov	r3, r0
 80078b0:	460c      	mov	r4, r1
 80078b2:	461a      	mov	r2, r3
 80078b4:	4b9a      	ldr	r3, [pc, #616]	; (8007b20 <UART_SetConfig+0x6f4>)
 80078b6:	fba3 1302 	umull	r1, r3, r3, r2
 80078ba:	095b      	lsrs	r3, r3, #5
 80078bc:	2164      	movs	r1, #100	; 0x64
 80078be:	fb01 f303 	mul.w	r3, r1, r3
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	011b      	lsls	r3, r3, #4
 80078c6:	3332      	adds	r3, #50	; 0x32
 80078c8:	4a95      	ldr	r2, [pc, #596]	; (8007b20 <UART_SetConfig+0x6f4>)
 80078ca:	fba2 2303 	umull	r2, r3, r2, r3
 80078ce:	095b      	lsrs	r3, r3, #5
 80078d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078d4:	4498      	add	r8, r3
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	469b      	mov	fp, r3
 80078da:	f04f 0c00 	mov.w	ip, #0
 80078de:	46d9      	mov	r9, fp
 80078e0:	46e2      	mov	sl, ip
 80078e2:	eb19 0309 	adds.w	r3, r9, r9
 80078e6:	eb4a 040a 	adc.w	r4, sl, sl
 80078ea:	4699      	mov	r9, r3
 80078ec:	46a2      	mov	sl, r4
 80078ee:	eb19 090b 	adds.w	r9, r9, fp
 80078f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078f6:	f04f 0100 	mov.w	r1, #0
 80078fa:	f04f 0200 	mov.w	r2, #0
 80078fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007902:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007906:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800790a:	4689      	mov	r9, r1
 800790c:	4692      	mov	sl, r2
 800790e:	eb1b 0509 	adds.w	r5, fp, r9
 8007912:	eb4c 060a 	adc.w	r6, ip, sl
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	4619      	mov	r1, r3
 800791c:	f04f 0200 	mov.w	r2, #0
 8007920:	f04f 0300 	mov.w	r3, #0
 8007924:	f04f 0400 	mov.w	r4, #0
 8007928:	0094      	lsls	r4, r2, #2
 800792a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800792e:	008b      	lsls	r3, r1, #2
 8007930:	461a      	mov	r2, r3
 8007932:	4623      	mov	r3, r4
 8007934:	4628      	mov	r0, r5
 8007936:	4631      	mov	r1, r6
 8007938:	f7f8 fcc4 	bl	80002c4 <__aeabi_uldivmod>
 800793c:	4603      	mov	r3, r0
 800793e:	460c      	mov	r4, r1
 8007940:	461a      	mov	r2, r3
 8007942:	4b77      	ldr	r3, [pc, #476]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007944:	fba3 1302 	umull	r1, r3, r3, r2
 8007948:	095b      	lsrs	r3, r3, #5
 800794a:	2164      	movs	r1, #100	; 0x64
 800794c:	fb01 f303 	mul.w	r3, r1, r3
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	011b      	lsls	r3, r3, #4
 8007954:	3332      	adds	r3, #50	; 0x32
 8007956:	4a72      	ldr	r2, [pc, #456]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007958:	fba2 2303 	umull	r2, r3, r2, r3
 800795c:	095b      	lsrs	r3, r3, #5
 800795e:	f003 020f 	and.w	r2, r3, #15
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4442      	add	r2, r8
 8007968:	609a      	str	r2, [r3, #8]
 800796a:	e0d0      	b.n	8007b0e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800796c:	f7fe f8be 	bl	8005aec <HAL_RCC_GetPCLK1Freq>
 8007970:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	469a      	mov	sl, r3
 8007976:	f04f 0b00 	mov.w	fp, #0
 800797a:	46d0      	mov	r8, sl
 800797c:	46d9      	mov	r9, fp
 800797e:	eb18 0308 	adds.w	r3, r8, r8
 8007982:	eb49 0409 	adc.w	r4, r9, r9
 8007986:	4698      	mov	r8, r3
 8007988:	46a1      	mov	r9, r4
 800798a:	eb18 080a 	adds.w	r8, r8, sl
 800798e:	eb49 090b 	adc.w	r9, r9, fp
 8007992:	f04f 0100 	mov.w	r1, #0
 8007996:	f04f 0200 	mov.w	r2, #0
 800799a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800799e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80079a2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80079a6:	4688      	mov	r8, r1
 80079a8:	4691      	mov	r9, r2
 80079aa:	eb1a 0508 	adds.w	r5, sl, r8
 80079ae:	eb4b 0609 	adc.w	r6, fp, r9
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	4619      	mov	r1, r3
 80079b8:	f04f 0200 	mov.w	r2, #0
 80079bc:	f04f 0300 	mov.w	r3, #0
 80079c0:	f04f 0400 	mov.w	r4, #0
 80079c4:	0094      	lsls	r4, r2, #2
 80079c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80079ca:	008b      	lsls	r3, r1, #2
 80079cc:	461a      	mov	r2, r3
 80079ce:	4623      	mov	r3, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	4631      	mov	r1, r6
 80079d4:	f7f8 fc76 	bl	80002c4 <__aeabi_uldivmod>
 80079d8:	4603      	mov	r3, r0
 80079da:	460c      	mov	r4, r1
 80079dc:	461a      	mov	r2, r3
 80079de:	4b50      	ldr	r3, [pc, #320]	; (8007b20 <UART_SetConfig+0x6f4>)
 80079e0:	fba3 2302 	umull	r2, r3, r3, r2
 80079e4:	095b      	lsrs	r3, r3, #5
 80079e6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	469b      	mov	fp, r3
 80079ee:	f04f 0c00 	mov.w	ip, #0
 80079f2:	46d9      	mov	r9, fp
 80079f4:	46e2      	mov	sl, ip
 80079f6:	eb19 0309 	adds.w	r3, r9, r9
 80079fa:	eb4a 040a 	adc.w	r4, sl, sl
 80079fe:	4699      	mov	r9, r3
 8007a00:	46a2      	mov	sl, r4
 8007a02:	eb19 090b 	adds.w	r9, r9, fp
 8007a06:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a0a:	f04f 0100 	mov.w	r1, #0
 8007a0e:	f04f 0200 	mov.w	r2, #0
 8007a12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a16:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a1a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a1e:	4689      	mov	r9, r1
 8007a20:	4692      	mov	sl, r2
 8007a22:	eb1b 0509 	adds.w	r5, fp, r9
 8007a26:	eb4c 060a 	adc.w	r6, ip, sl
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	f04f 0200 	mov.w	r2, #0
 8007a34:	f04f 0300 	mov.w	r3, #0
 8007a38:	f04f 0400 	mov.w	r4, #0
 8007a3c:	0094      	lsls	r4, r2, #2
 8007a3e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a42:	008b      	lsls	r3, r1, #2
 8007a44:	461a      	mov	r2, r3
 8007a46:	4623      	mov	r3, r4
 8007a48:	4628      	mov	r0, r5
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	f7f8 fc3a 	bl	80002c4 <__aeabi_uldivmod>
 8007a50:	4603      	mov	r3, r0
 8007a52:	460c      	mov	r4, r1
 8007a54:	461a      	mov	r2, r3
 8007a56:	4b32      	ldr	r3, [pc, #200]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007a58:	fba3 1302 	umull	r1, r3, r3, r2
 8007a5c:	095b      	lsrs	r3, r3, #5
 8007a5e:	2164      	movs	r1, #100	; 0x64
 8007a60:	fb01 f303 	mul.w	r3, r1, r3
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	3332      	adds	r3, #50	; 0x32
 8007a6a:	4a2d      	ldr	r2, [pc, #180]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a70:	095b      	lsrs	r3, r3, #5
 8007a72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a76:	4498      	add	r8, r3
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	469b      	mov	fp, r3
 8007a7c:	f04f 0c00 	mov.w	ip, #0
 8007a80:	46d9      	mov	r9, fp
 8007a82:	46e2      	mov	sl, ip
 8007a84:	eb19 0309 	adds.w	r3, r9, r9
 8007a88:	eb4a 040a 	adc.w	r4, sl, sl
 8007a8c:	4699      	mov	r9, r3
 8007a8e:	46a2      	mov	sl, r4
 8007a90:	eb19 090b 	adds.w	r9, r9, fp
 8007a94:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a98:	f04f 0100 	mov.w	r1, #0
 8007a9c:	f04f 0200 	mov.w	r2, #0
 8007aa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007aa4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007aa8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007aac:	4689      	mov	r9, r1
 8007aae:	4692      	mov	sl, r2
 8007ab0:	eb1b 0509 	adds.w	r5, fp, r9
 8007ab4:	eb4c 060a 	adc.w	r6, ip, sl
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	4619      	mov	r1, r3
 8007abe:	f04f 0200 	mov.w	r2, #0
 8007ac2:	f04f 0300 	mov.w	r3, #0
 8007ac6:	f04f 0400 	mov.w	r4, #0
 8007aca:	0094      	lsls	r4, r2, #2
 8007acc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ad0:	008b      	lsls	r3, r1, #2
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	4623      	mov	r3, r4
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	4631      	mov	r1, r6
 8007ada:	f7f8 fbf3 	bl	80002c4 <__aeabi_uldivmod>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	4b0e      	ldr	r3, [pc, #56]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007ae6:	fba3 1302 	umull	r1, r3, r3, r2
 8007aea:	095b      	lsrs	r3, r3, #5
 8007aec:	2164      	movs	r1, #100	; 0x64
 8007aee:	fb01 f303 	mul.w	r3, r1, r3
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	011b      	lsls	r3, r3, #4
 8007af6:	3332      	adds	r3, #50	; 0x32
 8007af8:	4a09      	ldr	r2, [pc, #36]	; (8007b20 <UART_SetConfig+0x6f4>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	f003 020f 	and.w	r2, r3, #15
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4442      	add	r2, r8
 8007b0a:	609a      	str	r2, [r3, #8]
}
 8007b0c:	e7ff      	b.n	8007b0e <UART_SetConfig+0x6e2>
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b18:	40011000 	.word	0x40011000
 8007b1c:	40011400 	.word	0x40011400
 8007b20:	51eb851f 	.word	0x51eb851f

08007b24 <__libc_init_array>:
 8007b24:	b570      	push	{r4, r5, r6, lr}
 8007b26:	4e0d      	ldr	r6, [pc, #52]	; (8007b5c <__libc_init_array+0x38>)
 8007b28:	4c0d      	ldr	r4, [pc, #52]	; (8007b60 <__libc_init_array+0x3c>)
 8007b2a:	1ba4      	subs	r4, r4, r6
 8007b2c:	10a4      	asrs	r4, r4, #2
 8007b2e:	2500      	movs	r5, #0
 8007b30:	42a5      	cmp	r5, r4
 8007b32:	d109      	bne.n	8007b48 <__libc_init_array+0x24>
 8007b34:	4e0b      	ldr	r6, [pc, #44]	; (8007b64 <__libc_init_array+0x40>)
 8007b36:	4c0c      	ldr	r4, [pc, #48]	; (8007b68 <__libc_init_array+0x44>)
 8007b38:	f000 f820 	bl	8007b7c <_init>
 8007b3c:	1ba4      	subs	r4, r4, r6
 8007b3e:	10a4      	asrs	r4, r4, #2
 8007b40:	2500      	movs	r5, #0
 8007b42:	42a5      	cmp	r5, r4
 8007b44:	d105      	bne.n	8007b52 <__libc_init_array+0x2e>
 8007b46:	bd70      	pop	{r4, r5, r6, pc}
 8007b48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b4c:	4798      	blx	r3
 8007b4e:	3501      	adds	r5, #1
 8007b50:	e7ee      	b.n	8007b30 <__libc_init_array+0xc>
 8007b52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b56:	4798      	blx	r3
 8007b58:	3501      	adds	r5, #1
 8007b5a:	e7f2      	b.n	8007b42 <__libc_init_array+0x1e>
 8007b5c:	08025024 	.word	0x08025024
 8007b60:	08025024 	.word	0x08025024
 8007b64:	08025024 	.word	0x08025024
 8007b68:	08025028 	.word	0x08025028

08007b6c <memset>:
 8007b6c:	4402      	add	r2, r0
 8007b6e:	4603      	mov	r3, r0
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d100      	bne.n	8007b76 <memset+0xa>
 8007b74:	4770      	bx	lr
 8007b76:	f803 1b01 	strb.w	r1, [r3], #1
 8007b7a:	e7f9      	b.n	8007b70 <memset+0x4>

08007b7c <_init>:
 8007b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7e:	bf00      	nop
 8007b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b82:	bc08      	pop	{r3}
 8007b84:	469e      	mov	lr, r3
 8007b86:	4770      	bx	lr

08007b88 <_fini>:
 8007b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b8a:	bf00      	nop
 8007b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b8e:	bc08      	pop	{r3}
 8007b90:	469e      	mov	lr, r3
 8007b92:	4770      	bx	lr
