

================================================================
== Vivado HLS Report for 'Sobel_1920u_1080u_s'
================================================================
* Date:           Fri May 26 21:01:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     9.473|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2103841|  2103841|  2103841|  2103841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2103840|  2103840|      1948|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1945|     1945|        27|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    875|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|    1681|   1967|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        0|      -|    1444|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      2|    3125|   3111|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |canny_edge_rectang8j_U26  |canny_edge_rectang8j  |        0|      0|   229|  550|    0|
    |canny_edge_rectanhbi_U27  |canny_edge_rectanhbi  |        0|      0|   405|  615|    0|
    |canny_edge_rectanibs_U28  |canny_edge_rectanibs  |        0|      0|  1047|  802|    0|
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                     |                      |        0|      0|  1681| 1967|    0|
    +--------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |canny_edge_rectanjbC_U29  |canny_edge_rectanjbC  |    i0 * i0   |
    |canny_edge_rectankbM_U30  |canny_edge_rectankbM  | i0 + i1 * i1 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |Sobel_1920u_1080ufYi  |        3|  0|   0|    0|  1920|   24|     1|        46080|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        3|  0|   0|    0|  1920|   24|     1|        46080|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln254_1_fu_536_p2               |     +    |      0|  0|   11|          11|          11|
    |add_ln254_fu_454_p2                 |     +    |      0|  0|   13|          11|          11|
    |add_ln261_1_fu_482_p2               |     +    |      0|  0|   14|          10|          10|
    |add_ln261_fu_472_p2                 |     +    |      0|  0|   15|           9|           9|
    |add_ln339_fu_668_p2                 |     +    |      0|  0|   15|           8|           9|
    |xi_fu_326_p2                        |     +    |      0|  0|   13|          11|           1|
    |yi_fu_286_p2                        |     +    |      0|  0|   13|          11|           1|
    |result_V_1_fu_754_p2                |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_682_p2                |     -    |      0|  0|   15|           7|           8|
    |sub_ln254_1_fu_527_p2               |     -    |      0|  0|   11|          11|          11|
    |sub_ln254_2_fu_545_p2               |     -    |      0|  0|   13|          11|          11|
    |sub_ln254_fu_432_p2                 |     -    |      0|  0|   15|           9|           9|
    |sub_ln261_1_fu_571_p2               |     -    |      0|  0|   11|          11|          11|
    |sub_ln261_2_fu_577_p2               |     -    |      0|  0|   11|          11|          11|
    |sub_ln261_fu_554_p2                 |     -    |      0|  0|   13|          11|          11|
    |and_ln282_1_fu_853_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln282_fu_809_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln286_1_fu_871_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln286_fu_865_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln290_fu_839_p2                 |    and   |      0|  0|    2|           1|           1|
    |and_ln299_1_fu_314_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln299_2_fu_365_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln299_fu_359_p2                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    and   |      0|  0|    2|           1|           1|
    |icmp_ln220_fu_280_p2                |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln221_fu_320_p2                |   icmp   |      0|  0|   13|          11|           9|
    |icmp_ln268_fu_775_p2                |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln274_fu_583_p2                |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln282_1_fu_803_p2              |   icmp   |      0|  0|   18|          32|           8|
    |icmp_ln282_fu_797_p2                |   icmp   |      0|  0|   18|          32|          11|
    |icmp_ln286_1_fu_821_p2              |   icmp   |      0|  0|   18|          32|           7|
    |icmp_ln286_fu_815_p2                |   icmp   |      0|  0|   18|          32|           8|
    |icmp_ln290_1_fu_833_p2              |   icmp   |      0|  0|   18|          32|          10|
    |icmp_ln290_fu_827_p2                |   icmp   |      0|  0|   18|          32|           7|
    |icmp_ln299_1_fu_308_p2              |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln299_2_fu_347_p2              |   icmp   |      0|  0|   13|           9|           1|
    |icmp_ln299_3_fu_353_p2              |   icmp   |      0|  0|   13|          11|           9|
    |icmp_ln299_fu_302_p2                |   icmp   |      0|  0|   13|           9|           1|
    |r_V_fu_712_p2                       |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state29_pp0_stage0_iter26  |    or    |      0|  0|    2|           1|           1|
    |or_ln286_fu_891_p2                  |    or    |      0|  0|    2|           1|           1|
    |fifo3_grad_din                      |  select  |      0|  0|    2|           1|           2|
    |p_Val2_5_fu_746_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_759_p3                  |  select  |      0|  0|   32|           1|          32|
    |select_ln286_fu_883_p3              |  select  |      0|  0|    2|           1|           2|
    |select_ln290_fu_845_p3              |  select  |      0|  0|    3|           1|           1|
    |select_ln301_fu_785_p3              |  select  |      0|  0|    8|           1|           2|
    |ush_fu_692_p3                       |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_718_p2                     |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln282_fu_859_p2                 |    xor   |      0|  0|    2|           2|           1|
    |xor_ln286_fu_877_p2                 |    xor   |      0|  0|    2|           2|           1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0|  875|         561|         462|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter26_t_int_0_i_reg_261  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_t_int_0_i_reg_261   |   9|          2|   32|         64|
    |fifo2_blk_n                              |   9|          2|    1|          2|
    |fifo3_grad_blk_n                         |   9|          2|    1|          2|
    |fifo3_value_blk_n                        |   9|          2|    1|          2|
    |fifo3_value_din                          |  15|          3|    8|         24|
    |real_start                               |   9|          2|    1|          2|
    |xi_0_i_reg_250                           |   9|          2|   11|         22|
    |yi_0_i_reg_239                           |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 141|         30|  102|        215|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln254_reg_1004                       |  11|   0|   11|          0|
    |add_ln261_1_reg_1009                     |  10|   0|   10|          0|
    |add_ln265_reg_1043                       |  22|   0|   22|          0|
    |and_ln299_1_reg_964                      |   1|   0|    1|          0|
    |and_ln299_2_reg_984                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_t_int_0_i_reg_261  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_t_int_0_i_reg_261   |  32|   0|   32|          0|
    |icmp_ln221_reg_969                       |   1|   0|    1|          0|
    |icmp_ln274_reg_1024                      |   1|   0|    1|          0|
    |line_buf_addr_reg_978                    |  11|   0|   11|          0|
    |mul_ln265_reg_1038                       |  22|   0|   22|          0|
    |p_Result_s_reg_1063                      |   1|   0|    1|          0|
    |p_Val2_5_reg_1068                        |  32|   0|   32|          0|
    |select_ln301_reg_1074                    |   8|   0|    8|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |sub_ln254_2_reg_1014                     |  11|   0|   11|          0|
    |sub_ln261_2_reg_1019                     |  11|   0|   11|          0|
    |sub_ln261_2_reg_1019_pp0_iter3_reg       |  11|   0|   11|          0|
    |window_buf_0_1_1_fu_178                  |   8|   0|    8|          0|
    |window_buf_0_1_fu_174                    |   8|   0|    8|          0|
    |window_buf_1_1_1_fu_186                  |   8|   0|    8|          0|
    |window_buf_1_1_fu_182                    |   8|   0|    8|          0|
    |window_buf_1_2_reg_994                   |   8|   0|    8|          0|
    |window_buf_2_1_1_fu_194                  |   8|   0|    8|          0|
    |window_buf_2_1_2_reg_988                 |   8|   0|    8|          0|
    |window_buf_2_1_fu_190                    |   8|   0|    8|          0|
    |window_buf_2_2_reg_999                   |   8|   0|    8|          0|
    |x_assign_2_reg_1058                      |  32|   0|   32|          0|
    |x_assign_reg_1053                        |  32|   0|   32|          0|
    |xi_0_i_reg_250                           |  11|   0|   11|          0|
    |yi_0_i_reg_239                           |  11|   0|   11|          0|
    |yi_reg_959                               |  11|   0|   11|          0|
    |and_ln299_2_reg_984                      |  64|  32|    1|          0|
    |icmp_ln221_reg_969                       |  64|  32|    1|          0|
    |icmp_ln274_reg_1024                      |  64|  32|    1|          0|
    |select_ln301_reg_1074                    |  64|  32|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1444| 128| 1199|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|start_out           | out |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|start_write         | out |    1| ap_ctrl_hs | Sobel<1920u, 1080u> | return value |
|fifo2_dout          |  in |    8|   ap_fifo  |        fifo2        |    pointer   |
|fifo2_empty_n       |  in |    1|   ap_fifo  |        fifo2        |    pointer   |
|fifo2_read          | out |    1|   ap_fifo  |        fifo2        |    pointer   |
|fifo3_value_din     | out |    8|   ap_fifo  |     fifo3_value     |    pointer   |
|fifo3_value_full_n  |  in |    1|   ap_fifo  |     fifo3_value     |    pointer   |
|fifo3_value_write   | out |    1|   ap_fifo  |     fifo3_value     |    pointer   |
|fifo3_grad_din      | out |    2|   ap_fifo  |      fifo3_grad     |    pointer   |
|fifo3_grad_full_n   |  in |    1|   ap_fifo  |      fifo3_grad     |    pointer   |
|fifo3_grad_write    | out |    1|   ap_fifo  |      fifo3_grad     |    pointer   |
+--------------------+-----+-----+------------+---------------------+--------------+

