assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 134)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 132) && (eth_shiftreg_::ShiftReg <= 254)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 111)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 48706)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 15)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31621)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 22)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 48818) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 94) && (eth_shiftreg_::ShiftReg <= 118)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 15)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 18)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 12088)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 15)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 10886)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51086)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31851) && (eth_shiftreg_::CtrlData <= 43015)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 10720)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53387) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 191) && (eth_shiftreg_::ShiftReg <= 222)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53755) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 26) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 26) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 42016) && (eth_shiftreg_::CtrlData <= 53274)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 86) && (eth_shiftreg_::ShiftReg <= 100)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10788) && (eth_shiftreg_::CtrlData <= 21342)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 11)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10928) && (eth_shiftreg_::CtrlData <= 21342)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 41871)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 202)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 53627)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 132) && (eth_shiftreg_::ShiftReg <= 180)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 93)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 101) && (eth_shiftreg_::ShiftReg <= 125)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 117) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 14)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 24)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51086)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 31791)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 47803)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 206) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 31621)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 180)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 27)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 3)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 3)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 24892)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 86) && (eth_shiftreg_::ShiftReg <= 95)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25014) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 210) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41745) && (eth_shiftreg_::CtrlData <= 49771)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 13)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 3) && (eth_shiftreg_::Fiad <= 6)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 7855)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 87) && (eth_shiftreg_::ShiftReg <= 95)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 56618) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 7767)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 7)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 167)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7899) && (eth_shiftreg_::CtrlData <= 16333)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 2) && (eth_shiftreg_::ByteSelect <= 3)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14027) && (eth_shiftreg_::CtrlData <= 21342)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7855) && (eth_shiftreg_::CtrlData <= 15766)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##4 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##3 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##1 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##2 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 50411)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 23598)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 41696)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 23598)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 8)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 47891) && (eth_shiftreg_::CtrlData <= 56333)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 28) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 25)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 175) && (eth_shiftreg_::ShiftReg <= 206)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 38940)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 202) && (eth_shiftreg_::ShiftReg <= 222)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 33) && (eth_shiftreg_::ShiftReg <= 66)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##2 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##3 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##4 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 7)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57779) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 17)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 6632) && (eth_shiftreg_::CtrlData <= 13870)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 98) && (eth_shiftreg_::ShiftReg <= 109)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31549) && (eth_shiftreg_::CtrlData <= 38331)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44792) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43936) && (eth_shiftreg_::CtrlData <= 50601)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 31621)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28992) && (eth_shiftreg_::CtrlData <= 35807)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 28861)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 6504)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59707) && (eth_shiftreg_::Prsd <= 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59707) && (eth_shiftreg_::Prsd <= 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57991) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 57684)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 2) && (eth_shiftreg_::Rgad <= 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50601) && (eth_shiftreg_::CtrlData <= 58061)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 58272) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 58548) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43799) && (eth_shiftreg_::CtrlData <= 49771)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 36056) && (eth_shiftreg_::CtrlData <= 43015)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 6083)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 126) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 19042)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 6169) && (eth_shiftreg_::CtrlData <= 12338)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 3) && (eth_shiftreg_::Fiad <= 5)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 16)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50732) && (eth_shiftreg_::CtrlData <= 57885)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19150) && (eth_shiftreg_::CtrlData <= 25447)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 44743)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 37422)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 10)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 22174)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 98) && (eth_shiftreg_::ShiftReg <= 104)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 5415)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 12)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32173) && (eth_shiftreg_::CtrlData <= 37422)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 4977)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 58272)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 132) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51061) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 25)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 4977)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51086) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51086) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51086) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51086) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 29)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16333) && (eth_shiftreg_::CtrlData <= 21342)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28200) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 27)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 26)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 29)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37599) && (eth_shiftreg_::CtrlData <= 43799)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 5633) && (eth_shiftreg_::CtrlData <= 10928)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22227) && (eth_shiftreg_::CtrlData <= 28070)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 5358) && (eth_shiftreg_::CtrlData <= 10642)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 31432)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 43723)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 26) && (eth_shiftreg_::Rgad <= 28)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 5358) && (eth_shiftreg_::CtrlData <= 10642)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 110) && (eth_shiftreg_::ShiftReg <= 127)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 21003)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 21003)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 26844)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10720) && (eth_shiftreg_::CtrlData <= 16045)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10720) && (eth_shiftreg_::CtrlData <= 16333)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37599) && (eth_shiftreg_::CtrlData <= 43015)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 42615) && (eth_shiftreg_::CtrlData <= 46946)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 210) && (eth_shiftreg_::ShiftReg <= 222)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30938) && (eth_shiftreg_::CtrlData <= 34952)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55537) && (eth_shiftreg_::CtrlData <= 60466)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11068) && (eth_shiftreg_::CtrlData <= 16333)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 6)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30301) && (eth_shiftreg_::CtrlData <= 34459)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 55388)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45811) && (eth_shiftreg_::CtrlData <= 49771)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 12088)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 4060)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 27110) && (eth_shiftreg_::CtrlData <= 32020)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 5)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 186)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 47038) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60569) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 16)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 180) && (eth_shiftreg_::ShiftReg <= 201)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 26107)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 83)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 30164)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60893) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8228) && (eth_shiftreg_::CtrlData <= 12338)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 4213) && (eth_shiftreg_::CtrlData <= 8150)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 38111)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 56333)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 56618) && (eth_shiftreg_::CtrlData <= 60798)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21056) && (eth_shiftreg_::CtrlData <= 25447)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 12) && (eth_shiftreg_::Rgad <= 13)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 29897)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21056) && (eth_shiftreg_::CtrlData <= 25447)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 141) && (eth_shiftreg_::ShiftReg <= 154)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45260) && (eth_shiftreg_::CtrlData <= 48439)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 19782)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 43015)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 42509)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 37599)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 178)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26276) && (eth_shiftreg_::CtrlData <= 30661)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 11)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16333) && (eth_shiftreg_::CtrlData <= 19521)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53627) && (eth_shiftreg_::CtrlData <= 57389)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30125) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 107) && (eth_shiftreg_::ShiftReg <= 118)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 19)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 22)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 34952)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 15)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37673) && (eth_shiftreg_::CtrlData <= 41745)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41817) && (eth_shiftreg_::CtrlData <= 45551)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 180) && (eth_shiftreg_::ShiftReg <= 196)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 61519) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 61519) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 28) && (eth_shiftreg_::Rgad <= 29)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 7)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 27)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 138)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 30) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57494) && (eth_shiftreg_::CtrlData <= 61227)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 26) && (eth_shiftreg_::Rgad <= 27)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 233) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 26) && (eth_shiftreg_::Rgad <= 27)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 6254) && (eth_shiftreg_::CtrlData <= 9466)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 3069) && (eth_shiftreg_::CtrlData <= 6184)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 28)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 30) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41745) && (eth_shiftreg_::CtrlData <= 45177)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59804) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 16333)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23452) && (eth_shiftreg_::CtrlData <= 26844)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 16045)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 6632) && (eth_shiftreg_::CtrlData <= 9466)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 41696)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19926) && (eth_shiftreg_::CtrlData <= 23224)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 35073) && (eth_shiftreg_::CtrlData <= 38940)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34499) && (eth_shiftreg_::CtrlData <= 38331)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 2886)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 28757)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 7)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 7)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 58272) && (eth_shiftreg_::CtrlData <= 61227)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 41055)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 24)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 27110) && (eth_shiftreg_::CtrlData <= 30301)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 198) && (eth_shiftreg_::ShiftReg <= 206)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 55040)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22484) && (eth_shiftreg_::CtrlData <= 25447)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44216) && (eth_shiftreg_::CtrlData <= 46660)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55266) && (eth_shiftreg_::CtrlData <= 58061)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46694) && (eth_shiftreg_::CtrlData <= 49194)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 53524)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 35073) && (eth_shiftreg_::CtrlData <= 38331)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33056) && (eth_shiftreg_::CtrlData <= 35384)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 9778) && (eth_shiftreg_::CtrlData <= 12338)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 80) && (eth_shiftreg_::ShiftReg <= 86)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30630) && (eth_shiftreg_::CtrlData <= 32980)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51061) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28861) && (eth_shiftreg_::CtrlData <= 31915)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 16)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 31)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 16)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##4 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##1 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##4 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19585) && (eth_shiftreg_::CtrlData <= 22394)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41347) && (eth_shiftreg_::CtrlData <= 44097)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 48600) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 2126) && (eth_shiftreg_::CtrlData <= 4060)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 5)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 233) && (eth_shiftreg_::ShiftReg <= 237)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 35555) && (eth_shiftreg_::CtrlData <= 38331)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 27933) && (eth_shiftreg_::CtrlData <= 30450)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 4213) && (eth_shiftreg_::CtrlData <= 6504)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 47276) && (eth_shiftreg_::CtrlData <= 49331)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45376) && (eth_shiftreg_::CtrlData <= 47126)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 4)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 27873)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 1974)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 13)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 13)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##2 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 6)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 45261)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##2 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##3 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49331) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##3 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 14)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 27)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 14)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 27)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##4 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 51648)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 3)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##4 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 26)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35217)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35217)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 35217)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 19)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 19)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41347) && (eth_shiftreg_::CtrlData <= 43254)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 27)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 10)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 31)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 3)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 31)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 74)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 192)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 28)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 26)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 26)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 28)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 82) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 22)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 22)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 111)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 111) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::ShiftReg >= 74) && (eth_shiftreg_::ShiftReg <= 167) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 213) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 213)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 51) && (eth_shiftreg_::ShiftReg <= 52)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 51) && (eth_shiftreg_::ShiftReg <= 52) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 213) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 51) && (eth_shiftreg_::ShiftReg <= 52) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 51) && (eth_shiftreg_::ShiftReg <= 52) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 213) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 213) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 51) && (eth_shiftreg_::ShiftReg <= 52) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 51) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 51) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 51) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 51)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 51) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 18)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 18) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 18) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 244) && (eth_shiftreg_::ShiftReg <= 254)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 237)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 237) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 237) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 237)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 237) ##4 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 17)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::ShiftReg >= 74) && (eth_shiftreg_::ShiftReg <= 118) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg >= 74) && (eth_shiftreg_::ShiftReg <= 118)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 33204) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##4 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 98)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::ShiftReg >= 109) && (eth_shiftreg_::ShiftReg <= 118) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg >= 109) && (eth_shiftreg_::ShiftReg <= 118)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 10)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 13) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 13)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 13) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 234)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 234) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 234) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 234) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 234) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 53)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 53) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 53) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 20492) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 191)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 118)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 41745) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 27155) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 88) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 88) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 88)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 141)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ShiftReg >= 144) && (eth_shiftreg_::ShiftReg <= 217)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 37025) && (eth_shiftreg_::CtrlData <= 62641)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ShiftReg >= 144) && (eth_shiftreg_::ShiftReg <= 217)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##4 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##3 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 59)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##2 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 103)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 59)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 206)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 8)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 144)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 0) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 39724) && (eth_shiftreg_::CtrlData <= 62641)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 13)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 117) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 14)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167) ##3 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167) ##2 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167) ##4 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 93)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 48) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 93) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 48)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 93) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 48) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 93) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 93) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 48) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 48) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 150) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 150) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 150)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 22)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 20492)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 14329)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 20492) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30301) && (eth_shiftreg_::CtrlData <= 41745) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 167) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 154) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 66) ##4 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 66) ##3 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 66) ##2 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 66) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 66)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 154) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 222)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 222) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 222) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 70) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 22)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 37025) && (eth_shiftreg_::CtrlData <= 42723)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 10039)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 10039) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 26) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 30301) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 41745) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 43624) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 154) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##3 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##4 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##2 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::CtrlData >= 2729) && (eth_shiftreg_::CtrlData <= 40325)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 58) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 58)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 58) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 72)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 72) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 72) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 72) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 72) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 20) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 53211) && (eth_shiftreg_::CtrlData <= 60959)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 20)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 27) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53211) && (eth_shiftreg_::CtrlData <= 60959) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 54007) && (eth_shiftreg_::CtrlData <= 62641)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 40369) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 54007) && (eth_shiftreg_::CtrlData <= 62641) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 109) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 27155) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37025) && (eth_shiftreg_::CtrlData <= 41745) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 20) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 53211) && (eth_shiftreg_::CtrlData <= 60959)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 20)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53211) && (eth_shiftreg_::CtrlData <= 60959) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 27) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 15) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15371) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 141) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 154) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 46910) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 46910) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 5009) ##3 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 14)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 12) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 37993) && (eth_shiftreg_::Prsd == 50977) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##3 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##4 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##2 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 107) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 180)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 62) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 107)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 62) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 62)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 52) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 52) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 52) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 52)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 52) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 32954) && (eth_shiftreg_::CtrlData <= 40180)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 20)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33601) && (eth_shiftreg_::CtrlData <= 49968) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 27110) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::ShiftReg == 217) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 3)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 74)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 27) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::ShiftReg == 74) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 23) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 32954) && (eth_shiftreg_::CtrlData <= 40180)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 20)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 27110) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::ShiftReg == 217) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33601) && (eth_shiftreg_::CtrlData <= 49968) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 43624) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 39250) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 40369)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 10) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 15) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 11) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 12) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 23) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 23) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 13) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 25371) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 11283) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 27155) ##3 (eth_shiftreg_::Fiad == 12) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 46910) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 10) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53387) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 5009) ##3 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 17) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 46910) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 44051) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 47371) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 5) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 53954) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 13) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::LatchByte == 1) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 26) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 eth_shiftreg_::ShiftedBit ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg == 186) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 33251) && (eth_shiftreg_::Prsd == 50977) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 40369)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::CtrlData >= 36892) && (eth_shiftreg_::CtrlData <= 40325)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::CtrlData >= 2729) && (eth_shiftreg_::CtrlData <= 4389)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 26) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40325) && (eth_shiftreg_::CtrlData <= 43529) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 2729) && (eth_shiftreg_::CtrlData <= 4389) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 5633) && (eth_shiftreg_::CtrlData <= 36192) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 24)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 18) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31731) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Prsd == 50946) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::ShiftReg == 80)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::CtrlData >= 28485) && (eth_shiftreg_::CtrlData <= 53387)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 8) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 145)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 101)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 33)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 110)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::Prsd == 51181) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 110) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 22) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 134) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::Prsd == 51181) ##1 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 134)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51181) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 134) ##4 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 110) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 201) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 201) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 201) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 201) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 201)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 101) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 24) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 6)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 10)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 19)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ShiftReg == 217)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 36889) && (eth_shiftreg_::CtrlData <= 40180)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 22932) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 10) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 36889) && (eth_shiftreg_::CtrlData <= 40180) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 3) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 2) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 4) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ShiftReg == 103)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 103) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::CtrlData >= 170) && (eth_shiftreg_::CtrlData <= 14121)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 14121) && (eth_shiftreg_::CtrlData <= 30447) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 137) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 62605) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 62605) && (eth_shiftreg_::CtrlData <= 62641) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30301) && (eth_shiftreg_::CtrlData <= 33204) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 54007) && (eth_shiftreg_::CtrlData <= 57779) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##3 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 20) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 11) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 22) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 6)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 24) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ShiftReg == 217)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 10)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 19)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::CtrlData >= 36889) && (eth_shiftreg_::CtrlData <= 40180)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 40369) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 2) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 36889) && (eth_shiftreg_::CtrlData <= 40180) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 3) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 22932) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 10) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 48860) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 20) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 40369)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 47371)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 3069) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::CtrlData >= 170) && (eth_shiftreg_::CtrlData <= 14121)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 103) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ShiftReg == 103)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 14121) && (eth_shiftreg_::CtrlData <= 30447) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 137) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 11)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 55557)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 4)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 55557) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 15) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 22) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 43624) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 14) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 22) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 53954) ##3 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 26) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 137)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 18) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 32772) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::CtrlData >= 33251) && (eth_shiftreg_::CtrlData <= 37993) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 10) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 4336) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##4 (eth_shiftreg_::ByteSelect == 0) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 29)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 29) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 22) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 10) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::CtrlData >= 25371) && (eth_shiftreg_::CtrlData <= 26396) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 25) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13775) && (eth_shiftreg_::CtrlData <= 34567) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::CtrlData >= 14121) && (eth_shiftreg_::CtrlData <= 30447)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 56005) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 56005) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 196) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::CtrlData >= 18136) && (eth_shiftreg_::CtrlData <= 19042) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad >= 27) && (eth_shiftreg_::Rgad <= 28) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25447) && (eth_shiftreg_::CtrlData <= 30661) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25447) && (eth_shiftreg_::CtrlData <= 31791) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 7) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 24304) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 24304) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 24304) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 37025) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 27) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 56005)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::ShiftReg == 59) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 196) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 56005) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 !eth_shiftreg_::WriteOp && (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 27155) ##3 (eth_shiftreg_::Fiad == 12) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 43624) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 21) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 5) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 33986) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 30661) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::ShiftReg == 59) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30301) && (eth_shiftreg_::CtrlData <= 34373) ##4 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 17) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 46910) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 180) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 27)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 15) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect == 12) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect == 7) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 12) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 15) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 37673) && (eth_shiftreg_::CtrlData <= 39724) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 5009) ##3 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 46910)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 47371) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect == 10) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 10) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) ##3 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 13) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 20) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 24) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 39250) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 13)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 31851) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 44051) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38670) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 33) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 18) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32772) && (eth_shiftreg_::CtrlData <= 33251) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 16) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 29) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 26) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 48231) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 12)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 16) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ShiftReg == 87) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 26) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 10) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 32772) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 4336) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 137) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 14121) && (eth_shiftreg_::CtrlData <= 30447) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg >= 83) && (eth_shiftreg_::ShiftReg <= 103) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ShiftReg == 103)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 4)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 24) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 39724)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::ShiftReg == 0)) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::ShiftReg == 0)) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0) && (eth_shiftreg_::ShiftReg == 0)) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 0)) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 0)) |-> eth_shiftreg_::Reset);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 30) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 750) && (eth_shiftreg_::CtrlData <= 8586) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 10) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 16) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 10588) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 15287) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 12124) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 15371) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 750) && (eth_shiftreg_::CtrlData <= 27850) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 27850) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 38940) && (eth_shiftreg_::CtrlData <= 50411) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 11755) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 31851) && (eth_shiftreg_::CtrlData <= 64442) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 59) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 2886) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 29188) && (eth_shiftreg_::CtrlData <= 45551) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 63755) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 2) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 32665) && (eth_shiftreg_::CtrlData <= 63755) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 2) && (eth_shiftreg_::ShiftReg <= 59) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##3 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 2) && (eth_shiftreg_::ShiftReg <= 127) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 24) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 46567) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##1 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 29) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 25342) && (eth_shiftreg_::CtrlData <= 46567) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::CtrlData >= 36502) && (eth_shiftreg_::CtrlData <= 48166) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 4742) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 36892) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 4668) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::CtrlData == 42723)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 24) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 62605) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 8) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 117) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 27) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) && (eth_shiftreg_::ShiftReg >= 2) && (eth_shiftreg_::ShiftReg <= 27) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) && eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect == 13)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 42864) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect == 7)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad == 22)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad == 26)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 23) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) ##1 (eth_shiftreg_::Fiad == 25)) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25276) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 0) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 9) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43529) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40325) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd == 30267));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 2729) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 4389) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 9) && eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16942) && (eth_shiftreg_::CtrlData <= 31915) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 10) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 22) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 26) && (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24183) && (eth_shiftreg_::CtrlData <= 36542) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25276) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::ShiftReg == 9) ##1 true) |-> (eth_shiftreg_::Prsd == 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 14027) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 22919) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 59) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33601) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 30145) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16333) && (eth_shiftreg_::CtrlData <= 30450) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::ByteSelect == 2) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7584) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) && (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 14) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13541) && (eth_shiftreg_::CtrlData <= 28070) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::ShiftReg == 80) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 215) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 175) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 73) ##3 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 175)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 215)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 (eth_shiftreg_::ShiftReg == 46)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##4 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 (eth_shiftreg_::Rgad == 13)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::Prsd == 51159) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::LatchByte == 1) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##3 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 5633) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Fiad == 2) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::Fiad == 31)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 18) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::CtrlData >= 5633) && (eth_shiftreg_::CtrlData <= 21692) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 10) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21692) && (eth_shiftreg_::CtrlData <= 36192) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14108) && (eth_shiftreg_::CtrlData <= 27110) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 (eth_shiftreg_::Fiad == 19)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 !eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 25924) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::ByteSelect == 14) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 73) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 73)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21692) && (eth_shiftreg_::CtrlData <= 25924) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 3) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Rgad == 14) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11283) && (eth_shiftreg_::CtrlData <= 23594) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 27) && (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##2 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 175) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##2 (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 14) ##1 (eth_shiftreg_::ShiftReg == 46) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 2) ##1 (eth_shiftreg_::Fiad == 1) ##1 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 215) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 17670) && (eth_shiftreg_::CtrlData <= 27110) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45045) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 22919) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 32918) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21313) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49643) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 50946));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 14) ##2 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31145) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30938) && (eth_shiftreg_::CtrlData <= 34499) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26754) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) && eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24018) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 126));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 5944)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31731) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 83)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 137)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33641) && (eth_shiftreg_::CtrlData <= 49968) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51036) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 17) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 16) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##3 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##4 (eth_shiftreg_::ShiftReg == 14)) |-> (eth_shiftreg_::Prsd >= 35198) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::Rgad == 21) && (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39684) && (eth_shiftreg_::CtrlData <= 52057) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86) && eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ByteSelect == 2) && (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38727) && (eth_shiftreg_::CtrlData <= 51586) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 10588)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 162)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 12) && (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32242) && (eth_shiftreg_::CtrlData <= 65235) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38518) && (eth_shiftreg_::CtrlData <= 51586) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19227) && (eth_shiftreg_::CtrlData <= 39620) && (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) && eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32242) && (eth_shiftreg_::CtrlData <= 64293) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32242) && (eth_shiftreg_::CtrlData <= 48860) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19227) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30145) && (eth_shiftreg_::CtrlData <= 46304) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34098) && (eth_shiftreg_::CtrlData <= 50370) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 11) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##3 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 66) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::CtrlData >= 208) && (eth_shiftreg_::CtrlData <= 14763) ##1 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 73) ##4 (eth_shiftreg_::ShiftReg == 86)) |-> (eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26754) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24018) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30938) && (eth_shiftreg_::CtrlData <= 34499) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) && eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31145) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 30949) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 32020) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::Rgad == 22) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 26) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 4278) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::Rgad == 14) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::ByteSelect >= 2) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 21) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::ByteSelect == 2) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::Fiad == 28) ##1 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::Rgad == 22)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::ByteSelect == 9) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::CtrlData >= 3419) && (eth_shiftreg_::CtrlData <= 8975) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 !eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::ByteSelect >= 2) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1) && eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 !eth_shiftreg_::ShiftedBit && (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::CtrlData >= 7965) && (eth_shiftreg_::CtrlData <= 8975) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::Fiad == 15) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 !eth_shiftreg_::Mdi ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::Fiad == 3)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::ByteSelect == 2) ##1 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 3419) && (eth_shiftreg_::CtrlData <= 4278) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::ByteSelect == 12) ##1 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::CtrlData >= 6083) && (eth_shiftreg_::CtrlData <= 8975) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 22) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 (eth_shiftreg_::CtrlData >= 14939) && (eth_shiftreg_::CtrlData <= 17399) ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##2 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::ByteSelect == 9)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 21) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 9256) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##1 (eth_shiftreg_::Fiad == 28) ##2 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 20) && (eth_shiftreg_::ShiftReg == 90) ##3 true) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 90) ##3 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Prsd == 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28861) && (eth_shiftreg_::CtrlData <= 35807) ##2 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32173) && (eth_shiftreg_::CtrlData <= 37422) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 22) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 22) ##3 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 22) ##4 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 22) ##2 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 22)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ShiftReg == 233)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 42723) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 29) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15371) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59720));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##2 (eth_shiftreg_::ShiftReg == 186)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##2 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##2 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##2 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31851) && (eth_shiftreg_::CtrlData <= 43015) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 16333) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 21692) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 3) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15519) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##1 (eth_shiftreg_::Rgad == 16) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 4) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##1 (eth_shiftreg_::Fiad == 29) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##1 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) ##1 (eth_shiftreg_::ByteSelect == 13) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 12338) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 21692) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 122) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 144) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60155) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57389) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57779) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::ShiftReg == 186) && eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 32772) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 14) && (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 144) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2) && (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 118) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 198) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 42509) && (eth_shiftreg_::CtrlData <= 65266) && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 11) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49721) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##1 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 122) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 54012) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51966) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Fiad == 5) && (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##1 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 !eth_shiftreg_::WriteOp && (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50601) && (eth_shiftreg_::CtrlData <= 65266) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::ShiftReg == 186) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30938) && (eth_shiftreg_::CtrlData <= 34952) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 10)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 13)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 27)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 20)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 19)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 18)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60959) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22932) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 27110) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 21271) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 36889) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60254) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 18) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 217) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 13) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 27) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 10) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 27) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40180) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60466) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 53211) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::ShiftReg == 33)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 157) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 157) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 180) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##3 (eth_shiftreg_::Fiad == 28)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##3 (eth_shiftreg_::Rgad == 22)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 72) && (eth_shiftreg_::ShiftReg <= 154) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 12) && (eth_shiftreg_::Prsd == 59700) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 11) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad == 4) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 145) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 178) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 11626) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Fiad == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 12) && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 !eth_shiftreg_::Mdi && (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 5) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Fiad == 8) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 4) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 4889) && (eth_shiftreg_::CtrlData <= 14715) && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 12) && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 178) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 12) && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 12) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 12) && (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 24) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg == 103) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22394)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26754) && (eth_shiftreg_::CtrlData <= 31668) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25014) && (eth_shiftreg_::CtrlData <= 31668) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 31668) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 3) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData == 42723)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 14027) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Fiad == 4)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ShiftReg == 59) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 22919) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 4) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 18) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 58272) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 17) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::MdcEn_n ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 22) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 14) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##4 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 57684) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11) && eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ShiftReg == 59) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd == 59700) ##1 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 15) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 2) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 157) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 12088) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43181) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::ShiftReg >= 201) && (eth_shiftreg_::ShiftReg <= 206) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 5) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd == 59700) ##1 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 206) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 22) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 157) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 5) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24113) && (eth_shiftreg_::CtrlData <= 32654) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16333) && (eth_shiftreg_::CtrlData <= 32772) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30) && eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 2) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 157) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad == 22) ##1 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) && (eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 30) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 5) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 48818) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 4889) && (eth_shiftreg_::CtrlData <= 32654) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 31621) ##1 true) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 315) && (eth_shiftreg_::CtrlData <= 55040) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 20) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 12) && (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 15) ##3 true) |-> (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 14) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 4) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 13) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 13) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 2) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 5) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##3 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 17) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 3) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 55040) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 18) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 4) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 59700) ##1 (eth_shiftreg_::Rgad == 30)) |-> (eth_shiftreg_::Prsd >= 59804) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53139) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 10)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 18)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 20)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 19)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##2 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12948) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 27)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Fiad == 13)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 18) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 27) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60466) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 13) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22932) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 10) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 60254) && (eth_shiftreg_::CtrlData <= 60959) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 21271) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 9) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60466) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 217) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60254) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 27110) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 53211) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40180) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60959) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) && (eth_shiftreg_::Rgad == 27) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 36889) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::CtrlData >= 1158) && (eth_shiftreg_::CtrlData <= 30145) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 50980) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##3 (eth_shiftreg_::CtrlData >= 384) && (eth_shiftreg_::CtrlData <= 15755) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31254) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##3 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21079) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 23) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##1 (eth_shiftreg_::Prsd == 59700) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 39250) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg == 103) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 39620) && (eth_shiftreg_::CtrlData <= 56005) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13775) && (eth_shiftreg_::CtrlData <= 34567) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg == 196) ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 34567) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 6) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##3 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##3 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##3 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 196) ##2 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##3 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 56005) ##2 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ByteSelect == 1) && (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) ##4 (eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 56005) ##1 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##4 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 4)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##1 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##4 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 20)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 24)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 7)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 10) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55557) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25192) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 21) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 21) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 33428) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8586) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 39250)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 21) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7605)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25276) && (eth_shiftreg_::CtrlData <= 38111) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::ShiftReg >= 157) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 29) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 23) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 33204) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 18) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 29) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 2) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 39250) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 23) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 15) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 5) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 18) ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 23) ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::MdcEn_n ##4 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 3) ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 11) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 22) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 14) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::LatchByte == 3) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ShiftReg == 118) ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 24) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##4 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) && eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 29) ##4 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 4) ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::CtrlData >= 19585) && (eth_shiftreg_::CtrlData <= 39250) ##2 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 17) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 5) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 17) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 7) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 8140) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 55557) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 21) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) ##3 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 7) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 14) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 13) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 56838) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 23) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::Mdi) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##1 (eth_shiftreg_::CtrlData >= 85) && (eth_shiftreg_::CtrlData <= 32242) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 16) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 11) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 62212) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 5) ##3 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##3 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 25) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 9) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 5) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49194) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) ##2 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 6) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 10) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 11) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 8) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 1) && eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 8) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 9) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 15) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 53954) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 7) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 7) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Rgad == 28) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::LatchByte == 3) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 33) && (eth_shiftreg_::ShiftReg <= 117) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 30) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 18) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 26) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 10) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 10) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##4 (eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31432) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 12) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 !eth_shiftreg_::ShiftedBit ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n && !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::LatchByte == 3) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 33) && (eth_shiftreg_::ShiftReg <= 87) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22394) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 0) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 33251) ##4 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 87) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ShiftReg == 81) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 33) && (eth_shiftreg_::ShiftReg <= 101) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 7) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::Rgad == 14)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 11) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 31892) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 11) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 26) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::ShiftReg == 99) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 9) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 15) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 !eth_shiftreg_::WriteOp ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 19) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ShiftReg == 87) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg == 33) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33251) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 18) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 7) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 101) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 11) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg == 87) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 11) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 87) && (eth_shiftreg_::ShiftReg <= 101) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 eth_shiftreg_::Mdi ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 33251) ##1 (eth_shiftreg_::ShiftReg == 81) ##3 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 18) ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 87) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 17) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 22394) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg == 87) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::CtrlData >= 48231) && (eth_shiftreg_::CtrlData <= 62212) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 30125) && (eth_shiftreg_::CtrlData <= 64308) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 !eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::CtrlData >= 37993) && (eth_shiftreg_::CtrlData <= 62212) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 62212) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 87) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 87) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 117) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 51036) && (eth_shiftreg_::Prsd <= 51109));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 101) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 18) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 25) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 26)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33251) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 11) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 26) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 101) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 !eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 !eth_shiftreg_::Mdi && (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 186) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 30) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 11) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 33251) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32772) && (eth_shiftreg_::CtrlData <= 33251) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 5) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 11) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 11) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 7) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 45934) ##4 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 16) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 30) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 13) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 26) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 14) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 10) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 33251) ##2 (eth_shiftreg_::ShiftReg == 81) ##1 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 2) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 7) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 9) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 45934) && (eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 87) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 29) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 5) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 15) ##3 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 19) ##2 true) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 11) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 45905) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 14938) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 45905) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 21692) && (eth_shiftreg_::CtrlData <= 43181) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31172) && (eth_shiftreg_::CtrlData <= 48277) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 27216) && (eth_shiftreg_::CtrlData <= 40614) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 41871) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##4 (eth_shiftreg_::Fiad == 12) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##3 (eth_shiftreg_::Fiad == 5) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 5) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##1 (eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 4) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 27)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 14) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 12) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##3 eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::ByteSelect == 6) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 5) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 26) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 37673) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 10) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##2 !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 17) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 4) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 30) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 14) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 10) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::ShiftReg == 234) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 30) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 14) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 11) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 11) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 26) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::ByteSelect == 2) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 11) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 5) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 20) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 22) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 10) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 30) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 3) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Prsd == 59707) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10642) && (eth_shiftreg_::CtrlData <= 21131) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 31) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 28) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 57779) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 3) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 10) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 5) ##1 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 22) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 29) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 13) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 5) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::ShiftReg == 118) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 4) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 20492) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) ##2 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 42723) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 233) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 1) ##3 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 14329) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 30301) ##4 true) |-> (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 17));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 2) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22727) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11068) && (eth_shiftreg_::CtrlData <= 16333) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 18616) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24759) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) && eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24018) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 178) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26754) && (eth_shiftreg_::CtrlData <= 31549) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 72) && (eth_shiftreg_::ShiftReg <= 156) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 126) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43015) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32173) && (eth_shiftreg_::CtrlData <= 35073) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7855) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##4 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 27)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 29188) && (eth_shiftreg_::CtrlData <= 45526) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 28)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 7)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 31)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 27) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 7) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 (eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 19) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::ByteSelect == 7) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 28) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28992) && (eth_shiftreg_::CtrlData <= 33986) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11283) && (eth_shiftreg_::CtrlData <= 17047) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11068) && (eth_shiftreg_::CtrlData <= 16045) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 10) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 30301) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##1 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 10039) && (eth_shiftreg_::CtrlData <= 62605) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 10039) && (eth_shiftreg_::CtrlData <= 24304) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 14) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 7) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##1 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 10039) && (eth_shiftreg_::CtrlData <= 37673) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 28) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 2) ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 62605) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 17) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65235) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 13) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 2) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 30301) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 27) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 4) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 17) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 1) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 27155) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15473) && (eth_shiftreg_::CtrlData <= 31915) ##1 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 26) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 17) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 27) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33204) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad >= 2) && (eth_shiftreg_::Rgad <= 4) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 2) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 17) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 5) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32361) && (eth_shiftreg_::CtrlData <= 34373) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1) && (eth_shiftreg_::Prsd == 30267) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26381) && (eth_shiftreg_::CtrlData <= 38940) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 27) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 23) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 1) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 30) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 20) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 23837) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 26) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 25371) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 30) ##3 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 37025) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 24304) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 2) ##4 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 27155) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 10) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 49331) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 42723) && (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte == 1));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 16) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15010) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 10) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15473) && (eth_shiftreg_::CtrlData <= 31915) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8586)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8586)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 10642) && (eth_shiftreg_::CtrlData <= 21131) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 8)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13775) && (eth_shiftreg_::CtrlData <= 34567) && (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 39620) && (eth_shiftreg_::CtrlData <= 56005) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) ##1 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg == 103)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##1 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##2 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 4) && (eth_shiftreg_::Fiad <= 10) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 40369) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 32980) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32482) && (eth_shiftreg_::CtrlData <= 33056) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##4 (eth_shiftreg_::Rgad == 10)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 30630) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32482) && (eth_shiftreg_::CtrlData <= 33251) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 33139) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16933) && (eth_shiftreg_::CtrlData <= 35376) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 22) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 1198) && (eth_shiftreg_::CtrlData <= 30301) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 !eth_shiftreg_::WriteOp && (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Rgad == 25) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 25) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 6) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 27155) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) && (eth_shiftreg_::Prsd == 59707) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::CtrlData >= 37025) && (eth_shiftreg_::CtrlData <= 65360) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) && (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14329) && (eth_shiftreg_::CtrlData <= 27155) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 24)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 23837) && (eth_shiftreg_::CtrlData <= 27155) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::CtrlData >= 41745) && (eth_shiftreg_::CtrlData <= 65360) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 26) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 27) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 8) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 (eth_shiftreg_::Prsd == 59707)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::CtrlData >= 37025) && (eth_shiftreg_::CtrlData <= 62641) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ShiftReg >= 233) && (eth_shiftreg_::ShiftReg <= 244) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 15) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 11) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg >= 167) && (eth_shiftreg_::ShiftReg <= 244) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 74) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg >= 233) && (eth_shiftreg_::ShiftReg <= 244) ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 17047) && (eth_shiftreg_::CtrlData <= 37673) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25371) && (eth_shiftreg_::CtrlData <= 33204) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::CtrlData == 42723) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::CtrlData >= 42723) && (eth_shiftreg_::CtrlData <= 57779) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) && (eth_shiftreg_::Prsd == 30267) ##3 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 !eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 7) ##1 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 5) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 41871) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 27216) && (eth_shiftreg_::CtrlData <= 40614) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 21692) && (eth_shiftreg_::CtrlData <= 43181) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg == 196)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 32980) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32482) && (eth_shiftreg_::CtrlData <= 33056) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32482) && (eth_shiftreg_::CtrlData <= 33251) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 65360) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 32980) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31432) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 17) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8728) && (eth_shiftreg_::CtrlData <= 11283) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 33139) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) && (eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 !eth_shiftreg_::WriteOp && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32173) && (eth_shiftreg_::CtrlData <= 35073) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30661) && (eth_shiftreg_::CtrlData <= 32980) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 4) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##1 true) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32361) && (eth_shiftreg_::CtrlData <= 34373) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::CtrlData >= 30125) && (eth_shiftreg_::CtrlData <= 64308) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 65360) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 15) ##3 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 18) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 4) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 5) ##3 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) && eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 2) ##3 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) ##2 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 17) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 22) ##2 true) |-> (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 10) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 19782) && (eth_shiftreg_::CtrlData <= 41696) && (eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 11283) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) && eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 39620) && (eth_shiftreg_::CtrlData <= 56005) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 16) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##1 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13775) && (eth_shiftreg_::CtrlData <= 34567) && (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32485) && (eth_shiftreg_::CtrlData <= 65360) && (eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 157) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 46910)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 7)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##2 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::ShiftReg >= 141) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28200) && (eth_shiftreg_::CtrlData <= 31432) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 9) && (eth_shiftreg_::Rgad <= 18) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##2 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 0));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 29391) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 29391) && (eth_shiftreg_::CtrlData <= 40369) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 28563) && (eth_shiftreg_::CtrlData <= 35384) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50732) && (eth_shiftreg_::CtrlData <= 57885) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 24759) && (eth_shiftreg_::CtrlData <= 45076) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 19273) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 19)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 26)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::Fiad == 27)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7157) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 19273) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 61025) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 45076) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 27110) && (eth_shiftreg_::CtrlData <= 29391) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7157) && (eth_shiftreg_::CtrlData <= 7605) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 18549) && (eth_shiftreg_::CtrlData <= 35384) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 157) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 26) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 3069) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 37025) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7157) && (eth_shiftreg_::CtrlData <= 9829) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 13) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 32918) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 20) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7157) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118) ##3 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 7) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 57779) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd >= 30267) && (eth_shiftreg_::Prsd <= 35198) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 137) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 5) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 10) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 30) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 28) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 30301) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7257) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 12) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 126) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267) ##3 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 42723) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 22) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 !eth_shiftreg_::Mdi && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 17) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 13) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 24) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 9) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 13) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 233)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 !eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 13) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 82) && (eth_shiftreg_::ShiftReg <= 118) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) && eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) && eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15371) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 95) && (eth_shiftreg_::ShiftReg <= 118) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 1) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 82) && (eth_shiftreg_::ShiftReg <= 126) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 23) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 17) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 1) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 20) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##1 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ByteSelect == 5) ##1 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 23) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 23) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 20) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 17) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 4) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::ByteSelect == 4) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 1) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 22) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::Fiad >= 5) && (eth_shiftreg_::Fiad <= 12) ##1 (eth_shiftreg_::Fiad == 12) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 65497) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 13) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 20) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 28) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 31) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 31) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 180) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##1 (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 13) && (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59813));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31549) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 20) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0) && eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 144) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21271) && (eth_shiftreg_::CtrlData <= 40180) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32954) && (eth_shiftreg_::CtrlData <= 40180) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 32954) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 29) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 20) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 17) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 10) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31851) && (eth_shiftreg_::CtrlData <= 65235) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 6) && (eth_shiftreg_::Rgad <= 12) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33475) ##1 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 21));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##4 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 66) && (eth_shiftreg_::ShiftReg <= 145) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Prsd == 51161) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51086));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 56618) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 22) ##1 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 18) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 3)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 6) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::ShiftReg == 59)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 30938) && (eth_shiftreg_::CtrlData <= 34499) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 18) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::ShiftReg == 118)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 7) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 13)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 3) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 54281) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 178) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 157) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 29) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::CtrlData >= 64) && (eth_shiftreg_::CtrlData <= 16669) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 4) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::ShiftReg == 59) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 5) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 23) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 24) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 23) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::LatchByte == 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31145) && (eth_shiftreg_::CtrlData <= 38111) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 64308) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 43624) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 12) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 30949) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50411) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 52774) && (eth_shiftreg_::CtrlData <= 64308) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50749) && (eth_shiftreg_::CtrlData <= 64899) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 15766) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 29) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11283) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 56838) && (eth_shiftreg_::CtrlData <= 58548) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 21)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 32020) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13122) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44792) && (eth_shiftreg_::CtrlData <= 64308) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Fiad == 2) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##2 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::ByteSelect == 5) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##2 (eth_shiftreg_::LatchByte == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 14) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 12088) && (eth_shiftreg_::CtrlData <= 19585) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8586) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 11) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 42723) && (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 17) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 233)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15371) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Rgad == 11) ##1 (eth_shiftreg_::Prsd == 4923) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 29391) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 180) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 38331) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 45934) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##1 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 62212) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 25) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##1 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ShiftReg == 33) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 32772) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 18) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 0) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 14) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 16) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 7) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 30) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##2 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 26) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 23) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd == 50977) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 37993) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33251) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22394) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 5) && (eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 12) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 26)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 9)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 2) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 13) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::ByteSelect == 9) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 12)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 37993) && (eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 15) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 29) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 26) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 7) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 22394) && (eth_shiftreg_::CtrlData <= 33251) && (eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 26) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 2) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 14) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 19) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 15) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 5) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Fiad == 29) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 16) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 13) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 26) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 29625) && (eth_shiftreg_::CtrlData <= 64308) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 8) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 16) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 (eth_shiftreg_::Rgad == 8) ##2 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 12) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 28)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 24) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) && (eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ByteSelect == 9) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 19) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 7) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::ShiftReg == 87) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50749) && (eth_shiftreg_::CtrlData <= 64899) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 (eth_shiftreg_::Fiad == 10) ##1 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 46910) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 15)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 37993) && (eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::LatchByte == 2));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 23598) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 25) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 25) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 11) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 1) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 6) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ShiftReg == 103) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 0) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 6) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 24) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 6) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##4 (eth_shiftreg_::ShiftReg == 59)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::ByteSelect == 15)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45934) && (eth_shiftreg_::CtrlData <= 64899) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 15) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31791) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 23) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 (eth_shiftreg_::ShiftReg == 118)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 (eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 2) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 24)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 5) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 24) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 4)) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 5) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::Mdi && (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 3) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::LatchByte == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 2) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 4) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 28) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 15) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 29) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 13) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 17) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 11283) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 17) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) ##2 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 21) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 3069) ##1 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 180) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45934) && (eth_shiftreg_::CtrlData <= 64899) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43723) && (eth_shiftreg_::CtrlData <= 64899) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 56618) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 17) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 24) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 20) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 23) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43723) && (eth_shiftreg_::CtrlData <= 64899) ##4 (eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 53387) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 31) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 154) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31432) && (eth_shiftreg_::CtrlData <= 64899) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) ##1 (eth_shiftreg_::ShiftReg == 157)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15473) && (eth_shiftreg_::CtrlData <= 31915) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 178) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 180) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Prsd >= 5009) && (eth_shiftreg_::Prsd <= 35217) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 178) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 58) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::ShiftReg == 157) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 4) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32482) && (eth_shiftreg_::CtrlData <= 49331) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 11283) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::ShiftReg >= 149) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::CtrlData >= 170) && (eth_shiftreg_::CtrlData <= 19150) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50732) && (eth_shiftreg_::CtrlData <= 57885) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::CtrlData >= 170) && (eth_shiftreg_::CtrlData <= 12936) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 11283) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 4) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 5) && (eth_shiftreg_::ShiftReg == 19) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::CtrlData >= 170) && (eth_shiftreg_::CtrlData <= 15766) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 5) ##1 (eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 5) ##1 (eth_shiftreg_::ShiftReg == 11)) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 10928) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 5633) && (eth_shiftreg_::CtrlData <= 10928) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51921) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33544) && (eth_shiftreg_::CtrlData <= 49968) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 71) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::LatchByte == 0)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) && eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 59) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 178) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::ShiftReg == 157) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 !eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 24759) && (eth_shiftreg_::CtrlData <= 45045) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Prsd == 4923) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31432) && (eth_shiftreg_::CtrlData <= 64107) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38013) && (eth_shiftreg_::CtrlData <= 52584) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 41696) && (eth_shiftreg_::CtrlData <= 53627) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##3 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::ShiftReg == 19) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 !eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 3)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 23) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) ##1 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 1) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) && (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Prsd >= 5009) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32559) && (eth_shiftreg_::CtrlData <= 65393) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 52281) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51921) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##4 (eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49643) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##4 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 1)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 53) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 25)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::ShiftReg == 19) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65393) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 !eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 17) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46660) && (eth_shiftreg_::CtrlData <= 65393) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009) && eth_shiftreg_::MdcEn_n) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 65497) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 9) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 1) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 17)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 28)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 28) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 315) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 31)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 4)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 5) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 4) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::ShiftReg == 19) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 31)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 11283) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 2) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 28) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 21)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 23) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 22) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 1) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 2) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::CtrlData >= 28861) && (eth_shiftreg_::CtrlData <= 65360) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::CtrlData >= 51215) && (eth_shiftreg_::CtrlData <= 65235) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::CtrlData >= 53211) && (eth_shiftreg_::CtrlData <= 65235) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 1) && (eth_shiftreg_::ShiftReg <= 53) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 !eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 23) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 !eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::CtrlData >= 42078) && (eth_shiftreg_::CtrlData <= 65235) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) && eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 4) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 23)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::CtrlData >= 36192) && (eth_shiftreg_::CtrlData <= 51498) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 3)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::CtrlData >= 44237) && (eth_shiftreg_::CtrlData <= 65360) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 17)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::CtrlData >= 22227) && (eth_shiftreg_::CtrlData <= 44290) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::CtrlData >= 49475) && (eth_shiftreg_::CtrlData <= 65360) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 1)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 5009) && (eth_shiftreg_::Rgad == 20)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::LatchByte == 3) ##3 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::CtrlData >= 38795) && (eth_shiftreg_::CtrlData <= 51498) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 22) ##1 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 52281) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 22) && (eth_shiftreg_::Fiad <= 31) && (eth_shiftreg_::LatchByte == 2) ##4 (eth_shiftreg_::Prsd == 5009)) |-> eth_shiftreg_::ShiftedBit);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##1 (eth_shiftreg_::ShiftReg == 19) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##1 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 48860) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##1 (eth_shiftreg_::Fiad == 8) ##1 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##2 (eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) ##2 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 14) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 74) && (eth_shiftreg_::ShiftReg <= 157) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 14) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 17) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 40369) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126)) |-> (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 11) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 17)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 26) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 true) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 44051) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 40369) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 true) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 18)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 10) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38293) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) ##1 (eth_shiftreg_::Fiad == 1)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15287) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Rgad == 24)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 25) ##4 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 126) ##4 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##4 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##2 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 26396) && (eth_shiftreg_::CtrlData <= 43143) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25447) && (eth_shiftreg_::CtrlData <= 38670) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 29)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 33428)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 24)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25924) && (eth_shiftreg_::CtrlData <= 42078) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 55557) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 46910) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 21) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 40369) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 14) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 18) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33641) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 5) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 47371) && (eth_shiftreg_::CtrlData <= 51869) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 40369) && (eth_shiftreg_::CtrlData <= 43624) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 25) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##2 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 4)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 14)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15473) && (eth_shiftreg_::CtrlData <= 31915) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 17) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 20492) && (eth_shiftreg_::CtrlData <= 40626) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 18) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 17) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 25) ##4 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50087) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31172) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 27) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 !eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 20) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 64670) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 20)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 15) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10) && eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 23) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10) && eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 59) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 64670) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::Mdi && (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::MdcEn_n && (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 24)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 23)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55557) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 9) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 74) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 64670) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 12) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7605) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 3) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 157) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 31)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 65497)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 12)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 29)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 51869)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 65169) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38293) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 4)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 17)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 15)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 20)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 29)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::Fiad == 2)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) && (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 28861) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 11) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 20492) && (eth_shiftreg_::CtrlData <= 40626) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 186) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 35217) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 8) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37993) && (eth_shiftreg_::CtrlData <= 38940) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 0) && (eth_shiftreg_::Prsd <= 30267) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 31915) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 25)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 15) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::Rgad == 14)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 37993) && (eth_shiftreg_::CtrlData <= 39724) ##4 (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 2) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::ShiftReg == 99) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 10) && (eth_shiftreg_::Rgad <= 20) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 31892) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 6) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Rgad == 28) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49194) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21521) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 64442) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 10) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15766) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 26396) && (eth_shiftreg_::CtrlData <= 43143) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 126) ##4 (eth_shiftreg_::ByteSelect == 1)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##3 (eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 51181));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::Fiad == 6)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16045) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##4 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 11)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31668) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 2) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 11) ##1 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 32020) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 23) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ShiftReg == 196) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 132) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 150) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 14) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 12) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 30949) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::Rgad >= 16) && (eth_shiftreg_::Rgad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 21) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 26844) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 26107) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 132) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51921) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 2) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 7) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 6) && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 34567) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 35198)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 24)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39620) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 30949) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 196) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16045) && (eth_shiftreg_::CtrlData <= 32361) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 16333) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##4 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 118) && (eth_shiftreg_::ShiftReg <= 175) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 2) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25014) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 28070) && (eth_shiftreg_::CtrlData <= 32020) ##2 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 34567) && (eth_shiftreg_::CtrlData <= 39620) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 8) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 70) && (eth_shiftreg_::ShiftReg <= 154));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 25) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 9));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 11) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 18) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32317) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 13) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 24) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 (eth_shiftreg_::Rgad == 0)) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::CtrlData >= 30447) && (eth_shiftreg_::CtrlData <= 34567) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::CtrlData >= 39620) && (eth_shiftreg_::CtrlData <= 56005) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 6) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Fiad == 6) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 13775) && (eth_shiftreg_::CtrlData <= 34567) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 24) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect == 6) ##1 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 eth_shiftreg_::WriteOp ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::ByteSelect >= 1) && (eth_shiftreg_::ByteSelect <= 6) ##1 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##2 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) && (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##2 (eth_shiftreg_::Rgad == 21) ##1 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::Rgad == 25) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 13775) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) && (eth_shiftreg_::ShiftReg == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::LatchByte == 3) ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 11) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 0) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Rgad == 24) ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 126) ##1 (eth_shiftreg_::Fiad == 9) ##2 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 19) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::Prsd == 126) ##2 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 58548) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 22) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 13) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 0) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 11) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 40369) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 11)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 5) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 4) && (eth_shiftreg_::Rgad <= 5) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 3069) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 40369)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##4 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 3) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 15) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 18) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126) ##3 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 44051) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##3 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 8140) && (eth_shiftreg_::CtrlData <= 8728) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##2 (eth_shiftreg_::ByteSelect == 7) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 62) ##3 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 5) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 30) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 25) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 5) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 5) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 20) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 10) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8140) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 14)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 20)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 33428) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 23) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 55557)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 14) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg == 118) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 39724)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 38331) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 315) && (eth_shiftreg_::CtrlData <= 3069) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 14) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 8) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 10) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##1 (eth_shiftreg_::Prsd == 5009) ##3 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 56838) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 39250) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 29) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##2 (eth_shiftreg_::Prsd == 5009) ##2 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 20) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 12) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 29) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 65497) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 58548) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55557) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 51869) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 31) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##4 (eth_shiftreg_::ShiftReg == 59)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 59) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8140) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 17) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 4) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 21) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 31) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##4 (eth_shiftreg_::Prsd == 4923)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 29) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 59700) && (eth_shiftreg_::Prsd <= 59707) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 0) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 3) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 1)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 4)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 eth_shiftreg_::ShiftedBit) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 3) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 0)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7605) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 4) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::MdcEn_n ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 29)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 31)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 5) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 17)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 31) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::Mdi ##4 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 13) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 eth_shiftreg_::MdcEn_n) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 11)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##3 (eth_shiftreg_::ShiftReg == 157) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 24)) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 3) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 0) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 31) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::WriteOp && (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 14) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::LatchByte == 1) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 21) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 11) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 3) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 14) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 28) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 5) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 2) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 39250) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 20) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 17) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 28) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 24) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 3) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1) ##2 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 64442) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 64670) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 3) ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::Mdi ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 30) ##1 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 20) ##1 true) |-> eth_shiftreg_::Mdi);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 51984) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 50601) && (eth_shiftreg_::CtrlData <= 65266) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 50977) && (eth_shiftreg_::Prsd <= 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38293) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##1 (eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 true) |-> (eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49939) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 3) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 81) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49102) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 11)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 19)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 66) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 10) && (eth_shiftreg_::ByteSelect <= 15) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 31) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg >= 81) && (eth_shiftreg_::ShiftReg <= 87) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 11) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 1) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38495) && (eth_shiftreg_::CtrlData <= 51648) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 2) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 10) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 7)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 22) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 53954) && (eth_shiftreg_::CtrlData <= 62212)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 26) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 10)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 1) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15652) && (eth_shiftreg_::CtrlData <= 32020) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33564) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 true) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##1 (eth_shiftreg_::Prsd == 126) ##3 true) |-> (eth_shiftreg_::CtrlData >= 31668) && (eth_shiftreg_::CtrlData <= 65497));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) && (eth_shiftreg_::Fiad >= 21) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 43015) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::ShiftReg == 87) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45905) && (eth_shiftreg_::CtrlData <= 45934) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 33) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 10)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 5)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 26)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 25) && (eth_shiftreg_::Rgad <= 26) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::CtrlData >= 60569) && (eth_shiftreg_::CtrlData <= 62212)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 19)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 11) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 11)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 9) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 2811) && (eth_shiftreg_::CtrlData <= 4336) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 32007) && (eth_shiftreg_::CtrlData <= 48860) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33475) && (eth_shiftreg_::CtrlData <= 49771) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) && (eth_shiftreg_::Fiad >= 18) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) && (eth_shiftreg_::Fiad >= 16) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 19) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15) && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51061) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25736) && (eth_shiftreg_::CtrlData <= 38331) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 1) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 26) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 12) && (eth_shiftreg_::ByteSelect <= 13) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 26)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 19)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 7)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 9) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 18)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 10)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 12)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 6) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Prsd == 51061)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 9)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 45934) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 7) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 25) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 30661) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33251) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 45905) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 15)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 8)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 8)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 19) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 60569) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 22394) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 7) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 0) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 15) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 2811) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::Fiad == 26)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 (eth_shiftreg_::ByteSelect == 6)) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 10) && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 !eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 4336) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) && (eth_shiftreg_::Rgad == 8) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) && (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16333) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 6) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::CtrlData >= 16801) && (eth_shiftreg_::CtrlData <= 33641) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21795) && (eth_shiftreg_::CtrlData <= 43254) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 14027) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::CtrlData >= 21521) && (eth_shiftreg_::CtrlData <= 42957) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11068) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51181) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 12) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 13) && (eth_shiftreg_::Fiad <= 18) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 22) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::CtrlData >= 25356) && (eth_shiftreg_::CtrlData <= 37422) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 6) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 22) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 13) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 46910) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::LatchByte == 3) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 15652) && (eth_shiftreg_::CtrlData <= 32020) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 8) && (eth_shiftreg_::Rgad <= 17) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 12658) && (eth_shiftreg_::CtrlData <= 25447) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 11) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59707) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 15) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 25) && (eth_shiftreg_::Fiad <= 30) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 45260) && (eth_shiftreg_::CtrlData <= 65266) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 10) && (eth_shiftreg_::Fiad <= 19) ##1 (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 21342) ##1 (eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 7) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 18) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 64670) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 15) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 58548) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 24) && (eth_shiftreg_::Rgad <= 31) ##2 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51086) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 122) && (eth_shiftreg_::ShiftReg <= 178) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 5) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 47371)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 58548) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 19) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 25) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 25) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 29) && (eth_shiftreg_::Fiad <= 30) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 9) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::LatchByte == 0) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 4) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 51869) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 29) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 3069)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 15) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 25) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg == 19) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43442) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 2) && (eth_shiftreg_::Fiad <= 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 8586) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 (eth_shiftreg_::ByteSelect == 7) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 8) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 20) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 55557) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 12) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::LatchByte == 0) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##2 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##3 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50980) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 4) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 30) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 29) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 23) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 56838) && (eth_shiftreg_::CtrlData <= 58548) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 10) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 25) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg == 19) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 12) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 29) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 29) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 1)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 1) && (eth_shiftreg_::Fiad <= 2) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 25) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11283) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::LatchByte == 3)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 !eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::LatchByte == 2) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 3) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::ShiftedBit ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 31) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 1) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 28) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8728) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 21) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 23) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 0) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 20) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55040) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 20) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 9) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 46910) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 (eth_shiftreg_::Fiad == 22) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 65497) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 56838) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 43624) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 (eth_shiftreg_::ShiftReg == 157) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 1) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 38331) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::LatchByte == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 55557) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 9) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd == 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 8586) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 (eth_shiftreg_::Rgad == 15) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 28) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 47371) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 125) && (eth_shiftreg_::ShiftReg <= 180) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##1 (eth_shiftreg_::Rgad == 15) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 12) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 40369) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 31) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 4) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 11283) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 7605) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 24) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 58548) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 4) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 12088) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 23) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 51869) ##4 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##2 !eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Rgad == 23)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 4) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##4 (eth_shiftreg_::Prsd == 5009)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##4 (eth_shiftreg_::ShiftReg == 157)) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 22) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43143) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 4) ##2 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##1 (eth_shiftreg_::ShiftReg == 157) ##3 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 127) && (eth_shiftreg_::ShiftReg <= 180) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##3 (eth_shiftreg_::Prsd == 5009) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) ##3 (eth_shiftreg_::ShiftReg == 157) ##1 true) |-> (eth_shiftreg_::ByteSelect >= 6) && (eth_shiftreg_::ByteSelect <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59813) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##2 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50946) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51159) && (eth_shiftreg_::Prsd <= 51161) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 !eth_shiftreg_::ShiftedBit) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 !eth_shiftreg_::ShiftedBit ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::ShiftedBit ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::ShiftedBit ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::ShiftedBit && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::WriteOp ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 8) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 21) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 59)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 21) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::Mdi ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 25) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 138) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 eth_shiftreg_::MdcEn_n ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 25) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 137) && (eth_shiftreg_::ShiftReg <= 254) ##3 (eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::ShiftReg >= 0) && (eth_shiftreg_::ShiftReg <= 134));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 8) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 12) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 23)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 15) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 20) && (eth_shiftreg_::Fiad <= 25) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 19585) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 5) && (eth_shiftreg_::ByteSelect <= 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 5) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 59) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 4923) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 16)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 eth_shiftreg_::WriteOp ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 13) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 22) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 24) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 22)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51159) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 39250) && (eth_shiftreg_::CtrlData <= 47371) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 15) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 19) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 43624)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 19585) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 17) && (eth_shiftreg_::Rgad <= 20) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 13) && (eth_shiftreg_::ByteSelect <= 14) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 65497) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 51869) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 4) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 12088) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::LatchByte == 2) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 56838)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 18) && (eth_shiftreg_::Rgad <= 20)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 40369)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 16)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 13) && (eth_shiftreg_::Rgad <= 15) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 40369) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59720) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 31) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 13) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 12) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 18) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 5) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 19) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 20) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 23) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 13) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 14)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 14)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Prsd == 30267)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 47371) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 8) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 43624) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg == 118)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg >= 11) && (eth_shiftreg_::ShiftReg <= 19)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 20)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 18) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8728) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 7) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 28) && (eth_shiftreg_::Fiad <= 30)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 23) && (eth_shiftreg_::Fiad <= 25)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 7605) && (eth_shiftreg_::CtrlData <= 8728) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 5) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 4) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 3) && (eth_shiftreg_::Rgad <= 7) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 11) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 13) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 17) && (eth_shiftreg_::Fiad <= 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 13) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 0) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 11) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 11) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 13) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 11) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 58548) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 0) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 3) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 3069) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 7) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 55040) && (eth_shiftreg_::CtrlData <= 56838)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad >= 9) && (eth_shiftreg_::Fiad <= 11)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg == 118) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad == 11) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 22)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 33428) && (eth_shiftreg_::CtrlData <= 39250) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 11) && (eth_shiftreg_::Rgad <= 13)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 8) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 5) && (eth_shiftreg_::Rgad <= 7)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect == 0) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 11) && (eth_shiftreg_::Fiad <= 17) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 3069) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg == 19) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ByteSelect >= 3) && (eth_shiftreg_::ByteSelect <= 4) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 14) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31731) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::Prsd == 4923) ##1 true) |-> (eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 31621));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 21) && (eth_shiftreg_::Rgad <= 23) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Prsd == 30267) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 5) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 55557) && (eth_shiftreg_::CtrlData <= 56838) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 20) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 33428) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ShiftReg == 118) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::CtrlData >= 46910) && (eth_shiftreg_::CtrlData <= 47371) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 10) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 23) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 14) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 59) && (eth_shiftreg_::CtrlData <= 315) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 3) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Fiad == 30) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 11283) && (eth_shiftreg_::CtrlData <= 12088) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 10) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::ShiftReg == 19) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect == 5)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43624) && (eth_shiftreg_::CtrlData <= 44051) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::CtrlData >= 33204) && (eth_shiftreg_::CtrlData <= 33428) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Rgad >= 29) && (eth_shiftreg_::Rgad <= 31) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad >= 14) && (eth_shiftreg_::Fiad <= 17) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad >= 1) && (eth_shiftreg_::Rgad <= 3) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 9)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 11)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 38331) && (eth_shiftreg_::CtrlData <= 39250) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 30)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::CtrlData >= 64670) && (eth_shiftreg_::CtrlData <= 65497)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Fiad == 8) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Rgad == 1) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 33428) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 58548) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 21) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 51869) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 14) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::Mdi) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 5) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 5) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 eth_shiftreg_::MdcEn_n) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::ByteSelect == 4) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::Mdi ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 !eth_shiftreg_::WriteOp) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ShiftReg == 118) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::Prsd == 30267) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 19585) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 17) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 !eth_shiftreg_::MdcEn_n ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad == 17) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 !eth_shiftreg_::MdcEn_n ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 11)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 17) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 17) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 1)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##2 (eth_shiftreg_::Rgad == 3) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::ShiftReg == 19)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::Mdi ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 0) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 44051) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 1) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Rgad == 13)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##3 (eth_shiftreg_::Fiad == 14) ##1 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##4 (eth_shiftreg_::Fiad == 14)) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 12) && (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && eth_shiftreg_::MdcEn_n ##4 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Reset ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 0) && (eth_shiftreg_::LatchByte <= 1) ##3 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) ##1 (eth_shiftreg_::ByteSelect == 10)) |-> (eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 15) && (eth_shiftreg_::Rgad <= 31) ##3 (eth_shiftreg_::Prsd == 126) ##1 true) |-> (eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 15));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51036) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd >= 51108) && (eth_shiftreg_::Prsd <= 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51086) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::Prsd >= 4923) && (eth_shiftreg_::Prsd <= 5009) && (eth_shiftreg_::Rgad == 14)) |-> eth_shiftreg_::MdcEn_n);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51108) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 65169)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::Prsd == 126)) |-> eth_shiftreg_::WriteOp);
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 59700) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 50977) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51161) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::MdcEn_n ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData == 42723) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 8) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 21652) && (eth_shiftreg_::CtrlData <= 43254) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 10) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 7) && (eth_shiftreg_::ByteSelect <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 25192) && (eth_shiftreg_::CtrlData <= 38111) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 19) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 15) && (eth_shiftreg_::Fiad <= 31) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::Mdi ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte >= 2) && (eth_shiftreg_::LatchByte <= 3) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##3 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##2 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 8) && (eth_shiftreg_::ByteSelect <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 51109) ##4 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 3) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::LatchByte == 2)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) && eth_shiftreg_::Mdi ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::Rgad == 25)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::WriteOp && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 2) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::Fiad == 12)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg == 244) ##1 (eth_shiftreg_::ByteSelect == 0)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 7) && (eth_shiftreg_::Rgad <= 13) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 8) && (eth_shiftreg_::Fiad <= 15) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 15) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 51869) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 7) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad == 11) && (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 16669) && (eth_shiftreg_::CtrlData <= 33428) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) ##1 (eth_shiftreg_::ShiftReg == 233)) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Prsd == 30267) && (eth_shiftreg_::Rgad == 29) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 43181) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Fiad >= 0) && (eth_shiftreg_::Fiad <= 14) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 12338) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 49444) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 9) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 0) && (eth_shiftreg_::CtrlData <= 15371) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 6) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (!eth_shiftreg_::Mdi ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 4) && (eth_shiftreg_::ByteSelect <= 7) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 178) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 4) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ByteSelect >= 0) && (eth_shiftreg_::ByteSelect <= 7) ##2 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::Rgad >= 0) && (eth_shiftreg_::Rgad <= 13) ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::CtrlData >= 31621) && (eth_shiftreg_::CtrlData <= 65497) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 156) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 134) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::ShiftedBit ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::ShiftReg >= 180) && (eth_shiftreg_::ShiftReg <= 254) ##1 (eth_shiftreg_::Prsd == 30267) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::WriteOp ##3 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) (eth_shiftreg_::MdcEn_n ##1 (eth_shiftreg_::ShiftReg == 244) ##1 true) |-> (eth_shiftreg_::Prsd >= 50946) && (eth_shiftreg_::Prsd <= 65169));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##1 (eth_shiftreg_::Prsd == 5009) ##3 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
assert property(@(posedge eth_shiftreg_::Clk) ((eth_shiftreg_::LatchByte == 0) ##2 (eth_shiftreg_::Prsd == 5009) ##2 true) |-> (eth_shiftreg_::LatchByte >= 1) && (eth_shiftreg_::LatchByte <= 3));
