// Seed: 95672605
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  ;
  wire [-1 'h0 : -1] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   id_3
);
  uwire id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign {~id_3, 1} = -1;
endmodule
