{
  "DESIGN_NAME": "rv32i_core",
  "VERILOG_FILES": "dir::rtl/*.sv",
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  
  "SYNTH_HIERARCHY_MODE" : "keep",
  "SYNTH_STRATEGY" : "AREA 3",
 "pdk::sky130A": {
  "MAX_FANOUT_CONSTRAINT": 6
  },
  "FP_CORE_UTIL": 40,
  "CELL_PAD" : 3,
  "PL_TARGET_DENSITY": 0.55
}