Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 25 12:37:56 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_MCU_timing_summary_routed.rpt -pb OTTER_MCU_timing_summary_routed.pb -rpx OTTER_MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  767         
TIMING-23  Warning           Combinational loop found     32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (767)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2684)
5. checking no_input_delay (33)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (767)
--------------------------
 There are 767 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2684)
---------------------------------------------------
 There are 2684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2749          inf        0.000                      0                 2749           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2749 Endpoints
Min Delay          2749 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.344ns  (logic 1.860ns (11.381%)  route 14.484ns (88.619%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.618    16.344    pipeline_reg_D_E/flush_E
    SLICE_X38Y22         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.344ns  (logic 1.860ns (11.381%)  route 14.484ns (88.619%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.618    16.344    pipeline_reg_D_E/flush_E
    SLICE_X38Y22         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.205ns  (logic 1.860ns (11.478%)  route 14.345ns (88.522%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.480    16.205    pipeline_reg_D_E/flush_E
    SLICE_X39Y21         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.205ns  (logic 1.860ns (11.478%)  route 14.345ns (88.522%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.480    16.205    pipeline_reg_D_E/flush_E
    SLICE_X39Y21         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.205ns  (logic 1.860ns (11.478%)  route 14.345ns (88.522%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.480    16.205    pipeline_reg_D_E/flush_E
    SLICE_X39Y21         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.205ns  (logic 1.860ns (11.478%)  route 14.345ns (88.522%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.480    16.205    pipeline_reg_D_E/flush_E
    SLICE_X39Y21         FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs1_E_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.050ns  (logic 1.860ns (11.588%)  route 14.190ns (88.412%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.325    16.050    pipeline_reg_D_E/flush_E
    SLICE_X36Y20         FDRE                                         r  pipeline_reg_D_E/rs1_E_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.049ns  (logic 1.860ns (11.589%)  route 14.189ns (88.411%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.324    16.049    pipeline_reg_D_E/flush_E
    SLICE_X15Y6          FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.049ns  (logic 1.860ns (11.589%)  route 14.189ns (88.411%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.324    16.049    pipeline_reg_D_E/flush_E
    SLICE_X15Y6          FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/Instr_E_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/rs2_E_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.049ns  (logic 1.860ns (11.589%)  route 14.189ns (88.411%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE                         0.000     0.000 r  pipeline_reg_D_E/Instr_E_reg[24]/C
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pipeline_reg_D_E/Instr_E_reg[24]/Q
                         net (fo=4, routed)           1.227     1.646    pipeline_reg_D_E/Instr_E_reg[24]_1[15]
    SLICE_X15Y6          LUT6 (Prop_lut6_I4_O)        0.299     1.945 r  pipeline_reg_D_E/write_data_M[14]_i_10/O
                         net (fo=1, routed)           1.152     3.097    pipeline_reg_D_E/write_data_M[14]_i_10_n_0
    SLICE_X15Y7          LUT4 (Prop_lut4_I1_O)        0.124     3.221 r  pipeline_reg_D_E/write_data_M[14]_i_3/O
                         net (fo=32, routed)          3.469     6.690    pipeline_reg_E_M/write_data_M_reg[2]_1
    SLICE_X32Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  pipeline_reg_E_M/write_data_M[28]_i_2/O
                         net (fo=8, routed)           1.413     8.227    pipeline_reg_E_M/ALU_forward_muxB[28]
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     8.351 r  pipeline_reg_E_M/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     8.351    branch_conditional/regWrite_E_i_9_2[2]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.749 r  branch_conditional/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    10.146    pipeline_reg_E_M/regWrite_E_i_5_0[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.270 f  pipeline_reg_E_M/regWrite_E_i_9/O
                         net (fo=1, routed)           1.290    11.560    pipeline_reg_D_E/rs1_E_reg[0]_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.124    11.684 r  pipeline_reg_D_E/regWrite_E_i_5/O
                         net (fo=128, routed)         0.917    12.601    pipeline_reg_D_E/SR[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.725 r  pipeline_reg_D_E/regWrite_E_i_1/O
                         net (fo=195, routed)         3.324    16.049    pipeline_reg_D_E/flush_E
    SLICE_X15Y6          FDRE                                         r  pipeline_reg_D_E/rs2_E_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline_reg_F_D/PC_D_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/PC_E_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE                         0.000     0.000 r  pipeline_reg_F_D/PC_D_reg[18]/C
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_F_D/PC_D_reg[18]/Q
                         net (fo=1, routed)           0.087     0.228    pipeline_reg_D_E/PC_D[18]
    SLICE_X30Y14         FDRE                                         r  pipeline_reg_D_E/PC_E_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/PC_plus4_E_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_E_M/PC_plus4_M_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE                         0.000     0.000 r  pipeline_reg_D_E/PC_plus4_E_reg[14]/C
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pipeline_reg_D_E/PC_plus4_E_reg[14]/Q
                         net (fo=1, routed)           0.105     0.233    pipeline_reg_E_M/PC_plus4_M_reg[31]_1[14]
    SLICE_X39Y14         FDRE                                         r  pipeline_reg_E_M/PC_plus4_M_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_E_M/PC_plus4_M_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_M_W/PC_plus4_W_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE                         0.000     0.000 r  pipeline_reg_E_M/PC_plus4_M_reg[6]/C
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_E_M/PC_plus4_M_reg[6]/Q
                         net (fo=1, routed)           0.101     0.242    pipeline_reg_M_W/PC_plus4_W_reg[31]_0[6]
    SLICE_X38Y5          FDRE                                         r  pipeline_reg_M_W/PC_plus4_W_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/PC_plus4_E_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_E_M/PC_plus4_M_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  pipeline_reg_D_E/PC_plus4_E_reg[11]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_D_E/PC_plus4_E_reg[11]/Q
                         net (fo=1, routed)           0.101     0.242    pipeline_reg_E_M/PC_plus4_M_reg[31]_1[11]
    SLICE_X38Y11         FDRE                                         r  pipeline_reg_E_M/PC_plus4_M_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/PC_plus4_E_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_E_M/PC_plus4_M_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  pipeline_reg_D_E/PC_plus4_E_reg[10]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_D_E/PC_plus4_E_reg[10]/Q
                         net (fo=1, routed)           0.103     0.244    pipeline_reg_E_M/PC_plus4_M_reg[31]_1[10]
    SLICE_X38Y11         FDRE                                         r  pipeline_reg_E_M/PC_plus4_M_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_D_E/PC_plus4_E_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_E_M/PC_plus4_M_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  pipeline_reg_D_E/PC_plus4_E_reg[9]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_D_E/PC_plus4_E_reg[9]/Q
                         net (fo=1, routed)           0.103     0.244    pipeline_reg_E_M/PC_plus4_M_reg[31]_1[9]
    SLICE_X38Y11         FDRE                                         r  pipeline_reg_E_M/PC_plus4_M_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_E_M/PC_plus4_M_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_M_W/PC_plus4_W_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  pipeline_reg_E_M/PC_plus4_M_reg[22]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pipeline_reg_E_M/PC_plus4_M_reg[22]/Q
                         net (fo=1, routed)           0.120     0.248    pipeline_reg_M_W/PC_plus4_W_reg[31]_0[22]
    SLICE_X37Y21         FDRE                                         r  pipeline_reg_M_W/PC_plus4_W_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_F_D/PC_D_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/PC_E_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE                         0.000     0.000 r  pipeline_reg_F_D/PC_D_reg[1]/C
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_F_D/PC_D_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    pipeline_reg_D_E/PC_D[1]
    SLICE_X35Y6          FDRE                                         r  pipeline_reg_D_E/PC_E_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_F_D/PC_D_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/PC_E_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE                         0.000     0.000 r  pipeline_reg_F_D/PC_D_reg[25]/C
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_F_D/PC_D_reg[25]/Q
                         net (fo=1, routed)           0.110     0.251    pipeline_reg_D_E/PC_D[25]
    SLICE_X31Y16         FDRE                                         r  pipeline_reg_D_E/PC_E_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline_reg_F_D/PC_D_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline_reg_D_E/PC_E_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE                         0.000     0.000 r  pipeline_reg_F_D/PC_D_reg[4]/C
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline_reg_F_D/PC_D_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    pipeline_reg_D_E/PC_D[4]
    SLICE_X35Y6          FDRE                                         r  pipeline_reg_D_E/PC_E_reg[4]/D
  -------------------------------------------------------------------    -------------------





