Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  4 12:07:46 2023
| Host         : Prometheus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AU_7_Seg_timing_summary_routed.rpt -pb AU_7_Seg_timing_summary_routed.pb -rpx AU_7_Seg_timing_summary_routed.rpx -warn_on_violation
| Design       : AU_7_Seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: AU_0/Slow_CLk_0/Clk_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Slow_Clk_7seg/Clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: selected_7seg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.977        0.000                      0                  130        0.178        0.000                      0                  130        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.977        0.000                      0                  130        0.178        0.000                      0                  130        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.054%)  route 3.548ns (79.946%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.524    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.054%)  route 3.548ns (79.946%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.524    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.054%)  route 3.548ns (79.946%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.524    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.890ns (20.054%)  route 3.548ns (79.946%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.524    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.890ns (20.849%)  route 3.379ns (79.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.355    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.435    14.776    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    Slow_Clk_7seg/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.890ns (20.849%)  route 3.379ns (79.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.355    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.435    14.776    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    Slow_Clk_7seg/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.890ns (20.849%)  route 3.379ns (79.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.882     9.355    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.435    14.776    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    Slow_Clk_7seg/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.479%)  route 3.456ns (79.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.432    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.479%)  route 3.456ns (79.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.432    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 Slow_Clk_7seg/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.890ns (20.479%)  route 3.456ns (79.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  Slow_Clk_7seg/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Slow_Clk_7seg/count_reg[28]/Q
                         net (fo=2, routed)           0.884     6.489    Slow_Clk_7seg/count_reg_n_0_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.613 f  Slow_Clk_7seg/count[31]_i_8/O
                         net (fo=1, routed)           0.780     7.392    Slow_Clk_7seg/count[31]_i_8_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.516 f  Slow_Clk_7seg/count[31]_i_4/O
                         net (fo=3, routed)           0.833     8.349    Slow_Clk_7seg/count[31]_i_4_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     8.473 r  Slow_Clk_7seg/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.432    Slow_Clk_7seg/count[31]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.444    14.785    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    Slow_Clk_7seg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Slow_Clk_7seg/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    Slow_Clk_7seg/count_reg_n_0_[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  Slow_Clk_7seg/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.892    Slow_Clk_7seg/count0_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  Slow_Clk_7seg/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.932    Slow_Clk_7seg/count0_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  Slow_Clk_7seg/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.972    Slow_Clk_7seg/count0_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.025 r  Slow_Clk_7seg/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.025    Slow_Clk_7seg/count0_carry__6_n_7
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    Slow_Clk_7seg/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Slow_Clk_7seg/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    Slow_Clk_7seg/count_reg_n_0_[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  Slow_Clk_7seg/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.892    Slow_Clk_7seg/count0_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  Slow_Clk_7seg/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.932    Slow_Clk_7seg/count0_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  Slow_Clk_7seg/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.972    Slow_Clk_7seg/count0_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.038 r  Slow_Clk_7seg/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.038    Slow_Clk_7seg/count0_carry__6_n_5
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    Slow_Clk_7seg/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.489ns (79.489%)  route 0.126ns (20.511%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Slow_Clk_7seg/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    Slow_Clk_7seg/count_reg_n_0_[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  Slow_Clk_7seg/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.892    Slow_Clk_7seg/count0_carry__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  Slow_Clk_7seg/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.932    Slow_Clk_7seg/count0_carry__4_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.972 r  Slow_Clk_7seg/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.972    Slow_Clk_7seg/count0_carry__5_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.061 r  Slow_Clk_7seg/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.061    Slow_Clk_7seg/count0_carry__6_n_6
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.829     1.957    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  Slow_Clk_7seg/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    Slow_Clk_7seg/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Slow_Clk_7seg/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    Slow_Clk_7seg/count_reg_n_0_[0]
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.042     1.795 r  Slow_Clk_7seg/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Slow_Clk_7seg/count[0]
    SLICE_X35Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  Slow_Clk_7seg/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clk_7seg/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.584     1.467    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  AU_0/Slow_CLk_0/count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.757    AU_0/Slow_CLk_0/count[27]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  AU_0/Slow_CLk_0/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.867    AU_0/Slow_CLk_0/data0[27]
    SLICE_X60Y22         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[27]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    AU_0/Slow_CLk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.586     1.469    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  AU_0/Slow_CLk_0/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.759    AU_0/Slow_CLk_0/count[15]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  AU_0/Slow_CLk_0/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.869    AU_0/Slow_CLk_0/data0[15]
    SLICE_X60Y19         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[15]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    AU_0/Slow_CLk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AU_0/Slow_CLk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AU_0/Slow_CLk_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.588     1.471    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  AU_0/Slow_CLk_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.761    AU_0/Slow_CLk_0/count[7]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  AU_0/Slow_CLk_0/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.871    AU_0/Slow_CLk_0/data0[7]
    SLICE_X60Y17         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.856     1.983    AU_0/Slow_CLk_0/Clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  AU_0/Slow_CLk_0/count_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    AU_0/Slow_CLk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Slow_Clk_7seg/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Slow_Clk_7seg/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.735    Slow_Clk_7seg/count_reg_n_0_[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  Slow_Clk_7seg/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.845    Slow_Clk_7seg/count0_carry__2_n_5
    SLICE_X34Y46         FDRE                                         r  Slow_Clk_7seg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Slow_Clk_7seg/count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    Slow_Clk_7seg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Slow_Clk_7seg/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    Slow_Clk_7seg/count_reg_n_0_[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  Slow_Clk_7seg/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.846    Slow_Clk_7seg/count0_carry__3_n_5
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  Slow_Clk_7seg/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    Slow_Clk_7seg/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_7seg/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_7seg/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Slow_Clk_7seg/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    Slow_Clk_7seg/count_reg_n_0_[7]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  Slow_Clk_7seg/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    Slow_Clk_7seg/count0_carry__0_n_5
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    Slow_Clk_7seg/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Slow_Clk_7seg/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    Slow_Clk_7seg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   AU_0/Slow_CLk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   AU_0/Slow_CLk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   AU_0/Slow_CLk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   AU_0/Slow_CLk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   AU_0/Slow_CLk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   AU_0/Slow_CLk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   AU_0/Slow_CLk_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   AU_0/Slow_CLk_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   AU_0/Slow_CLk_0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   AU_0/Slow_CLk_0/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   AU_0/Slow_CLk_0/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   AU_0/Slow_CLk_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   AU_0/Slow_CLk_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   AU_0/Slow_CLk_0/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   AU_0/Slow_CLk_0/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   AU_0/Slow_CLk_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   AU_0/Slow_CLk_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   AU_0/Slow_CLk_0/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   AU_0/Slow_CLk_0/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   AU_0/Slow_CLk_0/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   AU_0/Slow_CLk_0/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   AU_0/Slow_CLk_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   AU_0/Slow_CLk_0/count_reg[30]/C



