--VHDL Program for 2 input AND gate

library ieee;                     --library declaration
use ieee.std_logic_1164.all;


entity AND_2 is
       port(I0, I1 : in std_logic;   --inputs of AND gate
		      O0 : out std_logic);     --output of AND gate
end AND_2;

architecture STRUCTURE of AND_2 is   --architecture description of AND gate

begin 
    
	 O0 <= I0 and I1;        
	 
	 
end STRUCTURE;