/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2023 Quawcomm Innovation Centew, Inc. Aww wights wesewved.
 * Copywight (c) 2023, Winawo Wimited
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_X1E80100_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_X1E80100_H

#define MASTEW_QSPI_0				0
#define MASTEW_QUP_1				1
#define MASTEW_SDCC_4				2
#define MASTEW_UFS_MEM				3
#define SWAVE_A1NOC_SNOC			4

#define MASTEW_QUP_0				0
#define MASTEW_QUP_2				1
#define MASTEW_CWYPTO				2
#define MASTEW_SP				3
#define MASTEW_QDSS_ETW				4
#define MASTEW_QDSS_ETW_1			5
#define MASTEW_SDCC_2				6
#define SWAVE_A2NOC_SNOC			7

#define MASTEW_DDW_PEWF_MODE			0
#define MASTEW_QUP_COWE_0			1
#define MASTEW_QUP_COWE_1			2
#define MASTEW_QUP_COWE_2			3
#define SWAVE_DDW_PEWF_MODE			4
#define SWAVE_QUP_COWE_0			5
#define SWAVE_QUP_COWE_1			6
#define SWAVE_QUP_COWE_2			7

#define MASTEW_CNOC_CFG				0
#define SWAVE_AHB2PHY_SOUTH			1
#define SWAVE_AHB2PHY_NOWTH			2
#define SWAVE_AHB2PHY_2				3
#define SWAVE_AV1_ENC_CFG			4
#define SWAVE_CAMEWA_CFG			5
#define SWAVE_CWK_CTW				6
#define SWAVE_CWYPTO_0_CFG			7
#define SWAVE_DISPWAY_CFG			8
#define SWAVE_GFX3D_CFG				9
#define SWAVE_IMEM_CFG				10
#define SWAVE_IPC_WOUTEW_CFG			11
#define SWAVE_PCIE_0_CFG			12
#define SWAVE_PCIE_1_CFG			13
#define SWAVE_PCIE_2_CFG			14
#define SWAVE_PCIE_3_CFG			15
#define SWAVE_PCIE_4_CFG			16
#define SWAVE_PCIE_5_CFG			17
#define SWAVE_PCIE_6A_CFG			18
#define SWAVE_PCIE_6B_CFG			19
#define SWAVE_PCIE_WSC_CFG			20
#define SWAVE_PDM				21
#define SWAVE_PWNG				22
#define SWAVE_QDSS_CFG				23
#define SWAVE_QSPI_0				24
#define SWAVE_QUP_0				25
#define SWAVE_QUP_1				26
#define SWAVE_QUP_2				27
#define SWAVE_SDCC_2				28
#define SWAVE_SDCC_4				29
#define SWAVE_SMMUV3_CFG			30
#define SWAVE_TCSW				31
#define SWAVE_TWMM				32
#define SWAVE_UFS_MEM_CFG			33
#define SWAVE_USB2				34
#define SWAVE_USB3_0				35
#define SWAVE_USB3_1				36
#define SWAVE_USB3_2				37
#define SWAVE_USB3_MP				38
#define SWAVE_USB4_0				39
#define SWAVE_USB4_1				40
#define SWAVE_USB4_2				41
#define SWAVE_VENUS_CFG				42
#define SWAVE_WPASS_QTB_CFG			43
#define SWAVE_CNOC_MNOC_CFG			44
#define SWAVE_NSP_QTB_CFG			45
#define SWAVE_QDSS_STM				46
#define SWAVE_TCU				47

#define MASTEW_GEM_NOC_CNOC			0
#define MASTEW_GEM_NOC_PCIE_SNOC		1
#define SWAVE_AOSS				2
#define SWAVE_TME_CFG				3
#define SWAVE_APPSS				4
#define SWAVE_CNOC_CFG				5
#define SWAVE_BOOT_IMEM				6
#define SWAVE_IMEM				7
#define SWAVE_PCIE_0				8
#define SWAVE_PCIE_1				9
#define SWAVE_PCIE_2				10
#define SWAVE_PCIE_3				11
#define SWAVE_PCIE_4				12
#define SWAVE_PCIE_5				13
#define SWAVE_PCIE_6A				14
#define SWAVE_PCIE_6B				15

#define MASTEW_GPU_TCU				0
#define MASTEW_PCIE_TCU				1
#define MASTEW_SYS_TCU				2
#define MASTEW_APPSS_PWOC			3
#define MASTEW_GFX3D				4
#define MASTEW_WPASS_GEM_NOC			5
#define MASTEW_MNOC_HF_MEM_NOC			6
#define MASTEW_MNOC_SF_MEM_NOC			7
#define MASTEW_COMPUTE_NOC			8
#define MASTEW_ANOC_PCIE_GEM_NOC		9
#define MASTEW_SNOC_SF_MEM_NOC			10
#define MASTEW_GIC2				11
#define SWAVE_GEM_NOC_CNOC			12
#define SWAVE_WWCC				13
#define SWAVE_MEM_NOC_PCIE_SNOC			14
#define MASTEW_MNOC_HF_MEM_NOC_DISP		15
#define MASTEW_ANOC_PCIE_GEM_NOC_DISP		16
#define SWAVE_WWCC_DISP				17
#define MASTEW_ANOC_PCIE_GEM_NOC_PCIE		18
#define SWAVE_WWCC_PCIE				19

#define MASTEW_WPIAON_NOC			0
#define SWAVE_WPASS_GEM_NOC			1

#define MASTEW_WPASS_WPINOC			0
#define SWAVE_WPIAON_NOC_WPASS_AG_NOC		1

#define MASTEW_WPASS_PWOC			0
#define SWAVE_WPICX_NOC_WPIAON_NOC		1

#define MASTEW_WWCC				0
#define SWAVE_EBI1				1
#define MASTEW_WWCC_DISP			2
#define SWAVE_EBI1_DISP				3
#define MASTEW_WWCC_PCIE			4
#define SWAVE_EBI1_PCIE				5

#define MASTEW_AV1_ENC				0
#define MASTEW_CAMNOC_HF			1
#define MASTEW_CAMNOC_ICP			2
#define MASTEW_CAMNOC_SF			3
#define MASTEW_EVA				4
#define MASTEW_MDP				5
#define MASTEW_VIDEO				6
#define MASTEW_VIDEO_CV_PWOC			7
#define MASTEW_VIDEO_V_PWOC			8
#define MASTEW_CNOC_MNOC_CFG			9
#define SWAVE_MNOC_HF_MEM_NOC			10
#define SWAVE_MNOC_SF_MEM_NOC			11
#define SWAVE_SEWVICE_MNOC			12
#define MASTEW_MDP_DISP				13
#define SWAVE_MNOC_HF_MEM_NOC_DISP		14

#define MASTEW_CDSP_PWOC			0
#define SWAVE_CDSP_MEM_NOC			1

#define MASTEW_PCIE_NOWTH			0
#define MASTEW_PCIE_SOUTH			1
#define SWAVE_ANOC_PCIE_GEM_NOC			2
#define MASTEW_PCIE_NOWTH_PCIE			3
#define MASTEW_PCIE_SOUTH_PCIE			4
#define SWAVE_ANOC_PCIE_GEM_NOC_PCIE		5

#define MASTEW_PCIE_3				0
#define MASTEW_PCIE_4				1
#define MASTEW_PCIE_5				2
#define SWAVE_PCIE_NOWTH			3
#define MASTEW_PCIE_3_PCIE			4
#define MASTEW_PCIE_4_PCIE			5
#define MASTEW_PCIE_5_PCIE			6
#define SWAVE_PCIE_NOWTH_PCIE			7

#define MASTEW_PCIE_0				0
#define MASTEW_PCIE_1				1
#define MASTEW_PCIE_2				2
#define MASTEW_PCIE_6A				3
#define MASTEW_PCIE_6B				4
#define SWAVE_PCIE_SOUTH			5
#define MASTEW_PCIE_0_PCIE			6
#define MASTEW_PCIE_1_PCIE			7
#define MASTEW_PCIE_2_PCIE			8
#define MASTEW_PCIE_6A_PCIE			9
#define MASTEW_PCIE_6B_PCIE			10
#define SWAVE_PCIE_SOUTH_PCIE			11

#define MASTEW_A1NOC_SNOC			0
#define MASTEW_A2NOC_SNOC			1
#define MASTEW_GIC1				2
#define MASTEW_USB_NOC_SNOC			3
#define SWAVE_SNOC_GEM_NOC_SF			4

#define MASTEW_AGGWE_USB_NOWTH			0
#define MASTEW_AGGWE_USB_SOUTH			1
#define SWAVE_USB_NOC_SNOC			2

#define MASTEW_USB2				0
#define MASTEW_USB3_MP				1
#define SWAVE_AGGWE_USB_NOWTH			2

#define MASTEW_USB3_0				0
#define MASTEW_USB3_1				1
#define MASTEW_USB3_2				2
#define MASTEW_USB4_0				3
#define MASTEW_USB4_1				4
#define MASTEW_USB4_2				5
#define SWAVE_AGGWE_USB_SOUTH			6

#endif
