# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 14:47:21  May 29, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Main_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY Main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:47:21  MAY 29, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VHDL_FILE components/byte_divider.vhd
set_global_assignment -name VHDL_FILE components/SVmot_angle_cntrl.vhd
set_global_assignment -name VHDL_FILE components/UART_RX.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name BDF_FILE Main.bdf
set_location_assignment PIN_P11 -to CLK
set_location_assignment PIN_AB19 -to i_RX_Serial
set_location_assignment PIN_AB20 -to PWM_SVmot
set_global_assignment -name VHDL_FILE components/PWM_DCMotor.vhd
set_global_assignment -name VHDL_FILE components/DCmot_PWM_cntrl.vhd
set_location_assignment PIN_AA19 -to PWM_DCmot
set_location_assignment PIN_Y19 -to PWM_DCmot_rev
set_global_assignment -name VHDL_FILE components/led_cntrl.vhd
set_location_assignment PIN_AB9 -to FRONT_LED
set_location_assignment PIN_Y10 -to BACK_LED
set_location_assignment PIN_A8 -to debug[0]
set_location_assignment PIN_A9 -to debug[1]
set_location_assignment PIN_A10 -to debug[2]
set_location_assignment PIN_B10 -to debug[3]
set_location_assignment PIN_D13 -to debug[4]
set_location_assignment PIN_C13 -to debug[5]
set_location_assignment PIN_E14 -to debug[6]
set_location_assignment PIN_D14 -to debug[7]
set_location_assignment PIN_C11 -to SW1
set_location_assignment PIN_D12 -to SW2
set_global_assignment -name VHDL_FILE components/preliminary_control.vhd
set_global_assignment -name VHDL_FILE components/clock100hz.vhd
set_location_assignment PIN_C10 -to SW0
set_global_assignment -name QIP_FILE pll/pll20_60khz.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top