<module name="CAMERARX0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CAMERARX_REG0" acronym="CAMERARX_REG0" offset="0x0" width="32" description="First Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved fields" range="" rwaccess="RW"/>
    <bitfield id="HSCLOCKCONFIG" width="1" begin="24" end="24" resetval="0x0" description="Disable clock missing detector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THS_TERM" width="8" begin="15" end="8" resetval="0x4" description="Ths-Term timing parameter in multiples of DDR clock. Requirement from D-PHY spec = (Dn Voltage &amp;amp;lt; 450 mV) - 35 ns+ 4UI. Effective time for enabling of termination = synchronizer delay + timer delay + LPRX delay + combinational routing delay. ~ (1-2) * DDRCLK + THS-TERM + ~ (1-15)ns Programmed Value = ceil (12.5 / DDR Clock period) - 1 Default value : 4 (for 400 MHz) Note: +/- 20% clock frequency tolerance" range="" rwaccess="RW"/>
    <bitfield id="THS_SETTLE" width="8" begin="7" end="0" resetval="0x27" description="THS-Settle timing parameter in multiples of DDR clock frequency. Derived requirement from D-PHY spec = (90ns + 6UI) - (145ns + 10UI). Effective Ths-settle seen on line (starting to look for sync pattern) = synchronizer delay + timer delay + LPRX delay + combinational routing delay - pipeline delay in HS data path. ~ (1-2)* DDRCLK + THS-SETTLE + ~ (1-15)ns - 1*DDRCLK Programmed Value = ceil (90ns / DDR Clock Period) + 3 Default value : 39 (for 400 MHz) Note: (i) Minimum supported THS-SETTLE programmed value = 3 (ii) One clock delay in datapath from HSRX also needs to be compensated. Hence +3" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG1" acronym="CAMERARX_REG1" offset="0x4" width="32" description="Second Register">
    <bitfield id="RESET_DONE_STATUS1" width="2" begin="31" end="30" resetval="0x0" description="Reset done read bits" range="" rwaccess="R"/>
    <bitfield id="RESET_DONE_STATUS" width="2" begin="29" end="28" resetval="0x0" description="Reset done read bits. 28: RESETDONERXBYTECLK 29: RESETDONECTRLCLK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Write 0 for future compatibility" range="" rwaccess="RW"/>
    <bitfield id="CLOCK_MISS_DETECTOR_STATUS" width="1" begin="25" end="25" resetval="0x0" description="Clock missing detector status. Internal debug bit. 1: Error in clock missing detector. 0: Clock missing detector successful Note: CLKMISS detector is likely to malfunction, if tclk-trail spec (60ns) is not honoured." range="" rwaccess="R"/>
    <bitfield id="TCLK_TERM" width="7" begin="24" end="18" resetval="0x0" description="TCLK_TERM timing parameter in multiples of CTRLCLK. Requirement from D-PHY spec = (Dn Voltage &amp;amp;lt; 450 mV) - 38 ns. Effective time for enabling of termination = synchronizer delay + timer delay + LPRX delay + combinational routing delay. ~ (1-2)* CTRLCLK + TCLK_TERM + ~ (1-15)ns Programmed Value = ceil (9.5 / CTRLCLK Period) - 1 Default value : 0 (for 96 MHz) Note: +/- 5% clock frequency tolerance" range="" rwaccess="RW"/>
    <bitfield id="DPHY_HS_SYNC_PATTERN" width="8" begin="17" end="10" resetval="0xB8" description="DPHY mode HS sync pattern in byte order (reverse of received order). D-PHY mode sync pattern. Default : '10111000'" range="" rwaccess="RW"/>
    <bitfield id="TCLK_DIV" width="2" begin="9" end="8" resetval="0x1" description="CTRLCLK_DIV_FACTOR. Divide factor for CTRLCLK for CLKMISS detector. Programmed value = ceil (15ns / CTRLCLK Period) - 1 Default value: 1 (for 96 MHz) CLKMISS detection time = (5*DIV+1)*(CTRLCLK period) &amp;amp;lt; 60ns Note: Only the CTRLCLK frequencies that satisfies above relationship are allowed. Typically 96MHz should always be used at CTRLCLK." range="" rwaccess="RW"/>
    <bitfield id="TCLK_SETTLE" width="8" begin="7" end="0" resetval="0xE" description="TClk_Settle timing parameter in multiples of DDR Clock. Derived requirement from D-PHY spec = 100ns-300ns. Effective Ths-settle = synchronizer delay + timer delay + LPRX delay + combinational routing delay ~ (1-2)* CTRLCLK + Tclk-settle + ~ (1-15)ns Programmed Value = max (3, ceil (155ns/CTRLCLK Period)) Default value: 14 (for 96 MHz) Note: +/- 5% clock frequency tolerance" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG2" acronym="CAMERARX_REG2" offset="0x8" width="32" description="Third register">
    <bitfield id="TRIGGER_CMD_RXTRIGESC0" width="2" begin="31" end="30" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC0 00: '01100010' 01: '01011101' 10: '00100001' 11: '10100000'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC1" width="2" begin="29" end="28" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC1 00: '01011101' 01: '00100001' 10: '10100000' 11: '01100010'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC2" width="2" begin="27" end="26" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC2 00: '00100001' 01: '01100010' 10: '01100010' 11: '01011101'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC3" width="2" begin="25" end="24" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC3 00: '10100000' 01: '01100010' 10: '01011101' 11: '00100001'" range="" rwaccess="RW"/>
    <bitfield id="CCP2_SYNC_PATTERN" width="24" begin="23" end="0" resetval="0xFF" description="CCP2 mode sync pattern in byte order (reverse of received order)" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG3" acronym="CAMERARX_REG3" offset="0xC" width="32" description="Fourth Register">
    <bitfield id="OVRD_HSRXEN" width="1" begin="31" end="31" resetval="0x0" description="1: Override. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="ENHSRX" width="5" begin="30" end="26" resetval="0x0" description="HSRX Enable on LANE 5-0. 1: Enable. 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="OVRD_HSRXTERM" width="1" begin="25" end="25" resetval="0x0" description="Override with register bit. 1: Override. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="ENRXTERM" width="5" begin="24" end="20" resetval="0x0" description="HS-RX Termination enable on LANE 5-0. 1: Enable. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="OVRD_LPRXEN_ULPRXEN" width="1" begin="19" end="19" resetval="0x0" description="Override LP-RX and ULP-RX Enable. 1: Override. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="ENLPRX" width="5" begin="18" end="14" resetval="0x0" description="Enable for LP-RX on LANE 5-0 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="ENULPRX" width="5" begin="13" end="9" resetval="0x0" description="Enable for ULP-RX on LANE 5-0 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="LDO_EN_OVRD" width="1" begin="8" end="8" resetval="0x0" description="LDO Enable Override. 1: Override. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="EN_LDO" width="1" begin="7" end="7" resetval="0x0" description="Enable LDO. 1: Enable. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="BIAS_EN_OVRD" width="1" begin="6" end="6" resetval="0x0" description="BIAS Enable Override. 1: Override with register bit. 0: Default" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_BIAS" width="1" begin="5" end="5" resetval="0x0" description="Enable BIAS. 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="OVERRIDE_ENCCP" width="1" begin="4" end="4" resetval="0x0" description="Override ENCCP to anatop. 1: Override with register bit 0: Default" range="" rwaccess="RW"/>
    <bitfield id="ENCCP_OVRRD_HSRX" width="1" begin="3" end="3" resetval="0x0" description="ENCCP override to HSRX. 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECALIB_HSRX_COMP_OFFSET" width="1" begin="1" end="1" resetval="0x0" description="Recalibrate HS-RX comparator offset. Make this bit 0'1 to restart offset calibration. Usually offset calibration happens after PWRCMDON is received." range="" rwaccess="RW"/>
    <bitfield id="RECALIB_BIAS_CURRENT" width="1" begin="0" end="0" resetval="0x0" description="Recalibrate biasgen. Make this bit 0'1 to restart bias calibration. Biasgen trim code in efuse is overridden with new calibrated value till this bit is '1'." range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG4" acronym="CAMERARX_REG4" offset="0x10" width="32" description="Fifth Register">
    <bitfield id="TRIM_BIASGEN_CURRENT" width="5" begin="31" end="27" resetval="0x0" description="Trim biasgen current" range="" rwaccess="RW"/>
    <bitfield id="TRIM_TERM_LANE4" width="5" begin="26" end="22" resetval="0x0" description="Trim termination resistor of lane 4" range="" rwaccess="RW"/>
    <bitfield id="TRIM_TERM_LANE3" width="5" begin="21" end="17" resetval="0x0" description="Trim termination resistor of lane 3" range="" rwaccess="RW"/>
    <bitfield id="TRIM_TERM_LANE2" width="5" begin="16" end="12" resetval="0x0" description="Trim termination resistor of lane 2" range="" rwaccess="RW"/>
    <bitfield id="TRIM_TERM_LANE1" width="5" begin="11" end="7" resetval="0x0" description="Trim termination resistor of lane 1" range="" rwaccess="RW"/>
    <bitfield id="TRIM_TERM_LANE0" width="5" begin="6" end="2" resetval="0x0" description="Trim termination resistor of lane 0" range="" rwaccess="RW"/>
    <bitfield id="BYPASS_EFUSE_TERM_RES" width="1" begin="1" end="1" resetval="0x0" description="Bypass efuse bits for termination resistor. 1: Bypass EFUSE bits 0: Use EFUSE bits" range="" rwaccess="RW"/>
    <bitfield id="BYPASS_EFUSE_TERM_RESA_ALL" width="1" begin="0" end="0" resetval="0x0" description="Trim Termination resistor of all Lanes 1: overrides all restrim codes to same code from SCP register 4 bits [6:2], instead of individual control for individual bits. 0: Default" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG5" acronym="CAMERARX_REG5" offset="0x14" width="32" description="Sixth Register">
    <bitfield id="TRIMOFFSET_LANE4HS_RX" width="6" begin="31" end="26" resetval="0x0" description="Trim Offset of Lane4 HS-RX. Sign Magnitude Trim code." range="" rwaccess="RW"/>
    <bitfield id="TRIMOFFSET_LANE3HS_RX" width="6" begin="25" end="20" resetval="0x0" description="Trim Offset of Lane3 HS-RX. Sign Magnitude Trim code." range="" rwaccess="RW"/>
    <bitfield id="TRIMOFFSET_LANE2_HS_RX" width="6" begin="19" end="14" resetval="0x0" description="Trim Offset of Lane2 HS-RX. Sign Magnitude Trim code." range="" rwaccess="RW"/>
    <bitfield id="TRIMOFFSET_LANE1_HS_RX" width="6" begin="13" end="8" resetval="0x0" description="Trim Offset of Lane1 HS-RX. Sign Magnitude Trim code." range="" rwaccess="RW"/>
    <bitfield id="TRIMOFFSET_LANE0_HS_RX" width="6" begin="7" end="2" resetval="0x0" description="Trim Offset of Lane0 HS-RX. Sign Magnitude Trim code." range="" rwaccess="RW"/>
    <bitfield id="BYPASS_CALIBRATED_OFFSET" width="1" begin="1" end="1" resetval="0x0" description="1: Bypass the calibrated offset 0: Donot bypass" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Wrire 0 for future compatibility" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG6" acronym="CAMERARX_REG6" offset="0x18" width="32" description="Seventh Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0 for future compatibility" range="" rwaccess="RW"/>
    <bitfield id="BGAP_EN_OVRD" width="1" begin="30" end="30" resetval="0x0" description="BGAP enable override 0: Default 1: Override bandgap enable with following register bit" range="" rwaccess="RW"/>
    <bitfield id="BGAP_EN" width="1" begin="29" end="29" resetval="0x0" description="BANDGAP enable 0: Disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="BYP_HS_SYNC" width="1" begin="28" end="28" resetval="0x0" description="To bypass HS Sync sequence 0: Normal 1: Bypass the HS Sync sequence" range="" rwaccess="RW"/>
    <bitfield id="BYP_LPSOT" width="1" begin="27" end="27" resetval="0x0" description="To bypass the LP SoT sequence in loopback mode 0: Normal 1: Bypass the LP SoT sequence" range="" rwaccess="RW"/>
    <bitfield id="LDO_RDY_EN_OVRD" width="1" begin="26" end="26" resetval="0x0" description="LDO_RDY override 0: Default 1: Override LDO_RDY with the following register bit" range="" rwaccess="RW"/>
    <bitfield id="LDO_RDY_EN" width="1" begin="25" end="25" resetval="0x0" description="LDO_RDY makes internal LDO_RDY=1" range="" rwaccess="RW"/>
    <bitfield id="ENCALIB_EN" width="1" begin="24" end="24" resetval="0x0" description="ENCALIBA and ENCALIBB" range="" rwaccess="RW"/>
    <bitfield id="ENCALIB_EN_OVRD" width="1" begin="23" end="23" resetval="0x0" description="ENCALIB override 0: Default 1: Override ENCALIBA and ENCALIBB with following register bit" range="" rwaccess="RW"/>
    <bitfield id="ENBIASCALIB_EN" width="1" begin="22" end="22" resetval="0x0" description="ENBIASCALIB" range="" rwaccess="RW"/>
    <bitfield id="ENBIASCALIB_EN_OVRD" width="1" begin="21" end="21" resetval="0x0" description="ENBIASCALIB override 0: Default 1: Override ENBIASCALIB with following register bit" range="" rwaccess="RW"/>
    <bitfield id="OVRD_AFE_INPUTS" width="1" begin="20" end="20" resetval="0x0" description="Override LANEENABLE and POLARITY AFE inputs. 0:Normal. 1:Override" range="" rwaccess="RW"/>
    <bitfield id="AFE_LANE_SELECT" width="8" begin="19" end="12" resetval="0x0" description="Selects clock lane and data lane mapping for AFE. 8 bit LANESEL for AFE" range="" rwaccess="RW"/>
    <bitfield id="SEL_AFE_LANE_POLARITY" width="1" begin="11" end="11" resetval="0x0" description="Select AFE lane polarity. Polarity for clock lane in AFE" range="" rwaccess="RW"/>
    <bitfield id="HSCOMPOUT_FAR" width="1" begin="10" end="10" resetval="0x0" description="Select FAR lane HSCOMP output to HSCOMOOUT in AFE." range="" rwaccess="RW"/>
    <bitfield id="BYPASS_LDO_REF" width="1" begin="9" end="9" resetval="0x0" description="0:Normal. 1:Bypass reference with VDD" range="" rwaccess="RW"/>
    <bitfield id="LDO_VLTG_DYA" width="1" begin="8" end="8" resetval="0x0" description="Observe LDO voltage on DYA pad. 0:Normal. 1:Observe LDO voltage" range="" rwaccess="RW"/>
    <bitfield id="BIAS_CRNT_DXA" width="1" begin="7" end="7" resetval="0x0" description="Observe bias current on DXA pad. 0:Normal. 1:Observe bias current" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVRD_BIASGEN_CALIB" width="1" begin="5" end="5" resetval="0x0" description="1:Override the EFUSE bits with register value. 0:Default" range="" rwaccess="RW"/>
    <bitfield id="BIAS_CALIB_OVRD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Biasgen calibration code override value" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG7" acronym="CAMERARX_REG7" offset="0x1C" width="32" description="Eigth register">
    <bitfield id="BG_TRIM_BITS_OVRD" width="1" begin="31" end="31" resetval="0x0" description="Bandgap trim bits override 0: Normal (default mode) 1: Override Bandgap trim bits with SCP register bits" range="" rwaccess="RW"/>
    <bitfield id="BG_TRIM_BITS" width="8" begin="30" end="23" resetval="0x0" description="Bandgap trim bitsBandgap trim bits 00000000: Minimum bandgap voltage 11111111: Maximum bandgap voltage" range="" rwaccess="RW"/>
    <bitfield id="BG_MAG_TRIM_BITS_OVRD" width="1" begin="22" end="22" resetval="0x0" description="Bandgap magnitude trim bits override Bandgap magnitude trim bits override 0: Normal (default mode) 1: Override Bandgap trim bits with SCP register bits" range="" rwaccess="RW"/>
    <bitfield id="BG_MAG_TRIM_BITS" width="8" begin="21" end="14" resetval="0xF" description="Bandgap magnitude trim bits 00000000: Minimum bandgap voltage 11111111: Maximum bandgap voltage" range="" rwaccess="RW"/>
    <bitfield id="DUTY_CYC_HSRX" width="2" begin="13" end="12" resetval="0x0" description="Duty cycle measurement in HSRX mode 00: Default 11: Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0 for future compatibility" range="" rwaccess="RW"/>
    <bitfield id="DOUBLER_DIV" width="2" begin="10" end="9" resetval="0x1" description="2 bit for doubler programmable div: 00 - No division 01 - Div2 10 - Div3 11 - Div4 Default: 01 - Div2 selected since CTRLCLK is 96Mhz and doubler clk req is 48Mhz" range="" rwaccess="RW"/>
    <bitfield id="DOUBLER_EN_OVRD" width="1" begin="8" end="8" resetval="0x0" description="Doubler enable override from bit 7" range="" rwaccess="RW"/>
    <bitfield id="DOUBLER_EN" width="1" begin="7" end="7" resetval="0x0" description="Doubler enable from this bit" range="" rwaccess="RW"/>
    <bitfield id="BIAS_COMP_OP_OVRD" width="1" begin="6" end="6" resetval="0x0" description="BIASCALIB override 0: Default 1: Override BIASCALIB with the register bit[5]" range="" rwaccess="RW"/>
    <bitfield id="BIAS_COMP_OP" width="1" begin="5" end="5" resetval="0x0" description="BIASCALIB bit from SCP reg" range="" rwaccess="RW"/>
    <bitfield id="DIS_HS_TERM" width="5" begin="4" end="0" resetval="0x0" description="Disable HS Termination 00000: Normal 11111: Disable Lane4,3,2,1,0 resp" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG8" acronym="CAMERARX_REG8" offset="0x20" width="32" description="Ninth register">
    <bitfield id="CCP_OVRD" width="1" begin="31" end="31" resetval="0x0" description="CCP override 0: Normal 1: Override CCP outputs with the register bits" range="" rwaccess="RW"/>
    <bitfield id="CCP_LANEB" width="1" begin="30" end="30" resetval="0x0" description="CCPF Override CCPF from analog with this register bit" range="" rwaccess="RW"/>
    <bitfield id="CCP_LANEA" width="1" begin="29" end="29" resetval="0x0" description="CCPR Override CCPR from analog with this register bit" range="" rwaccess="RW"/>
    <bitfield id="HSRX_OVRD" width="1" begin="28" end="28" resetval="0x0" description="HSRX override 0: Normal 1: Override HSRX signals with the following register bits" range="" rwaccess="RW"/>
    <bitfield id="HSRXDR" width="4" begin="27" end="24" resetval="0x0" description="CSI2R[3:0] Override CSI2R [3:0] for 4 lanes from analog with these register bits" range="" rwaccess="RW"/>
    <bitfield id="HSRXDF" width="4" begin="23" end="20" resetval="0x0" description="CSI2F[3:0] Override CSI2F [3:0] for 4 lanes from analog with these register bits" range="" rwaccess="RW"/>
    <bitfield id="HSCLK_COMPOUT" width="1" begin="19" end="19" resetval="0x0" description="HSCOMPOUT" range="" rwaccess="RW"/>
    <bitfield id="BYP_DX_DY_OVRD" width="1" begin="18" end="18" resetval="0x0" description="SELDX*/Y* override 0: Overrides the control to bypass of LPRX delay on DX/DY pads depending on testmode_sel_reg[6] and WPI_PMT[0] for DX pads and WPI_PMT[1] for DY pads. 1: Override the control to bypass the LPRX delay on DY/DX pads with the following register bits for all lanes" range="" rwaccess="RW"/>
    <bitfield id="BYP_DY" width="5" begin="17" end="13" resetval="0x0" description="SELDY* controls bypass of LPRX delay on DY pads (5 lanes) Bit Mapping: 17 -&amp;amp;gt; ADDON3 16 -&amp;amp;gt; ADDON2 15 -&amp;amp;gt; LaneB 14 -&amp;amp;gt; LaneA 13 -&amp;amp;gt; ADDON1" range="" rwaccess="RW"/>
    <bitfield id="BYP_DX" width="5" begin="12" end="8" resetval="0x0" description="SELDX* controls bypass of LPRX delay on DX pads (5 lanes) Bit Mapping: 12 -&amp;amp;gt; ADDON3 11 -&amp;amp;gt; ADDON2 10 -&amp;amp;gt; LaneB 9 -&amp;amp;gt; LaneA 8 -&amp;amp;gt; ADDON1" range="" rwaccess="RW"/>
    <bitfield id="EN_LPBK_OVRD" width="1" begin="7" end="7" resetval="0x0" description="ENLOOPBACK Override 0: Normal 1: Override ENLOOPBACK transmitter enable (in self or internal loopback mode) with register bit[6]" range="" rwaccess="RW"/>
    <bitfield id="EN_LPBK" width="1" begin="6" end="6" resetval="0x0" description="ENLOOPBACK transmitter enable (in self or internal loopback mode) from SCP register bit" range="" rwaccess="RW"/>
    <bitfield id="IE_OVRD" width="1" begin="5" end="5" resetval="0x0" description="IE override 0: Normal 1: Override IE (4 lanes) with the following register bit" range="" rwaccess="RW"/>
    <bitfield id="IE" width="1" begin="4" end="4" resetval="0x0" description="IE [3:0] Override IE [3:0] (4 lanes) with this single bit." range="" rwaccess="RW"/>
    <bitfield id="PIPU_OVRD" width="1" begin="3" end="3" resetval="0x0" description="PIPU override 0: Normal 1: Override PIPU (4 lanes) with the following register bit" range="" rwaccess="RW"/>
    <bitfield id="PIPU" width="1" begin="2" end="2" resetval="0x0" description="PIPU [3:0] Override PIPU [3:0] (4 lanes) with this single bit." range="" rwaccess="RW"/>
    <bitfield id="PIPD_OVRD" width="1" begin="1" end="1" resetval="0x0" description="PIPD override 0: Normal 1: Override PIPD (4 lanes) with the following register bit" range="" rwaccess="RW"/>
    <bitfield id="PIPD" width="1" begin="0" end="0" resetval="0x0" description="PIPD [3:0] Override PIPD [3:0] (4 lanes) with this single bit." range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG9" acronym="CAMERARX_REG9" offset="0x24" width="32" description="Tenth register">
    <bitfield id="LPRX_OVRD" width="1" begin="31" end="31" resetval="0x0" description="LPRX override 0: Normal (defautlt mode) 1: Override the LPRXD* signals with SCP register bits" range="" rwaccess="RW"/>
    <bitfield id="LPRXDXA" width="1" begin="30" end="30" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDYA" width="1" begin="29" end="29" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDXB" width="1" begin="28" end="28" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDYB" width="1" begin="27" end="27" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDX_TOP" width="1" begin="26" end="26" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDY_TOP" width="1" begin="25" end="25" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDX_BOT" width="1" begin="24" end="24" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDY_BOT" width="1" begin="23" end="23" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDX_FAR" width="1" begin="22" end="22" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="LPRXDY_FAR" width="1" begin="21" end="21" resetval="0x0" description="Bypass LPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRX_OVRD" width="1" begin="20" end="20" resetval="0x0" description="ULPRX Override 0: Normal (default mode) 1: Override the ULPRXD* signals with SCP register bits" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDXA" width="1" begin="19" end="19" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDYA" width="1" begin="18" end="18" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDXB" width="1" begin="17" end="17" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDYB" width="1" begin="16" end="16" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDX_TOP" width="1" begin="15" end="15" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDY_TOP" width="1" begin="14" end="14" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDX_BOT" width="1" begin="13" end="13" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDY_BOT" width="1" begin="12" end="12" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDX_FAR" width="1" begin="11" end="11" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="ULPRXDY_FAR" width="1" begin="10" end="10" resetval="0x0" description="Bypass ULPRXD* comparator output with this bit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Write 0 for future compatibility" range="" rwaccess="RW"/>
    <bitfield id="HISPI_MODE_EN" width="1" begin="7" end="7" resetval="0x0" description="This bit enables the PHY in HiSPi mode. 0: HiSPi mode disabled (Default) 1: HiSPI mode enabled" range="" rwaccess="RW"/>
    <bitfield id="ENCCP_HSRX_ADDON1" width="1" begin="6" end="6" resetval="0x0" description="ENCCP override to HSRX of ADDON1. 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="ENCCP_HSRX_ADDON2" width="1" begin="5" end="5" resetval="0x0" description="ENCCP override to HSRX of ADDON2. 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="ENCCP_HSRX_ADDON_FAR" width="1" begin="4" end="4" resetval="0x0" description="ENCCP override to HSRX of ADDON_FAR. 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CAMERARX_REG10" acronym="CAMERARX_REG10" offset="0x28" width="32" description="Eleventh register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="SPAREIN_ANATOP" width="16" begin="15" end="0" resetval="0x0" description="Sparein Anatop. These bits are directly mapped to SPAREIN* pins of Analog (both LDO and Core voltage domains) and ADDONs for future use." range="" rwaccess="RW"/>
  </register>
</module>
