INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Program_Files/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_box.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

D:\ADAM_GALLAS\materials\01_Vivado_HLS\Cache_Plate\Cache_Plate\solution1\sim\verilog>set PATH= 

D:\ADAM_GALLAS\materials\01_Vivado_HLS\Cache_Plate\Cache_Plate\solution1\sim\verilog>call D:/Program_Files/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_box_top glbl -prj box.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s box -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_box_top glbl -prj box.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Program_Files/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s box -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Add_Rectangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Rectangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_autobram_buffer_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_buffer_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_s_video_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_video_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_axi_s_video_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_video_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Block_Mat_exit48_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_Mat_exit48_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_box_top
INFO: [VRFC 10-2458] undeclared symbol brambuffer_V_Rst_A, assumed default net type wire [D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.autotb.v:351]
INFO: [VRFC 10-2458] undeclared symbol brambuffer_V_Rst_B, assumed default net type wire [D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.autotb.v:358]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_mul_48s_50ns_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_mul_48s_50ns_hbi_MulnS_0
INFO: [VRFC 10-311] analyzing module box_mul_48s_50ns_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_mul_mul_8ns_2jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_mul_mul_8ns_2jbC_DSP48_0
INFO: [VRFC 10-311] analyzing module box_mul_mul_8ns_2jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box_udiv_31ns_32sibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_udiv_31ns_32sibs_div_u
INFO: [VRFC 10-311] analyzing module box_udiv_31ns_32sibs_div
INFO: [VRFC 10-311] analyzing module box_udiv_31ns_32sibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Duplicate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Duplicate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w11_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w11_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w11_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w12_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w12_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w12_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w32_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w32_d5_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d5_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d5_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Loop_BRAM_LOOP_proc7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_BRAM_LOOP_proc7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_linear.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resize_opr_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_linearbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resize_opr_linearbkb_ram
INFO: [VRFC 10-311] analyzing module Resize_opr_linearbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Resize_opr_lineareOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resize_opr_lineareOg_ram
INFO: [VRFC 10-311] analyzing module Resize_opr_lineareOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/Return_Plate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Return_Plate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Add_ReclbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Add_ReclbW_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Add_ReclbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Duplicamb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Duplicamb6_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Duplicamb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Loop_BRncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_BRncg_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_BRncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Mat2AXIocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIocq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Resize_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Resize_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Resize_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/start_for_Return_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Return_kbM_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Return_kbM
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.box_AXILiteS_s_axi
Compiling module xil_defaultlib.Block_Mat_exit48_pro
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=5)
Compiling module xil_defaultlib.obuf(W=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.Duplicate
Compiling module xil_defaultlib.Return_Plate
Compiling module xil_defaultlib.Resize_opr_linearbkb_ram
Compiling module xil_defaultlib.Resize_opr_linearbkb(DataWidth=8...
Compiling module xil_defaultlib.Resize_opr_lineareOg_ram
Compiling module xil_defaultlib.Resize_opr_lineareOg(DataWidth=8...
Compiling module xil_defaultlib.box_mul_48s_50ns_hbi_MulnS_0
Compiling module xil_defaultlib.box_mul_48s_50ns_hbi(ID=1,NUM_ST...
Compiling module xil_defaultlib.box_udiv_31ns_32sibs_div_u(in0_W...
Compiling module xil_defaultlib.box_udiv_31ns_32sibs_div(in0_WID...
Compiling module xil_defaultlib.box_udiv_31ns_32sibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.box_mul_mul_8ns_2jbC_DSP48_0
Compiling module xil_defaultlib.box_mul_mul_8ns_2jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.Resize_opr_linear
Compiling module xil_defaultlib.Resize
Compiling module xil_defaultlib.Loop_BRAM_LOOP_proc7
Compiling module xil_defaultlib.Add_Rectangle
Compiling module xil_defaultlib.Mat2AXIvideo
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.fifo_w11_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w11_d2_A
Compiling module xil_defaultlib.fifo_w12_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w12_d2_A
Compiling module xil_defaultlib.fifo_w32_d5_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d5_A
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.start_for_Return_kbM_shiftReg
Compiling module xil_defaultlib.start_for_Return_kbM
Compiling module xil_defaultlib.start_for_Resize_U0_shiftReg
Compiling module xil_defaultlib.start_for_Resize_U0
Compiling module xil_defaultlib.start_for_Add_ReclbW_shiftReg
Compiling module xil_defaultlib.start_for_Add_ReclbW
Compiling module xil_defaultlib.start_for_Duplicamb6_shiftReg
Compiling module xil_defaultlib.start_for_Duplicamb6
Compiling module xil_defaultlib.start_for_Loop_BRncg_shiftReg
Compiling module xil_defaultlib.start_for_Loop_BRncg
Compiling module xil_defaultlib.start_for_Mat2AXIocq_shiftReg
Compiling module xil_defaultlib.start_for_Mat2AXIocq
Compiling module xil_defaultlib.box
Compiling module xil_defaultlib.AESL_autobram_buffer_V
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=921600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_video_src
Compiling module xil_defaultlib.AESL_axi_s_video_dst
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_box_top
Compiling module work.glbl
Built simulation snapshot box

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/xsim.dir/box/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 18 13:52:44 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/box/xsim_script.tcl
# xsim {box} -autoloadwcfg -tclbatch {box.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source box.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_box_top/AESL_inst_box/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set xleft___xright___ytop___ydown___return_group [add_wave_group xleft___xright___ytop___ydown___return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_box_top/AESL_inst_box/interrupt -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_BRESP -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_BREADY -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_BVALID -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_RRESP -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_RDATA -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_RREADY -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_RVALID -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_ARREADY -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_ARVALID -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_ARADDR -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_WSTRB -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_WDATA -into $xleft___xright___ytop___ydown___return_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_WREADY -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_WVALID -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_AWREADY -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_AWVALID -into $xleft___xright___ytop___ydown___return_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/s_axi_AXILiteS_AWADDR -into $xleft___xright___ytop___ydown___return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set video_dst_group [add_wave_group video_dst(axis) -into $coutputgroup]
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TREADY -into $video_dst_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TVALID -into $video_dst_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TDEST -into $video_dst_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TID -into $video_dst_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TLAST -into $video_dst_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TUSER -into $video_dst_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TSTRB -into $video_dst_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TKEEP -into $video_dst_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_dst_TDATA -into $video_dst_group -radix hex
## set buffer_group [add_wave_group buffer(bram) -into $coutputgroup]
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Rst_B -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Clk_B -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_WEN_B -into $buffer_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Dout_B -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Din_B -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_EN_B -into $buffer_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Addr_B -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Rst_A -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Clk_A -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_WEN_A -into $buffer_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Dout_A -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Din_A -into $buffer_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_EN_A -into $buffer_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/buffer_V_Addr_A -into $buffer_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set video_src_group [add_wave_group video_src(axis) -into $cinputgroup]
## add_wave /apatb_box_top/AESL_inst_box/video_src_TREADY -into $video_src_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TVALID -into $video_src_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TDEST -into $video_src_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TID -into $video_src_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TLAST -into $video_src_group -color #ffff00 -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TUSER -into $video_src_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TSTRB -into $video_src_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TKEEP -into $video_src_group -radix hex
## add_wave /apatb_box_top/AESL_inst_box/video_src_TDATA -into $video_src_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_box_top/AESL_inst_box/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_box_top/AESL_inst_box/ap_clk -into $clockgroup
## save_wave_config box.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "9252745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9252785 ns : File "D:/ADAM_GALLAS/materials/01_Vivado_HLS/Cache_Plate/Cache_Plate/solution1/sim/verilog/box.autotb.v" Line 561
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:51 . Memory (MB): peak = 236.023 ; gain = 11.848
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 18 13:55:51 2020...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
