--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Test_WAVreader.twx Test_WAVreader.ncd -o Test_WAVreader.twr
Test_WAVreader.pcf -ucf GenIO.ucf -ucf PS2_USB_SDC.ucf -ucf ADC_DAC.ucf -ucf
LCD.ucf

Design file:              Test_WAVreader.ncd
Physical constraint file: Test_WAVreader.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39395 paths analyzed, 2753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.993ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/State_23 (SLICE_X27Y40.G3), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.993ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3
    SLICE_X55Y31.G4      net (fanout=24)       4.860   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
    SLICE_X55Y31.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000421
    SLICE_X53Y30.F2      net (fanout=1)        0.428   XLXI_2/XLXI_1/XLXI_90/NextState_and000421
    SLICE_X53Y30.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/NextState_and000468
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000468
    SLICE_X30Y34.G4      net (fanout=1)        1.405   XLXI_2/XLXI_1/XLXI_90/NextState_and000468
    SLICE_X30Y34.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X30Y34.F4      net (fanout=2)        0.044   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X30Y34.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.G4      net (fanout=1)        0.571   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.X       Tif5x                 1.025   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.G3      net (fanout=1)        0.306   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (5.379ns logic, 7.614ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.951ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3
    SLICE_X55Y31.F4      net (fanout=24)       4.857   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
    SLICE_X55Y31.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
    SLICE_X52Y30.F4      net (fanout=1)        0.349   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
    SLICE_X52Y30.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y34.G1      net (fanout=1)        1.390   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y34.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X30Y34.F4      net (fanout=2)        0.044   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X30Y34.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.G4      net (fanout=1)        0.571   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.X       Tif5x                 1.025   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.G3      net (fanout=1)        0.306   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.951ns (5.434ns logic, 7.517ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.147ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<1>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1
    SLICE_X52Y30.G3      net (fanout=22)       3.612   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<1>
    SLICE_X52Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000491
    SLICE_X52Y30.F1      net (fanout=1)        0.735   XLXI_2/XLXI_1/XLXI_90/NextState_and000491/O
    SLICE_X52Y30.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y34.G1      net (fanout=1)        1.390   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y34.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X30Y34.F4      net (fanout=2)        0.044   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X30Y34.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.G4      net (fanout=1)        0.571   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y37.X       Tif5x                 1.025   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.G3      net (fanout=1)        0.306   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y40.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.147ns (5.489ns logic, 6.658ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/cntBytes_9 (SLICE_X54Y55.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_2_1 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.762ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_2_1 to XLXI_2/XLXI_3/cntBytes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.XQ      Tcko                  0.591   XLXI_2/XLXI_3/sr4B_2_1
                                                       XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y58.F1      net (fanout=10)       2.078   XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y58.X       Tilo                  0.704   XLXI_2/N251
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011_SW0
    SLICE_X65Y58.G2      net (fanout=1)        0.399   XLXI_2/N251
    SLICE_X65Y58.Y       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011
    SLICE_X65Y58.F1      net (fanout=3)        0.514   XLXI_2/XLXI_3/N51
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_9
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (5.835ns logic, 6.927ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_2_4 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.556ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_2_4 to XLXI_2/XLXI_3/cntBytes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.YQ      Tcko                  0.652   XLXI_2/XLXI_3/sr4B_2_5
                                                       XLXI_2/XLXI_3/sr4B_2_4
    SLICE_X67Y58.F3      net (fanout=9)        1.811   XLXI_2/XLXI_3/sr4B_2_4
    SLICE_X67Y58.X       Tilo                  0.704   XLXI_2/N251
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011_SW0
    SLICE_X65Y58.G2      net (fanout=1)        0.399   XLXI_2/N251
    SLICE_X65Y58.Y       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011
    SLICE_X65Y58.F1      net (fanout=3)        0.514   XLXI_2/XLXI_3/N51
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_9
    -------------------------------------------------  ---------------------------
    Total                                     12.556ns (5.896ns logic, 6.660ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_0_4 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.012 - 0.017)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_0_4 to XLXI_2/XLXI_3/cntBytes_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.YQ      Tcko                  0.652   XLXI_2/XLXI_3/sr4B_0_5
                                                       XLXI_2/XLXI_3/sr4B_0_4
    SLICE_X52Y59.F3      net (fanout=5)        1.411   XLXI_2/XLXI_3/sr4B_0_4
    SLICE_X52Y59.X       Tilo                  0.759   XLXI_2/XLXI_3/N181
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq000311
    SLICE_X65Y58.F3      net (fanout=2)        0.877   XLXI_2/XLXI_3/N181
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_9
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (5.247ns logic, 6.224ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/cntBytes_8 (SLICE_X54Y55.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_2_1 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.762ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_2_1 to XLXI_2/XLXI_3/cntBytes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.XQ      Tcko                  0.591   XLXI_2/XLXI_3/sr4B_2_1
                                                       XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y58.F1      net (fanout=10)       2.078   XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y58.X       Tilo                  0.704   XLXI_2/N251
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011_SW0
    SLICE_X65Y58.G2      net (fanout=1)        0.399   XLXI_2/N251
    SLICE_X65Y58.Y       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011
    SLICE_X65Y58.F1      net (fanout=3)        0.514   XLXI_2/XLXI_3/N51
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_8
    -------------------------------------------------  ---------------------------
    Total                                     12.762ns (5.835ns logic, 6.927ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_2_4 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.556ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_2_4 to XLXI_2/XLXI_3/cntBytes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.YQ      Tcko                  0.652   XLXI_2/XLXI_3/sr4B_2_5
                                                       XLXI_2/XLXI_3/sr4B_2_4
    SLICE_X67Y58.F3      net (fanout=9)        1.811   XLXI_2/XLXI_3/sr4B_2_4
    SLICE_X67Y58.X       Tilo                  0.704   XLXI_2/N251
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011_SW0
    SLICE_X65Y58.G2      net (fanout=1)        0.399   XLXI_2/N251
    SLICE_X65Y58.Y       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and000011
    SLICE_X65Y58.F1      net (fanout=3)        0.514   XLXI_2/XLXI_3/N51
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_8
    -------------------------------------------------  ---------------------------
    Total                                     12.556ns (5.896ns logic, 6.660ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_0_4 (FF)
  Destination:          XLXI_2/XLXI_3/cntBytes_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.012 - 0.017)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_0_4 to XLXI_2/XLXI_3/cntBytes_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.YQ      Tcko                  0.652   XLXI_2/XLXI_3/sr4B_0_5
                                                       XLXI_2/XLXI_3/sr4B_0_4
    SLICE_X52Y59.F3      net (fanout=5)        1.411   XLXI_2/XLXI_3/sr4B_0_4
    SLICE_X52Y59.X       Tilo                  0.759   XLXI_2/XLXI_3/N181
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq000311
    SLICE_X65Y58.F3      net (fanout=2)        0.877   XLXI_2/XLXI_3/N181
    SLICE_X65Y58.X       Tilo                  0.704   XLXI_2/XLXI_3/N27
                                                       XLXI_2/XLXI_3/sr4B_WAVE_and00001
    SLICE_X53Y61.G3      net (fanout=2)        1.358   XLXI_2/XLXI_3/N27
    SLICE_X53Y61.Y       Tilo                  0.704   XLXI_2/XLXI_3/sr4B_data
                                                       XLXI_2/XLXI_3/sr4B_data_and0000143
    SLICE_X50Y61.G1      net (fanout=3)        0.806   XLXI_2/XLXI_3/N33
    SLICE_X50Y61.Y       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/sr4B_fmt_and0000
    SLICE_X50Y61.F3      net (fanout=3)        0.050   XLXI_2/XLXI_3/sr4B_fmt
    SLICE_X50Y61.X       Tilo                  0.759   XLXI_2/XLXI_3/cntBytes_or0000
                                                       XLXI_2/XLXI_3/cntBytes_or00001
    SLICE_X54Y55.SR      net (fanout=16)       1.722   XLXI_2/XLXI_3/cntBytes_or0000
    SLICE_X54Y55.CLK     Tsrck                 0.910   XLXI_2/XLXI_3/cntBytes<9>
                                                       XLXI_2/XLXI_3/cntBytes_8
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (5.247ns logic, 6.224ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_7 (SLICE_X25Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.981ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_7 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_7 to XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y52.XQ      Tcko                  0.473   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<7>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_7
    SLICE_X25Y53.BX      net (fanout=5)        0.415   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<7>
    SLICE_X25Y53.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<7>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_7
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.566ns logic, 0.415ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_31/ResBusy/qBusyExt (SLICE_X44Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_31/ResBusy/qBusyInt (FF)
  Destination:          XLXI_31/ResBusy/qBusyExt (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_31/ResBusy/qBusyInt to XLXI_31/ResBusy/qBusyExt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.YQ      Tcko                  0.470   XLXI_31/ResBusy/qBusyInt
                                                       XLXI_31/ResBusy/qBusyInt
    SLICE_X44Y36.BY      net (fanout=1)        0.379   XLXI_31/ResBusy/qBusyInt
    SLICE_X44Y36.CLK     Tckdi       (-Th)    -0.152   XLXI_31/ResBusy/qBusyExt
                                                       XLXI_31/ResBusy/qBusyExt
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_4 (SLICE_X24Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_4 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_4 to XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y54.YQ      Tcko                  0.470   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<5>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_4
    SLICE_X24Y52.BY      net (fanout=6)        0.382   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<4>
    SLICE_X24Y52.CLK     Tckdi       (-Th)    -0.152   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<5>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_4
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.622ns logic, 0.382ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   12.993|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39395 paths, 0 nets, and 6086 connections

Design statistics:
   Minimum period:  12.993ns{1}   (Maximum frequency:  76.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 12 08:35:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



