-- generated by newgenasym Thu Sep 10 16:36:02 2020

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mp2307 is
    port (    
	BS:        INOUT  STD_LOGIC;    
	COMP:      INOUT  STD_LOGIC;    
	EN:        INOUT  STD_LOGIC;    
	FB:        INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	SS:        INOUT  STD_LOGIC;    
	SW:        INOUT  STD_LOGIC);
end mp2307;
