#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 22 22:38:07 2024
# Process ID: 20728
# Current directory: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log cache_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cache_top.tcl
# Log file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.vds
# Journal file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source cache_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.906 ; gain = 163.223
Command: read_checkpoint -auto_incremental -incremental E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/cache_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/cache_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cache_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2624
INFO: [Synth 8-11241] undeclared symbol 'clk_g', assumed default net type 'wire' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.215 ; gain = 410.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cache_top' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cache' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:1]
INFO: [Synth 8-226] default block is never used [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:274]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way0_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/data_way1_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tagv_way0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/tagv_way0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_way0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/tagv_way0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tagv_way1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/tagv_way1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_way1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-20728-ysxAshore/realtime/tagv_way1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:581]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:581]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cache_top' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:1]
WARNING: [Synth 8-6014] Unused sequential element way1_D_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:393]
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.543 ; gain = 514.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.543 ; gain = 514.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.543 ; gain = 514.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1420.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/tagv_way1/tagv_way0_in_context.xdc] for cell 'cache/way1_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/tagv_way1/tagv_way0_in_context.xdc] for cell 'cache/way1_tagv'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/data_way1_bank3/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/data_way1_bank3/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/data_way1_bank2/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/data_way1_bank2/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/data_way1_bank1/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/data_way1_bank1/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/data_way1_bank0/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/data_way1_bank0/data_way0_bank0_in_context.xdc] for cell 'cache/way1_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/data_way0_bank3/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/data_way0_bank3/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/data_way0_bank2/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/data_way0_bank2/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/data_way0_bank1/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/data_way0_bank1/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/data_way0_bank0/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/data_way0_bank0/data_way0_bank0_in_context.xdc] for cell 'cache/way0_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/tagv_way0/tagv_way0_in_context.xdc] for cell 'cache/way0_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/tagv_way0/tagv_way0_in_context.xdc] for cell 'cache/way0_tagv'
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/constraints/cache_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/constraints/cache_top.xdc:5]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/constraints/cache_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/constraints/cache_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cache_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cache_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1487.340 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way1_tagv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way1_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way1_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way1_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way1_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way0_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way0_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way0_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_pll. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way0_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cache/way0_tagv. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MAIN_IDLE |                              000 |                              000
             MAIN_LOOKUP |                              100 |                              001
               MAIN_MISS |                              011 |                              010
            MAIN_REPLACE |                              010 |                              011
             MAIN_REFILL |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 5     
	   2 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1487.340 ; gain = 581.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_pll         |         1|
|2     |data_way0_bank0 |         1|
|3     |data_way0_bank1 |         1|
|4     |data_way0_bank2 |         1|
|5     |data_way0_bank3 |         1|
|6     |data_way1_bank0 |         1|
|7     |data_way1_bank1 |         1|
|8     |data_way1_bank2 |         1|
|9     |data_way1_bank3 |         1|
|10    |tagv_way0       |         1|
|11    |tagv_way1       |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_pll         |     1|
|2     |data_way0_bank0 |     1|
|3     |data_way0_bank1 |     1|
|4     |data_way0_bank2 |     1|
|5     |data_way0_bank3 |     1|
|6     |data_way1_bank0 |     1|
|7     |data_way1_bank1 |     1|
|8     |data_way1_bank2 |     1|
|9     |data_way1_bank3 |     1|
|10    |tagv_way0       |     1|
|11    |tagv_way1       |     1|
|12    |CARRY4          |    48|
|13    |LUT1            |    30|
|14    |LUT2            |    18|
|15    |LUT3            |   199|
|16    |LUT4            |   128|
|17    |LUT5            |   129|
|18    |LUT6            |   830|
|19    |FDRE            |   751|
|20    |FDSE            |    22|
|21    |IBUF            |     9|
|22    |OBUF            |    31|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1589.297 ; gain = 616.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1589.297 ; gain = 683.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1589.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 60b0a993
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1591.418 ; gain = 1126.102
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cache_top_utilization_synth.rpt -pb cache_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 22:39:07 2024...
