Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/48-odb-reportdisconnectedpins/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
sg13g2_decap_* sg13g2_fill_1 sg13g2_fill_2
[INFO DPL-0001] Placed 12054 filler instances.
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 24108 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                             12054   83881.53
  Antenna cell                              5      27.22
  Buffer                                    4      29.03
  Clock buffer                            115    2921.18
  Timing Repair Buffer                   1216    9605.43
  Inverter                                384    2090.19
  Clock inverter                           49     348.36
  Sequential cell                         804   39388.81
  Multi-Input combinational cell        11380  117743.67
  Total                                 26011  256035.43
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/52-openroad-fillinsertion/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/52-openroad-fillinsertion/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/52-openroad-fillinsertion/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/52-openroad-fillinsertion/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/52-openroad-fillinsertion/top.sdc'…
