
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-HH2BVI2
Date:        Tue Aug 28 12:18:05 2018
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log test_system_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srr"

Running: synthesis in foreground



Running test_system_syn|synthesis


Running: compile (Compile) on test_system_syn|synthesis
# Tue Aug 28 12:18:05 2018


Running: compile_flow (Compile Process) on test_system_syn|synthesis
# Tue Aug 28 12:18:05 2018


Running: compiler (Compile Input) on test_system_syn|synthesis
# Tue Aug 28 12:18:05 2018

Copied D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\synwork\test_system_comp.srs to D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srs


compiler completed
# Tue Aug 28 12:18:06 2018

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on test_system_syn|synthesis
# Tue Aug 28 12:18:06 2018


multi_srs_gen completed
# Tue Aug 28 12:18:07 2018

Return Code: 0
Run Time:00h:00m:01s

Copied D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\synwork\test_system_mult.srs to D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srs

Complete: Compile Process on test_system_syn|synthesis


Running: premap (Pre-mapping) on test_system_syn|synthesis
# Tue Aug 28 12:18:07 2018


premap completed with warnings
# Tue Aug 28 12:18:07 2018

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on test_system_syn|synthesis


Running: map (Map) on test_system_syn|synthesis
# Tue Aug 28 12:18:07 2018

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on test_system_syn|synthesis
# Tue Aug 28 12:18:07 2018

Copied D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\synwork\test_system_m.srm to D:\Projects\cubes\M2S010-MKR-KIT_FirstProj\synthesis\test_system.srm


fpga_mapper completed with warnings
# Tue Aug 28 12:18:08 2018

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on test_system_syn|synthesis

Complete: Logic Synthesis on test_system_syn|synthesis

TCL script complete: "test_system_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

