% SPDX-FileCopyrightText: 2026 IObundle, Lda
%
% SPDX-License-Identifier: MIT
%
% Py2HWSW Version 0.81 has generated this code (https://github.com/IObundle/py2hwsw).

csrs\_wb\_dat\_o & output & DATA\_W & Data input. \\* \nobreakhline
\rowcolor{iob-blue}
csrs\_wb\_datout\_i & input & DATA\_W & Data output. \\* \nobreakhline
csrs\_wb\_ack\_o & output & 1 & Acknowledge input. Indicates normal termination of a bus cycle. \\* \nobreakhline
\rowcolor{iob-blue}
csrs\_wb\_adr\_i & input & 12 & Address output. Passes binary address. \\ \hline
csrs\_wb\_cyc\_i & input & 1 & Cycle output. Indicates a valid bus cycle. \\ \hline
\rowcolor{iob-blue}
csrs\_wb\_sel\_i & input & DATA\_W/8 & Select output. Indicates where valid data is expected on the data bus. \\ \hline
csrs\_wb\_stb\_i & input & 1 & Strobe output. Indicates valid access. \\ \hline
\rowcolor{iob-blue}
csrs\_wb\_we\_i & input & 1 & Write enable. Indicates write access. \\
