// Seed: 3507936273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge id_6 == id_6) -1)
  else $clog2(12);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_4 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input logic [7:0] id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_5,
      id_6,
      id_2
  );
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  supply1 id_9;
  wire id_10;
  assign id_9 = 1'h0 > id_8[id_4-1'h0 : id_1];
endmodule
