
*** Running vivado
    with args -log new_top_v2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source new_top_v2.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source new_top_v2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/utils_1/imports/synth_1/new_top_v2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/utils_1/imports/synth_1/new_top_v2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top new_top_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1347.625 ; gain = 440.695
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dv', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:18]
INFO: [Synth 8-11241] undeclared symbol 'gray_light', assumed default net type 'wire' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:174]
INFO: [Synth 8-6157] synthesizing module 'new_top_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:23]
WARNING: [Synth 8-7071] port 'state' of module 'uart_receiver' is unconnected for instance 'recv' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:52]
WARNING: [Synth 8-7023] instance 'recv' of module 'uart_receiver' has 6 connections declared, but only 5 given [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:52]
INFO: [Synth 8-6157] synthesizing module 'parse_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'parse_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/parse_v2.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/rgb2gray.v:3]
INFO: [Synth 8-6157] synthesizing module 'MultiPortRAM_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'BRAM_blk_mem_gen_0_0' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/.Xil/Vivado-36108-Adelia-laptop/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_blk_mem_gen_0_0' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/.Xil/Vivado-36108-Adelia-laptop/realtime/BRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/synth/BRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MultiPortRAM_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/ROM_BLOCK_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'sobel_v2' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:3]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:23]
	Parameter BAUD_VAL bound to: 87 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'new_top_v2' (0#1) [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/new_top_v2.v:23]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_receiver.v:44]
WARNING: [Synth 8-6014] Unused sequential element first_time_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:36]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:40]
WARNING: [Synth 8-6014] Unused sequential element final_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:41]
WARNING: [Synth 8-6014] Unused sequential element Gx_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:53]
WARNING: [Synth 8-6014] Unused sequential element Gy_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:57]
WARNING: [Synth 8-3848] Net data_out in module/entity sobel_v2 does not have driver. [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/final_modules/sobel_v2.v:11]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.srcs/sources_1/new/uart_transmitter.v:46]
WARNING: [Synth 8-7129] Port data_out[7] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[7] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[6] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[5] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[4] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[3] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[2] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[1] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data0[0] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[15] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[14] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[13] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[12] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[11] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[10] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[9] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[8] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[7] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[6] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[5] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[4] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[3] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[2] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[1] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[0] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[15] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[14] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[13] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[12] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[11] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[10] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[9] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[8] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[7] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[6] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[5] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[4] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[3] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[2] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[1] in module sobel_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W[0] in module sobel_v2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.680 ; gain = 555.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.680 ; gain = 555.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.680 ; gain = 555.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1462.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'state[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'state[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'rx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'data_light[7]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'data_light[6]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'data_light[5]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'data_light[4]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'data_light[3]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'data_light[2]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'data_light[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'data_light[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'dummy'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/new_top_v2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/new_top_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/new_top_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/new_top_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/new_top_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1554.285 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MultiPortRAM/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                  TXDATA |                              010 |                              010
                    STOP |                              011 |                              011
                 CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP MultiPortRAM/address0, operation Mode is: C'+A2*B.
DSP Report: register MultiPortRAM/write_H_reg is absorbed into DSP MultiPortRAM/address0.
DSP Report: register MultiPortRAM/write_W_reg is absorbed into DSP MultiPortRAM/address0.
DSP Report: operator MultiPortRAM/address0 is absorbed into DSP MultiPortRAM/address0.
DSP Report: operator MultiPortRAM/address1 is absorbed into DSP MultiPortRAM/address0.
DSP Report: Generating DSP MultiPortRAM/address0, operation Mode is: C+A*B.
DSP Report: operator MultiPortRAM/address0 is absorbed into DSP MultiPortRAM/address0.
DSP Report: operator MultiPortRAM/address1 is absorbed into DSP MultiPortRAM/address0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
 Sort Area is  MultiPortRAM/address0_2 : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  MultiPortRAM/address0_0 : 0 0 : 2002 2002 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MultiPortRAM_v2 | C'+A2*B     | 16     | 16     | 16     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|MultiPortRAM_v2 | C+A*B       | 16     | 16     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MultiPortRAM_v2 | C'+A'*B     | 16     | 16     | 16     | -      | 19     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|MultiPortRAM_v2 | C+A*B       | 16     | 16     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |BRAM_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BRAM_blk_mem_gen_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |   130|
|4     |DSP48E1            |     2|
|6     |LUT1               |    79|
|7     |LUT2               |   120|
|8     |LUT3               |    91|
|9     |LUT4               |   102|
|10    |LUT5               |    56|
|11    |LUT6               |   229|
|12    |FDRE               |   226|
|13    |FDSE               |     2|
|14    |IBUF               |     3|
|15    |OBUF               |     8|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1554.285 ; gain = 555.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1554.285 ; gain = 647.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1554.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 1e08298a
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1554.285 ; gain = 1055.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/synth_1/new_top_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file new_top_v2_utilization_synth.rpt -pb new_top_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 02:46:49 2023...
