{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.471182",
   "Default View_TopLeft":"0,-180",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port led_ctrl1_1 -pg 1 -lvl 6 -x 2250 -y 470 -defaultsOSRD
preplace port led_ctrl2_1 -pg 1 -lvl 6 -x 2250 -y 490 -defaultsOSRD
preplace port led_ctrl3_1 -pg 1 -lvl 6 -x 2250 -y 510 -defaultsOSRD
preplace port led_ctrl4_1 -pg 1 -lvl 6 -x 2250 -y 530 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 340 -y 420 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1210 -y 440 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1640 -y 520 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 820 -y 420 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -x 340 -y 240 -defaultsOSRD
preplace inst nn_inference_0 -pg 1 -lvl 3 -x 1210 -y 160 -defaultsOSRD
preplace inst nn_ctrl_0 -pg 1 -lvl 5 -x 2020 -y 520 -defaultsOSRD
preplace inst fix_address_0 -pg 1 -lvl 4 -x 1640 -y 220 -defaultsOSRD
preplace inst not_gate_0 -pg 1 -lvl 2 -x 820 -y 210 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 5 20 130 660 320 970 520 1450 660 1810J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 140 650
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 2 670 330 960J
preplace netloc nn_ctrl_0_led_ctrl1 1 5 1 NJ 470
preplace netloc nn_ctrl_0_led_ctrl2 1 5 1 NJ 490
preplace netloc nn_ctrl_0_led_ctrl3 1 5 1 NJ 510
preplace netloc nn_ctrl_0_led_ctrl4 1 5 1 NJ 530
preplace netloc nn_inference_0_ap_ready 1 2 3 980 290 NJ 290 1820
preplace netloc nn_inference_0_ap_done 1 2 3 980 20 NJ 20 1840
preplace netloc nn_inference_0_ap_idle 1 2 3 990 30 NJ 30 1830
preplace netloc nn_ctrl_0_ap_start 1 2 4 970 10 NJ 10 NJ 10 2230
preplace netloc nn_inference_0_input_img_address0 1 3 1 1470J 180n
preplace netloc fix_address_0_addr_out 1 4 1 1790 220n
preplace netloc nn_inference_0_ap_return 1 3 2 NJ 160 1800
preplace netloc axi_bram_ctrl_0_bram_rstb_busy 1 4 1 N 530
preplace netloc nn_inference_0_input_img_ce0 1 3 2 1440 670 1840J
preplace netloc nn_ctrl_0_o_BRAM_addr 1 3 3 1470 680 NJ 680 2230
preplace netloc nn_ctrl_0_o_BRAM_ce 1 3 3 1480 690 NJ 690 2220
preplace netloc nn_ctrl_0_o_BRAM_wr 1 3 3 1490 700 NJ 700 2210
preplace netloc nn_ctrl_0_o_BRAM_din 1 3 3 1460 710 NJ 710 2200
preplace netloc nn_ctrl_0_ap_rst 1 1 5 680 310 NJ 310 NJ 310 NJ 310 2200
preplace netloc not_gate_0_o_out 1 2 1 NJ 210
preplace netloc axi_bram_ctrl_0_bram_doutb 1 2 2 990 300 1430
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 440
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 390
preplace netloc axi_smc_M00_AXI 1 2 1 N 420
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 410
levelinfo -pg 1 0 340 820 1210 1640 2020 2250
pagesize -pg 1 -db -bbox -sgen 0 0 2380 720
"
}
{
   "da_axi4_cnt":"2",
   "da_bram_cntlr_cnt":"2",
   "da_zynq_ultra_ps_e_cnt":"1"
}
