#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eba570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eba700 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ec5bc0 .functor NOT 1, L_0x1ef0800, C4<0>, C4<0>, C4<0>;
L_0x1ef0590 .functor XOR 1, L_0x1ef0430, L_0x1ef04f0, C4<0>, C4<0>;
L_0x1ef06f0 .functor XOR 1, L_0x1ef0590, L_0x1ef0650, C4<0>, C4<0>;
v0x1eec9c0_0 .net *"_ivl_10", 0 0, L_0x1ef0650;  1 drivers
v0x1eecac0_0 .net *"_ivl_12", 0 0, L_0x1ef06f0;  1 drivers
v0x1eecba0_0 .net *"_ivl_2", 0 0, L_0x1eef760;  1 drivers
v0x1eecc60_0 .net *"_ivl_4", 0 0, L_0x1ef0430;  1 drivers
v0x1eecd40_0 .net *"_ivl_6", 0 0, L_0x1ef04f0;  1 drivers
v0x1eece70_0 .net *"_ivl_8", 0 0, L_0x1ef0590;  1 drivers
v0x1eecf50_0 .net "a", 0 0, v0x1eea130_0;  1 drivers
v0x1eecff0_0 .net "b", 0 0, v0x1eea1d0_0;  1 drivers
v0x1eed090_0 .net "c", 0 0, v0x1eea270_0;  1 drivers
v0x1eed130_0 .var "clk", 0 0;
v0x1eed1d0_0 .net "d", 0 0, v0x1eea3e0_0;  1 drivers
v0x1eed270_0 .net "out_dut", 0 0, L_0x1ef01e0;  1 drivers
v0x1eed310_0 .net "out_ref", 0 0, L_0x1eee2e0;  1 drivers
v0x1eed3b0_0 .var/2u "stats1", 159 0;
v0x1eed450_0 .var/2u "strobe", 0 0;
v0x1eed4f0_0 .net "tb_match", 0 0, L_0x1ef0800;  1 drivers
v0x1eed5b0_0 .net "tb_mismatch", 0 0, L_0x1ec5bc0;  1 drivers
v0x1eed780_0 .net "wavedrom_enable", 0 0, v0x1eea4d0_0;  1 drivers
v0x1eed820_0 .net "wavedrom_title", 511 0, v0x1eea570_0;  1 drivers
L_0x1eef760 .concat [ 1 0 0 0], L_0x1eee2e0;
L_0x1ef0430 .concat [ 1 0 0 0], L_0x1eee2e0;
L_0x1ef04f0 .concat [ 1 0 0 0], L_0x1ef01e0;
L_0x1ef0650 .concat [ 1 0 0 0], L_0x1eee2e0;
L_0x1ef0800 .cmp/eeq 1, L_0x1eef760, L_0x1ef06f0;
S_0x1eba890 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1eba700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ebb010 .functor NOT 1, v0x1eea270_0, C4<0>, C4<0>, C4<0>;
L_0x1ec6480 .functor NOT 1, v0x1eea1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eeda30 .functor AND 1, L_0x1ebb010, L_0x1ec6480, C4<1>, C4<1>;
L_0x1eedad0 .functor NOT 1, v0x1eea3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1eedc00 .functor NOT 1, v0x1eea130_0, C4<0>, C4<0>, C4<0>;
L_0x1eedd00 .functor AND 1, L_0x1eedad0, L_0x1eedc00, C4<1>, C4<1>;
L_0x1eedde0 .functor OR 1, L_0x1eeda30, L_0x1eedd00, C4<0>, C4<0>;
L_0x1eedea0 .functor AND 1, v0x1eea130_0, v0x1eea270_0, C4<1>, C4<1>;
L_0x1eedf60 .functor AND 1, L_0x1eedea0, v0x1eea3e0_0, C4<1>, C4<1>;
L_0x1eee020 .functor OR 1, L_0x1eedde0, L_0x1eedf60, C4<0>, C4<0>;
L_0x1eee190 .functor AND 1, v0x1eea1d0_0, v0x1eea270_0, C4<1>, C4<1>;
L_0x1eee200 .functor AND 1, L_0x1eee190, v0x1eea3e0_0, C4<1>, C4<1>;
L_0x1eee2e0 .functor OR 1, L_0x1eee020, L_0x1eee200, C4<0>, C4<0>;
v0x1ec5e30_0 .net *"_ivl_0", 0 0, L_0x1ebb010;  1 drivers
v0x1ec5ed0_0 .net *"_ivl_10", 0 0, L_0x1eedd00;  1 drivers
v0x1ee8920_0 .net *"_ivl_12", 0 0, L_0x1eedde0;  1 drivers
v0x1ee89e0_0 .net *"_ivl_14", 0 0, L_0x1eedea0;  1 drivers
v0x1ee8ac0_0 .net *"_ivl_16", 0 0, L_0x1eedf60;  1 drivers
v0x1ee8bf0_0 .net *"_ivl_18", 0 0, L_0x1eee020;  1 drivers
v0x1ee8cd0_0 .net *"_ivl_2", 0 0, L_0x1ec6480;  1 drivers
v0x1ee8db0_0 .net *"_ivl_20", 0 0, L_0x1eee190;  1 drivers
v0x1ee8e90_0 .net *"_ivl_22", 0 0, L_0x1eee200;  1 drivers
v0x1ee8f70_0 .net *"_ivl_4", 0 0, L_0x1eeda30;  1 drivers
v0x1ee9050_0 .net *"_ivl_6", 0 0, L_0x1eedad0;  1 drivers
v0x1ee9130_0 .net *"_ivl_8", 0 0, L_0x1eedc00;  1 drivers
v0x1ee9210_0 .net "a", 0 0, v0x1eea130_0;  alias, 1 drivers
v0x1ee92d0_0 .net "b", 0 0, v0x1eea1d0_0;  alias, 1 drivers
v0x1ee9390_0 .net "c", 0 0, v0x1eea270_0;  alias, 1 drivers
v0x1ee9450_0 .net "d", 0 0, v0x1eea3e0_0;  alias, 1 drivers
v0x1ee9510_0 .net "out", 0 0, L_0x1eee2e0;  alias, 1 drivers
S_0x1ee9670 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1eba700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1eea130_0 .var "a", 0 0;
v0x1eea1d0_0 .var "b", 0 0;
v0x1eea270_0 .var "c", 0 0;
v0x1eea340_0 .net "clk", 0 0, v0x1eed130_0;  1 drivers
v0x1eea3e0_0 .var "d", 0 0;
v0x1eea4d0_0 .var "wavedrom_enable", 0 0;
v0x1eea570_0 .var "wavedrom_title", 511 0;
S_0x1ee9910 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ee9670;
 .timescale -12 -12;
v0x1ee9b70_0 .var/2s "count", 31 0;
E_0x1eb54c0/0 .event negedge, v0x1eea340_0;
E_0x1eb54c0/1 .event posedge, v0x1eea340_0;
E_0x1eb54c0 .event/or E_0x1eb54c0/0, E_0x1eb54c0/1;
E_0x1eb5710 .event negedge, v0x1eea340_0;
E_0x1e9f9f0 .event posedge, v0x1eea340_0;
S_0x1ee9c70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ee9670;
 .timescale -12 -12;
v0x1ee9e70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ee9f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ee9670;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eea6d0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1eba700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1eee440 .functor NOT 1, v0x1eea130_0, C4<0>, C4<0>, C4<0>;
L_0x1eee4b0 .functor NOT 1, v0x1eea1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eee540 .functor AND 1, L_0x1eee440, L_0x1eee4b0, C4<1>, C4<1>;
L_0x1eee650 .functor NOT 1, v0x1eea270_0, C4<0>, C4<0>, C4<0>;
L_0x1eee6f0 .functor AND 1, L_0x1eee540, L_0x1eee650, C4<1>, C4<1>;
L_0x1eee800 .functor AND 1, L_0x1eee6f0, v0x1eea3e0_0, C4<1>, C4<1>;
L_0x1eee900 .functor NOT 1, v0x1eea130_0, C4<0>, C4<0>, C4<0>;
L_0x1eee970 .functor NOT 1, v0x1eea1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eeea30 .functor AND 1, L_0x1eee900, L_0x1eee970, C4<1>, C4<1>;
L_0x1eeeb40 .functor AND 1, L_0x1eeea30, v0x1eea270_0, C4<1>, C4<1>;
L_0x1eeed70 .functor AND 1, L_0x1eeeb40, v0x1eea3e0_0, C4<1>, C4<1>;
L_0x1eeeef0 .functor OR 1, L_0x1eee800, L_0x1eeed70, C4<0>, C4<0>;
L_0x1eef070 .functor NOT 1, v0x1eea1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eef1f0 .functor AND 1, v0x1eea130_0, L_0x1eef070, C4<1>, C4<1>;
L_0x1eef000 .functor AND 1, L_0x1eef1f0, v0x1eea270_0, C4<1>, C4<1>;
L_0x1eef490 .functor AND 1, L_0x1eef000, v0x1eea3e0_0, C4<1>, C4<1>;
L_0x1eef5e0 .functor OR 1, L_0x1eeeef0, L_0x1eef490, C4<0>, C4<0>;
L_0x1eef6f0 .functor AND 1, v0x1eea130_0, v0x1eea1d0_0, C4<1>, C4<1>;
L_0x1eef800 .functor NOT 1, v0x1eea270_0, C4<0>, C4<0>, C4<0>;
L_0x1eef870 .functor AND 1, L_0x1eef6f0, L_0x1eef800, C4<1>, C4<1>;
L_0x1eefa30 .functor NOT 1, v0x1eea3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1eefaa0 .functor AND 1, L_0x1eef870, L_0x1eefa30, C4<1>, C4<1>;
L_0x1eefc70 .functor OR 1, L_0x1eef5e0, L_0x1eefaa0, C4<0>, C4<0>;
L_0x1eefd80 .functor AND 1, v0x1eea130_0, v0x1eea1d0_0, C4<1>, C4<1>;
L_0x1eefec0 .functor AND 1, L_0x1eefd80, v0x1eea270_0, C4<1>, C4<1>;
L_0x1eeff80 .functor NOT 1, v0x1eea3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ef00d0 .functor AND 1, L_0x1eefec0, L_0x1eeff80, C4<1>, C4<1>;
L_0x1ef01e0 .functor OR 1, L_0x1eefc70, L_0x1ef00d0, C4<0>, C4<0>;
v0x1eea9c0_0 .net *"_ivl_0", 0 0, L_0x1eee440;  1 drivers
v0x1eeaaa0_0 .net *"_ivl_10", 0 0, L_0x1eee800;  1 drivers
v0x1eeab80_0 .net *"_ivl_12", 0 0, L_0x1eee900;  1 drivers
v0x1eeac70_0 .net *"_ivl_14", 0 0, L_0x1eee970;  1 drivers
v0x1eead50_0 .net *"_ivl_16", 0 0, L_0x1eeea30;  1 drivers
v0x1eeae80_0 .net *"_ivl_18", 0 0, L_0x1eeeb40;  1 drivers
v0x1eeaf60_0 .net *"_ivl_2", 0 0, L_0x1eee4b0;  1 drivers
v0x1eeb040_0 .net *"_ivl_20", 0 0, L_0x1eeed70;  1 drivers
v0x1eeb120_0 .net *"_ivl_22", 0 0, L_0x1eeeef0;  1 drivers
v0x1eeb200_0 .net *"_ivl_24", 0 0, L_0x1eef070;  1 drivers
v0x1eeb2e0_0 .net *"_ivl_26", 0 0, L_0x1eef1f0;  1 drivers
v0x1eeb3c0_0 .net *"_ivl_28", 0 0, L_0x1eef000;  1 drivers
v0x1eeb4a0_0 .net *"_ivl_30", 0 0, L_0x1eef490;  1 drivers
v0x1eeb580_0 .net *"_ivl_32", 0 0, L_0x1eef5e0;  1 drivers
v0x1eeb660_0 .net *"_ivl_34", 0 0, L_0x1eef6f0;  1 drivers
v0x1eeb740_0 .net *"_ivl_36", 0 0, L_0x1eef800;  1 drivers
v0x1eeb820_0 .net *"_ivl_38", 0 0, L_0x1eef870;  1 drivers
v0x1eeba10_0 .net *"_ivl_4", 0 0, L_0x1eee540;  1 drivers
v0x1eebaf0_0 .net *"_ivl_40", 0 0, L_0x1eefa30;  1 drivers
v0x1eebbd0_0 .net *"_ivl_42", 0 0, L_0x1eefaa0;  1 drivers
v0x1eebcb0_0 .net *"_ivl_44", 0 0, L_0x1eefc70;  1 drivers
v0x1eebd90_0 .net *"_ivl_46", 0 0, L_0x1eefd80;  1 drivers
v0x1eebe70_0 .net *"_ivl_48", 0 0, L_0x1eefec0;  1 drivers
v0x1eebf50_0 .net *"_ivl_50", 0 0, L_0x1eeff80;  1 drivers
v0x1eec030_0 .net *"_ivl_52", 0 0, L_0x1ef00d0;  1 drivers
v0x1eec110_0 .net *"_ivl_6", 0 0, L_0x1eee650;  1 drivers
v0x1eec1f0_0 .net *"_ivl_8", 0 0, L_0x1eee6f0;  1 drivers
v0x1eec2d0_0 .net "a", 0 0, v0x1eea130_0;  alias, 1 drivers
v0x1eec370_0 .net "b", 0 0, v0x1eea1d0_0;  alias, 1 drivers
v0x1eec460_0 .net "c", 0 0, v0x1eea270_0;  alias, 1 drivers
v0x1eec550_0 .net "d", 0 0, v0x1eea3e0_0;  alias, 1 drivers
v0x1eec640_0 .net "out", 0 0, L_0x1ef01e0;  alias, 1 drivers
S_0x1eec7a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1eba700;
 .timescale -12 -12;
E_0x1eb5260 .event anyedge, v0x1eed450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eed450_0;
    %nor/r;
    %assign/vec4 v0x1eed450_0, 0;
    %wait E_0x1eb5260;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ee9670;
T_3 ;
    %fork t_1, S_0x1ee9910;
    %jmp t_0;
    .scope S_0x1ee9910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ee9b70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea1d0_0, 0;
    %assign/vec4 v0x1eea130_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9f9f0;
    %load/vec4 v0x1ee9b70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ee9b70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea1d0_0, 0;
    %assign/vec4 v0x1eea130_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1eb5710;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ee9f50;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb54c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea270_0, 0;
    %assign/vec4 v0x1eea3e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ee9670;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1eba700;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eed450_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1eba700;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eed130_0;
    %inv;
    %store/vec4 v0x1eed130_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1eba700;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eea340_0, v0x1eed5b0_0, v0x1eecf50_0, v0x1eecff0_0, v0x1eed090_0, v0x1eed1d0_0, v0x1eed310_0, v0x1eed270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1eba700;
T_7 ;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1eba700;
T_8 ;
    %wait E_0x1eb54c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed3b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed3b0_0, 4, 32;
    %load/vec4 v0x1eed4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed3b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed3b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed3b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1eed310_0;
    %load/vec4 v0x1eed310_0;
    %load/vec4 v0x1eed270_0;
    %xor;
    %load/vec4 v0x1eed310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed3b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1eed3b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed3b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter0/response2/top_module.sv";
