
*** Running vivado
    with args -log system_cont_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cont_ip_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cont_ip_0_0.tcl -notrace
Command: synth_design -top system_cont_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6942 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1292.992 ; gain = 81.879 ; free physical = 148 ; free virtual = 5220
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_cont_ip_0_0' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ip/system_cont_ip_0_0/synth/system_cont_ip_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cont_ip_v1_0' declared at '/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0.vhd:5' bound to instance 'U0' of component 'cont_ip_v1_0' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ip/system_cont_ip_0_0/synth/system_cont_ip_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'cont_ip_v1_0' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cont_ip_v1_0_S_AXI' declared at '/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:5' bound to instance 'cont_ip_v1_0_S_AXI_inst' of component 'cont_ip_v1_0_S_AXI' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cont_ip_v1_0_S_AXI' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:234]
INFO: [Synth 8-226] default block is never used [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:364]
INFO: [Synth 8-3491] module 'cont_user_logic' declared at '/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/src/cont_user_logic.vhd:9' bound to instance 'cont_inst' of component 'cont_user_logic' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
INFO: [Synth 8-638] synthesizing module 'cont_user_logic' [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/src/cont_user_logic.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'cont_user_logic' (1#1) [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/src/cont_user_logic.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:232]
WARNING: [Synth 8-3848] Net entChar in module/entity cont_ip_v1_0_S_AXI does not have driver. [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'cont_ip_v1_0_S_AXI' (2#1) [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'cont_ip_v1_0' (3#1) [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_cont_ip_0_0' (4#1) [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ip/system_cont_ip_0_0/synth/system_cont_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design cont_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1336.617 ; gain = 125.504 ; free physical = 169 ; free virtual = 5165
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[31] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[30] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[29] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[28] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[27] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[26] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[25] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[24] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[23] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[22] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[21] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[20] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[19] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[18] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[17] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[16] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[15] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[14] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[13] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[12] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[11] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[10] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[9] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[8] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[7] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[6] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[5] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[4] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[3] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[2] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[1] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
WARNING: [Synth 8-3295] tying undriven pin cont_inst:char_i[0] to constant 0 [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/hdl/cont_ip_v1_0_S_AXI.vhd:398]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1336.617 ; gain = 125.504 ; free physical = 159 ; free virtual = 5154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1336.617 ; gain = 125.504 ; free physical = 159 ; free virtual = 5154
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1638.242 ; gain = 2.000 ; free physical = 116 ; free virtual = 4677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 199 ; free virtual = 4653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 199 ; free virtual = 4652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:39 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 201 ; free virtual = 4654
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ipshared/f517/src/cont_user_logic.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 273 ; free virtual = 4727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cont_user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cont_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_cont_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (count0_inferred/\U0/cont_ip_v1_0_S_AXI_inst/cont_inst/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (count0_inferred/\U0/cont_ip_v1_0_S_AXI_inst/cont_inst/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (count0_inferred/\U0/cont_ip_v1_0_S_AXI_inst/cont_inst/count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (count0_inferred/\U0/cont_ip_v1_0_S_AXI_inst/cont_inst/count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (count0_inferred/\U0/cont_ip_v1_0_S_AXI_inst/cont_inst/count_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/cont_ip_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/cont_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/cont_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/cont_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/cont_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/cont_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/cont_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_cont_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cont_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_cont_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:41 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 230 ; free virtual = 4685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:02:12 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 147 ; free virtual = 4466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:12 . Memory (MB): peak = 1638.242 ; gain = 427.129 ; free physical = 147 ; free virtual = 4466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:02:12 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 145 ; free virtual = 4464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 123 ; free virtual = 4428
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 122 ; free virtual = 4427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 122 ; free virtual = 4426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 122 ; free virtual = 4426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 121 ; free virtual = 4425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 121 ; free virtual = 4425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    44|
|5     |LUT5 |     2|
|6     |LUT6 |     1|
|7     |FDRE |   103|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   157|
|2     |  U0                        |cont_ip_v1_0       |   157|
|3     |    cont_ip_v1_0_S_AXI_inst |cont_ip_v1_0_S_AXI |   157|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:14 . Memory (MB): peak = 1640.258 ; gain = 429.145 ; free physical = 121 ; free virtual = 4425
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1640.258 ; gain = 127.520 ; free physical = 165 ; free virtual = 4469
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:15 . Memory (MB): peak = 1640.266 ; gain = 429.145 ; free physical = 166 ; free virtual = 4470
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:18 . Memory (MB): peak = 1645.258 ; gain = 445.719 ; free physical = 222 ; free virtual = 4504
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.runs/system_cont_ip_0_0_synth_1/system_cont_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.srcs/sources_1/bd/system/ip/system_cont_ip_0_0/system_cont_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/FPGA_Practicas/contador_ip/contador_ad/contador_ad.runs/system_cont_ip_0_0_synth_1/system_cont_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_cont_ip_0_0_utilization_synth.rpt -pb system_cont_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1669.270 ; gain = 0.000 ; free physical = 181 ; free virtual = 4447
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 11:03:41 2021...
