ila_64.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/ila_64/sim/ila_64.v,incdir="../../../../project.srcs/sources_1/ip/ila_64/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
