<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="Float">
    <gui_name language="en">Float</gui_name>
    <description language="en">Float</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-fpexc.html" name="FPEXC" size="4">
      <gui_name language="en">Floating-Point Exception Control register</gui_name>
      <description language="en">Provides a global enable for the implemented Advanced SIMD and floating-point functionality, and reports floating-point status information.</description>
      <bitField conditional="false" name="EX">
        <gui_name language="en">EX</gui_name>
        <description language="en">Exception bit. In ARMv8, this bit is RAZ/WI.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enables access to the Advanced SIMD and floating-point functionality from all Exception levels, except that setting this field to 0 does not disable the following:</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_DEX" name="DEX">
        <gui_name language="en">DEX</gui_name>
        <description language="en">Defined synchronous exception on floating-point execution.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" name="FP2V">
        <gui_name language="en">FP2V</gui_name>
        <description language="en">FPINST2 instruction valid bit. In ARMv8, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="VV">
        <gui_name language="en">VV</gui_name>
        <description language="en">VECITR valid bit. In ARMv8, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_TFV" name="TFV">
        <gui_name language="en">TFV</gui_name>
        <description language="en">Trapped Fault Valid bit. Valid only when the value of FPEXC.DEX is 1. When valid, it indicates the cause of the exception and therefore whether the FPEXC.{IDF, IXF, UFF, OFF, DZF, IOF} bits are valid.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" name="VECITR">
        <gui_name language="en">VECITR</gui_name>
        <description language="en">Vector iteration count. In ARMv8, this field is RES1.</description>
        <definition>[10:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_IDF" name="IDF">
        <gui_name language="en">IDF</gui_name>
        <description language="en">Input Denormal trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Input Denormal exception occurred while FPSCR.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_IXF" name="IXF">
        <gui_name language="en">IXF</gui_name>
        <description language="en">Inexact trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Inexact exception occurred while FPSCR.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_UFF" name="UFF">
        <gui_name language="en">UFF</gui_name>
        <description language="en">Underflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Underflow exception occurred while FPSCR.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_OFF" name="OFF">
        <gui_name language="en">OFF</gui_name>
        <description language="en">Overflow trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Overflow exception occurred while FPSCR.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_DZF" name="DZF">
        <gui_name language="en">DZF</gui_name>
        <description language="en">Divide-by-zero trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether a Divide-by-zero exception occurred while FPSCR.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPEXC_IOF" name="IOF">
        <gui_name language="en">IOF</gui_name>
        <description language="en">Invalid Operation trapped exception bit. Valid only when the value of FPEXC.TFV is 1. When valid, it indicates whether an Invalid Operation exception occurred while FPSCR.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-fpscr.html" name="FPSCR" size="4">
      <gui_name language="en">Floating-Point Status and Control Register</gui_name>
      <description language="en">Provides floating-point system status information and control.</description>
      <bitField conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative condition flag. This is updated by floating-point comparison operations.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero condition flag. This is updated by floating-point comparison operations.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry condition flag. This is updated by floating-point comparison operations.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow condition flag. This is updated by floating-point comparison operations.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="QC">
        <gui_name language="en">QC</gui_name>
        <description language="en">Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_AHP" name="AHP">
        <gui_name language="en">AHP</gui_name>
        <description language="en">Alternative half-precision control bit:</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_DN" name="DN">
        <gui_name language="en">DN</gui_name>
        <description language="en">Default NaN mode control bit:</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_FZ" name="FZ">
        <gui_name language="en">FZ</gui_name>
        <description language="en">Flush-to-zero mode control bit:</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_RMode" name="RMode">
        <gui_name language="en">RMode</gui_name>
        <description language="en">Rounding Mode control field.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField conditional="false" name="Stride">
        <gui_name language="en">Stride</gui_name>
        <description language="en">It is IMPLEMENTATION DEFINED whether this field is RW or RAZ.</description>
        <definition>[21:20]</definition>
      </bitField>
      <bitField conditional="false" name="Len">
        <gui_name language="en">Len</gui_name>
        <description language="en">It is IMPLEMENTATION DEFINED whether this field is RW or RAZ.</description>
        <definition>[18:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_IDE" name="IDE">
        <gui_name language="en">IDE</gui_name>
        <description language="en">Input Denormal exception trap enable.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_IXE" name="IXE">
        <gui_name language="en">IXE</gui_name>
        <description language="en">Inexact exception trap enable.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_UFE" name="UFE">
        <gui_name language="en">UFE</gui_name>
        <description language="en">Underflow exception trap enable.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_OFE" name="OFE">
        <gui_name language="en">OFE</gui_name>
        <description language="en">Overflow exception trap enable.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_DZE" name="DZE">
        <gui_name language="en">DZE</gui_name>
        <description language="en">Division by Zero exception trap enable.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSCR_IOE" name="IOE">
        <gui_name language="en">IOE</gui_name>
        <description language="en">Invalid Operation exception trap enable.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" name="IDC">
        <gui_name language="en">IDC</gui_name>
        <description language="en">Input Denormal cumulative exception bit. This bit is set to 1 to indicate that the Input Denormal exception has occurred since 0 was last written to this bit.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" name="IXC">
        <gui_name language="en">IXC</gui_name>
        <description language="en">Inexact cumulative exception bit. This bit is set to 1 to indicate that the Inexact exception has occurred since 0 was last written to this bit.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="UFC">
        <gui_name language="en">UFC</gui_name>
        <description language="en">Underflow cumulative exception bit. This bit is set to 1 to indicate that the Underflow exception has occurred since 0 was last written to this bit.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" name="OFC">
        <gui_name language="en">OFC</gui_name>
        <description language="en">Overflow cumulative exception bit. This bit is set to 1 to indicate that the Overflow exception has occurred since 0 was last written to this bit.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" name="DZC">
        <gui_name language="en">DZC</gui_name>
        <description language="en">Division by Zero cumulative exception bit. This bit is set to 1 to indicate that the Division by Zero exception has occurred since 0 was last written to this bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" name="IOC">
        <gui_name language="en">IOC</gui_name>
        <description language="en">Invalid Operation cumulative exception bit. This bit is set to 1 to indicate that the Invalid Operation exception has occurred since 0 was last written to this bit.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-fpsid.html" name="FPSID" size="4">
      <gui_name language="en">Floating-Point System ID register</gui_name>
      <description language="en">Provides top-level information about the floating-point implementation...</description>
      <bitField conditional="false" name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">Implementer codes are the same as those used for the MIDR.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSID_SW" name="SW">
        <gui_name language="en">SW</gui_name>
        <description language="en">Software bit.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="FPSID_Subarchitecture" name="Subarchitecture">
        <gui_name language="en">Subarchitecture</gui_name>
        <description language="en">Subarchitecture version number.</description>
        <definition>[22:16]</definition>
      </bitField>
      <bitField conditional="false" name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED part number for the floating-point implementation, assigned by the implementer.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field distinguishes between different production variants of a single product.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the floating-point implementation.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-mvfr0.html" name="MVFR0" size="4">
      <gui_name language="en">Media and VFP Feature Register 0</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</description>
      <bitField conditional="false" enumerationId="MVFR0_FPRound" name="FPRound">
        <gui_name language="en">FPRound</gui_name>
        <description language="en">Floating-Point Rounding modes. Indicates whether the floating-point implementation provides support for rounding modes.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPShVec" name="FPShVec">
        <gui_name language="en">FPShVec</gui_name>
        <description language="en">Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPSqrt" name="FPSqrt">
        <gui_name language="en">FPSqrt</gui_name>
        <description language="en">Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPDivide" name="FPDivide">
        <gui_name language="en">FPDivide</gui_name>
        <description language="en">Indicates whether the floating-point implementation provides support for VFP divide operations.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPTrap" name="FPTrap">
        <gui_name language="en">FPTrap</gui_name>
        <description language="en">Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPDP" name="FPDP">
        <gui_name language="en">FPDP</gui_name>
        <description language="en">Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_FPSP" name="FPSP">
        <gui_name language="en">FPSP</gui_name>
        <description language="en">Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR0_SIMDReg" name="SIMDReg">
        <gui_name language="en">SIMDReg</gui_name>
        <description language="en">Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-mvfr1.html" name="MVFR1" size="4">
      <gui_name language="en">Media and VFP Feature Register 1</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</description>
      <bitField conditional="false" enumerationId="MVFR1_SIMDFMAC" name="SIMDFMAC">
        <gui_name language="en">SIMDFMAC</gui_name>
        <description language="en">Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_FPHP" name="FPHP">
        <gui_name language="en">FPHP</gui_name>
        <description language="en">Floating Point Half Precision. Indicates whether the floating-point implementation provides half-precision floating-point conversion instructions.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_SIMDHP" name="SIMDHP">
        <gui_name language="en">SIMDHP</gui_name>
        <description language="en">Advanced SIMD Half Precision. Indicates whether the Advanced SIMD and floating-point implementation provides half-precision floating-point conversion instructions.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_SIMDSP" name="SIMDSP">
        <gui_name language="en">SIMDSP</gui_name>
        <description language="en">Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_SIMDInt" name="SIMDInt">
        <gui_name language="en">SIMDInt</gui_name>
        <description language="en">Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_SIMDLS" name="SIMDLS">
        <gui_name language="en">SIMDLS</gui_name>
        <description language="en">Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_FPDNaN" name="FPDNaN">
        <gui_name language="en">FPDNaN</gui_name>
        <description language="en">Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR1_FPFtZ" name="FPFtZ">
        <gui_name language="en">FPFtZ</gui_name>
        <description language="en">Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-mvfr2.html" name="MVFR2" size="4">
      <gui_name language="en">Media and VFP Feature Register 2</gui_name>
      <description language="en">Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</description>
      <bitField conditional="false" enumerationId="MVFR2_FPMisc" name="FPMisc">
        <gui_name language="en">FPMisc</gui_name>
        <description language="en">Indicates whether the floating-point implementation provides support for miscellaneous VFP features.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MVFR2_SIMDMisc" name="SIMDMisc">
        <gui_name language="en">SIMDMisc</gui_name>
        <description language="en">Indicates whether the Advanced SIMD implementation provides support for miscellaneous Advanced SIMD features.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="FPEXC_EN">
    <tcf:enumItem description="Accesses to the FPSCR, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers, are UNDEFINED at all Exception levels." name="Accesses_to_the_FPSCR_and_any_of_the_SIMD_and_floating_point_registers_Q0_Q15_including_their_views_as_D0_D31_registers_or_S0_S31_registers_are_UNDEFINED_at_all_Exception_levels" number="0"/>
    <tcf:enumItem description="This control permits access to the Advanced SIMD and floating-point functionality at all Exception levels." name="This_control_permits_access_to_the_Advanced_SIMD_and_floating_point_functionality_at_all_Exception_levels" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_DEX">
    <tcf:enumItem description="The exception occurred because of the execution of an unallocated Advanced SIMD or floating-point instruction. If the FPEXC.TFV bit is a RW bit then it is invalid and UNKNOWN. If the FPEXC.{IDF, IXF, UFF, OFF, DZF, IOF} bits are RW bits then they are invalid and UNKNOWN." name="The_exception_occurred_because_of_the_execution_of_an_unallocated_Advanced_SIMD_or_floating_point_instruction" number="0"/>
    <tcf:enumItem description="The FPEXC.TFV bit is valid and indicates the cause of the exception." name="The_FPEXC" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_TFV">
    <tcf:enumItem description="The exception was caused by the execution of a floating-point VABS, VADD, VDIV, VFMA, VFMS, VFNMA, VFNMS, VMLA, VMLS, VMOV, VMUL, VNEG, VNMLA, VNMLS, VNMUL, VSQRT, or VSUB instruction when one or both of FPSCR.{Stride, Len} was non-zero. If the FPEXC.{IDF, IXF, UFF, OFF, DZF, IOF} bits are RW then they are invalid and UNKNOWN." name="The_exception_was_caused_by_the_execution_of_a_floating_point_VABS_VADD_VDIV_VFMA_VFMS_VFNMA_VFNMS_VMLA_VMLS_VMOV_VMUL_VNEG_VNMLA_VNMLS_VNMUL_VSQRT_or_VSUB_instruction_when_one_or_both_of_FPSCR" number="0"/>
    <tcf:enumItem description="FPEXC.{IDF, IXF, UFF, OFF, DZF, IOF} indicate the presence of trapped floating-point exceptions that had occurred at the time of the exception. Bits are set for all trapped exceptions that had occurred at the time of the exception." name="FPEXC" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_IDF">
    <tcf:enumItem description="Input denormal exception has not occurred." name="Input_denormal_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Input denormal exception has occurred." name="Input_denormal_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_IXF">
    <tcf:enumItem description="Inexact exception has not occurred." name="Inexact_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Inexact exception has occurred." name="Inexact_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_UFF">
    <tcf:enumItem description="Underflow exception has not occurred." name="Underflow_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Underflow exception has occurred." name="Underflow_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_OFF">
    <tcf:enumItem description="Overflow exception has not occurred." name="Overflow_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Overflow exception has occurred." name="Overflow_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_DZF">
    <tcf:enumItem description="Divide-by-zero exception has not occurred." name="Divide_by_zero_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Divide-by-zero exception has occurred." name="Divide_by_zero_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPEXC_IOF">
    <tcf:enumItem description="Invalid Operation exception has not occurred." name="Invalid_Operation_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Invalid Operation exception has occurred." name="Invalid_Operation_exception_has_occurred" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_AHP">
    <tcf:enumItem description="IEEE half-precision format selected." name="IEEE_half_precision_format_selected" number="0"/>
    <tcf:enumItem description="Alternative half-precision format selected." name="Alternative_half_precision_format_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_DN">
    <tcf:enumItem description="NaN operands propagate through to the output of a floating-point operation." name="NaN_operands_propagate_through_to_the_output_of_a_floating_point_operation" number="0"/>
    <tcf:enumItem description="Any operation involving one or more NaNs returns the Default NaN." name="Any_operation_involving_one_or_more_NaNs_returns_the_Default_NaN" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_FZ">
    <tcf:enumItem description="Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the IEEE 754 standard." name="Flush_to_zero_mode_disabled" number="0"/>
    <tcf:enumItem description="Flush-to-zero mode enabled." name="Flush_to_zero_mode_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_RMode">
    <tcf:enumItem description="Round to Nearest (RN) mode" name="Round_to_Nearest_RN_mode" number="0"/>
    <tcf:enumItem description="Round towards Plus Infinity (RP) mode" name="Round_towards_Plus_Infinity_RP_mode" number="1"/>
    <tcf:enumItem description="Round towards Minus Infinity (RM) mode" name="Round_towards_Minus_Infinity_RM_mode" number="2"/>
    <tcf:enumItem description="Round towards Zero (RZ) mode." name="Round_towards_Zero_RZ_mode" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_IDE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the IDC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IDC bit. The trap handling software can decide whether to set the IDC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_IXE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the IXC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IXC bit. The trap handling software can decide whether to set the IXC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_UFE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the UFC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the UFC bit. The trap handling software can decide whether to set the UFC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_OFE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the OFC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the OFC bit. The trap handling software can decide whether to set the OFC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_DZE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the DZC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the DZC bit. The trap handling software can decide whether to set the DZC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSCR_IOE">
    <tcf:enumItem description="Untrapped exception handling selected. If the floating-point exception occurs then the IOC bit is set to 1." name="Untrapped_exception_handling_selected" number="0"/>
    <tcf:enumItem description="Trapped exception handling selected. If the floating-point exception occurs, the PE does not update the IOC bit. The trap handling software can decide whether to set the IOC bit to 1." name="Trapped_exception_handling_selected" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSID_SW">
    <tcf:enumItem description="The implementation provides a hardware implementation of the ARM floating-point instructions." name="The_implementation_provides_a_hardware_implementation_of_the_ARM_floating_point_instructions" number="0"/>
    <tcf:enumItem description="The implementation supports only software emulation of the ARM floating-point instructions." name="The_implementation_supports_only_software_emulation_of_the_ARM_floating_point_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="FPSID_Subarchitecture">
    <tcf:enumItem description="VFPv1 architecture with an IMPLEMENTATION DEFINED subarchitecture." name="VFPv1_architecture_with_an_IMPLEMENTATION_DEFINED_subarchitecture" number="0"/>
    <tcf:enumItem description="VFPv2 architecture with Common VFP subarchitecture v1." name="VFPv2_architecture_with_Common_VFP_subarchitecture_v1" number="1"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Common VFP subarchitecture v2. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers." name="VFPv3_architecture_or_later_with_Common_VFP_subarchitecture_v2" number="2"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Null subarchitecture. The entire floating-point implementation is in hardware, and no software support code is required. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers. This value can be used only by an implementation that does not support the trap enable bits in the FPSCR." name="VFPv3_architecture_or_later_with_Null_subarchitecture" number="3"/>
    <tcf:enumItem description="VFPv3 architecture, or later, with Common VFP subarchitecture v3, and support for trap enable bits in FPSCR. The VFP architecture version is indicated by the MVFR0 and MVFR1 registers." name="VFPv3_architecture_or_later_with_Common_VFP_subarchitecture_v3_and_support_for_trap_enable_bits_in_FPSCR" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPRound">
    <tcf:enumItem description="Not implemented, or only Round to Nearest mode supported, except that Round towards Zero mode is supported for VCVT instructions that always use that rounding mode regardless of the FPSCR setting." name="Not_implemented_or_only_Round_to_Nearest_mode_supported_except_that_Round_towards_Zero_mode_is_supported_for_VCVT_instructions_that_always_use_that_rounding_mode_regardless_of_the_FPSCR_setting" number="0"/>
    <tcf:enumItem description="All rounding modes supported." name="All_rounding_modes_supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPShVec">
    <tcf:enumItem description="Short vectors not supported." name="Short_vectors_not_supported" number="0"/>
    <tcf:enumItem description="Short vector operation supported." name="Short_vector_operation_supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPSqrt">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPDivide">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPTrap">
    <tcf:enumItem description="Not supported." name="Not_supported" number="0"/>
    <tcf:enumItem description="Supported." name="Supported" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPDP">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported, VFPv2." name="Supported_VFPv2" number="1"/>
    <tcf:enumItem description="Supported, VFPv3, VFPv4, or ARMv8. VFPv3 and ARMv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values." name="Supported_VFPv3_VFPv4_or_ARMv8" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_FPSP">
    <tcf:enumItem description="Not supported in hardware." name="Not_supported_in_hardware" number="0"/>
    <tcf:enumItem description="Supported, VFPv2." name="Supported_VFPv2" number="1"/>
    <tcf:enumItem description="Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values." name="Supported_VFPv3_or_VFPv4" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR0_SIMDReg">
    <tcf:enumItem description="The implementation has no Advanced SIMD and floating-point support." name="The_implementation_has_no_Advanced_SIMD_and_floating_point_support" number="0"/>
    <tcf:enumItem description="The implementation includes floating-point support with 16 x 64-bit registers." name="The_implementation_includes_floating_point_support_with_16_x_64_bit_registers" number="1"/>
    <tcf:enumItem description="The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers." name="The_implementation_includes_Advanced_SIMD_and_floating_point_support_with_32_x_64_bit_registers" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDFMAC">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPHP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Instructions to convert between half-precision and single-precision implemented." name="Instructions_to_convert_between_half_precision_and_single_precision_implemented" number="1"/>
    <tcf:enumItem description="As for 0b0001, and also instructions to convert between half-precision and double-precision implemented." name="As_for_0b0001_and_also_instructions_to_convert_between_half_precision_and_double_precision_implemented" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDHP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented. This value is permitted only if the SIMDSP field is 0001." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDSP">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented. This value is permitted only if the SIMDInt field is 0001." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDInt">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_SIMDLS">
    <tcf:enumItem description="Not implemented." name="Not_implemented" number="0"/>
    <tcf:enumItem description="Implemented." name="Implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPDNaN">
    <tcf:enumItem description="Not implemented, or hardware supports only the Default NaN mode." name="Not_implemented_or_hardware_supports_only_the_Default_NaN_mode" number="0"/>
    <tcf:enumItem description="Hardware supports propagation of NaN values." name="Hardware_supports_propagation_of_NaN_values" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR1_FPFtZ">
    <tcf:enumItem description="Not implemented, or hardware supports only the Flush-to-Zero mode of operation." name="Not_implemented_or_hardware_supports_only_the_Flush_to_Zero_mode_of_operation" number="0"/>
    <tcf:enumItem description="Hardware supports full denormalized number arithmetic." name="Hardware_supports_full_denormalized_number_arithmetic" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR2_FPMisc">
    <tcf:enumItem description="Not implemented, or no support for miscellaneous features." name="Not_implemented_or_no_support_for_miscellaneous_features" number="0"/>
    <tcf:enumItem description="Support for Floating-point selection." name="Support_for_Floating_point_selection" number="1"/>
    <tcf:enumItem description="As 0001, and Floating-point Conversion to Integer with Directed Rounding modes." name="As_0001_and_Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="2"/>
    <tcf:enumItem description="As 0010, and Floating-point Round to Integral Floating-point." name="As_0010_and_Floating_point_Round_to_Integral_Floating_point" number="3"/>
    <tcf:enumItem description="As 0011, and Floating-point MaxNum and MinNum." name="As_0011_and_Floating_point_MaxNum_and_MinNum" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MVFR2_SIMDMisc">
    <tcf:enumItem description="Not implemented, or no support for miscellaneous features." name="Not_implemented_or_no_support_for_miscellaneous_features" number="0"/>
    <tcf:enumItem description="Floating-point Conversion to Integer with Directed Rounding modes." name="Floating_point_Conversion_to_Integer_with_Directed_Rounding_modes" number="1"/>
    <tcf:enumItem description="As 0001, and Floating-point Round to Integral Floating-point." name="As_0001_and_Floating_point_Round_to_Integral_Floating_point" number="2"/>
    <tcf:enumItem description="As 0010, and Floating-point MaxNum and MinNum." name="As_0010_and_Floating_point_MaxNum_and_MinNum" number="3"/>
  </tcf:enumeration>
</register_list>
