// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "12/12/2019 12:48:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 us/ 1 ps

module KS_algorithm (
	Clk,
	Reset,
	pluck,
	data_over,
	stringlen,
	sample_out);
input 	reg Clk ;
input 	reg Reset ;
input 	reg pluck ;
input 	reg data_over ;
input 	logic [9:0] stringlen ;
output 	logic [15:0] sample_out ;

// Design Ports Information
// sample_out[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[14]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sample_out[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_over	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pluck	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[1]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stringlen[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SynthesizerFinal_v.sdo");
// synopsys translate_on

wire \sample_out[0]~output_o ;
wire \sample_out[1]~output_o ;
wire \sample_out[2]~output_o ;
wire \sample_out[3]~output_o ;
wire \sample_out[4]~output_o ;
wire \sample_out[5]~output_o ;
wire \sample_out[6]~output_o ;
wire \sample_out[7]~output_o ;
wire \sample_out[8]~output_o ;
wire \sample_out[9]~output_o ;
wire \sample_out[10]~output_o ;
wire \sample_out[11]~output_o ;
wire \sample_out[12]~output_o ;
wire \sample_out[13]~output_o ;
wire \sample_out[14]~output_o ;
wire \sample_out[15]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \randomNum|sreg~7_combout ;
wire \randomNum|sreg~6_combout ;
wire \randomNum|sreg~5_combout ;
wire \randomNum|sreg~4_combout ;
wire \randomNum|sreg~3_combout ;
wire \randomNum|sreg~2_combout ;
wire \randomNum|sreg~1_combout ;
wire \randomNum|sreg~0_combout ;
wire \data_over~input_o ;
wire \state~24_combout ;
wire \state.UPDATEPTR1~q ;
wire \Selector9~0_combout ;
wire \state.WAIT1~q ;
wire \pluck~input_o ;
wire \Selector10~0_combout ;
wire \state.WAIT2~q ;
wire \Selector2~0_combout ;
wire \state~22_combout ;
wire \state~23_combout ;
wire \state.HOLD~q ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Add0~0_combout ;
wire \Selector20~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Selector19~0_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Selector18~0_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Selector17~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Selector16~0_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Selector15~0_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Selector14~0_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Selector13~0_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Selector12~0_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \stringlen[9]~input_o ;
wire \stringlen[8]~input_o ;
wire \stringlen[7]~input_o ;
wire \stringlen[6]~input_o ;
wire \stringlen[5]~input_o ;
wire \stringlen[4]~input_o ;
wire \stringlen[3]~input_o ;
wire \stringlen[2]~input_o ;
wire \stringlen[1]~input_o ;
wire \stringlen[0]~input_o ;
wire \LessThan0~23_cout ;
wire \LessThan0~25_cout ;
wire \LessThan0~27_cout ;
wire \LessThan0~29_cout ;
wire \LessThan0~31_cout ;
wire \LessThan0~33_cout ;
wire \LessThan0~35_cout ;
wire \LessThan0~37_cout ;
wire \LessThan0~39_cout ;
wire \LessThan0~40_combout ;
wire \Selector1~0_combout ;
wire \state.INITIALIZE~q ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~15_cout ;
wire \LessThan0~17_cout ;
wire \LessThan0~19_cout ;
wire \LessThan0~20_combout ;
wire \Selector2~1_combout ;
wire \state.LOADA~q ;
wire \state~20_combout ;
wire \state.LOADA2~q ;
wire \state~18_combout ;
wire \state.LOADB~q ;
wire \state~19_combout ;
wire \state.LOADB2~q ;
wire \state~17_combout ;
wire \state.CALCULATE~q ;
wire \state~21_combout ;
wire \state.UPDATEPTR2~q ;
wire \PTRAreg|Q[0]~10_combout ;
wire \PTRAreg|Q[8]~29 ;
wire \PTRAreg|Q[9]~30_combout ;
wire \PTRAreg|Q[3]~13_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~5_combout ;
wire \PTRAreg|Q[3]~12_combout ;
wire \PTRAreg|Q[0]~11 ;
wire \PTRAreg|Q[1]~14_combout ;
wire \PTRAreg|Q[1]~15 ;
wire \PTRAreg|Q[2]~16_combout ;
wire \PTRAreg|Q[2]~17 ;
wire \PTRAreg|Q[3]~18_combout ;
wire \PTRAreg|Q[3]~19 ;
wire \PTRAreg|Q[4]~20_combout ;
wire \PTRAreg|Q[4]~21 ;
wire \PTRAreg|Q[5]~22_combout ;
wire \PTRAreg|Q[5]~23 ;
wire \PTRAreg|Q[6]~24_combout ;
wire \PTRAreg|Q[6]~25 ;
wire \PTRAreg|Q[7]~26_combout ;
wire \PTRAreg|Q[7]~27 ;
wire \PTRAreg|Q[8]~28_combout ;
wire \Selector22~0_combout ;
wire \PTRBreg|Q~9_combout ;
wire \PTRBreg|Q[0]~1_combout ;
wire \WideOr36~0_combout ;
wire \WideOr36~1_combout ;
wire \Selector47~0_combout ;
wire \PTRBreg|Q~10_combout ;
wire \Selector46~0_combout ;
wire \Selector21~0_combout ;
wire \delayLine|mem~5_combout ;
wire \wren~combout ;
wire \PTRBreg|Q~5_combout ;
wire \Selector51~0_combout ;
wire \PTRBreg|Q~6_combout ;
wire \Selector50~0_combout ;
wire \Selector26~0_combout ;
wire \Selector25~0_combout ;
wire \delayLine|mem_rtl_0_bypass[11]~feeder_combout ;
wire \delayLine|mem~2_combout ;
wire \PTRBreg|Q~3_combout ;
wire \Selector53~0_combout ;
wire \Selector27~0_combout ;
wire \Selector28~0_combout ;
wire \PTRBreg|Q~4_combout ;
wire \Selector52~0_combout ;
wire \delayLine|mem~1_combout ;
wire \Selector29~0_combout ;
wire \PTRBreg|Q~2_combout ;
wire \Selector54~0_combout ;
wire \delayLine|mem_rtl_0_bypass[4]~feeder_combout ;
wire \Selector30~0_combout ;
wire \PTRBreg|Q~0_combout ;
wire \Selector55~0_combout ;
wire \delayLine|mem~0_combout ;
wire \PTRBreg|Q~7_combout ;
wire \Selector49~0_combout ;
wire \Selector23~0_combout ;
wire \Selector24~0_combout ;
wire \PTRBreg|Q~8_combout ;
wire \Selector48~0_combout ;
wire \delayLine|mem~3_combout ;
wire \delayLine|mem~4_combout ;
wire \delayLine|mem~6_combout ;
wire \Areg|Q[15]~feeder_combout ;
wire \Areg|Q[15]~1_combout ;
wire \Breg|Q[13]~feeder_combout ;
wire \Breg|Q[15]~0_combout ;
wire \Breg|Q[12]~feeder_combout ;
wire \Areg|Q[10]~feeder_combout ;
wire \Breg|Q[9]~feeder_combout ;
wire \Breg|Q[7]~feeder_combout ;
wire \Breg|Q[5]~feeder_combout ;
wire \Breg|Q[4]~feeder_combout ;
wire \Breg|Q[2]~feeder_combout ;
wire \sample|Q[0]~17 ;
wire \sample|Q[1]~20 ;
wire \sample|Q[2]~22 ;
wire \sample|Q[3]~24 ;
wire \sample|Q[4]~26 ;
wire \sample|Q[5]~28 ;
wire \sample|Q[6]~30 ;
wire \sample|Q[7]~32 ;
wire \sample|Q[8]~34 ;
wire \sample|Q[9]~36 ;
wire \sample|Q[10]~38 ;
wire \sample|Q[11]~40 ;
wire \sample|Q[12]~42 ;
wire \sample|Q[13]~44 ;
wire \sample|Q[14]~46 ;
wire \sample|Q[15]~47_combout ;
wire \sample|Q[0]~18_combout ;
wire \Selector31~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \delayLine|mem~21_combout ;
wire \WideOr36~combout ;
wire \delayLine|rden_reg~q ;
wire \Areg|Q~15_combout ;
wire \sample|Q[14]~45_combout ;
wire \Selector32~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \delayLine|mem~20_combout ;
wire \Areg|Q~14_combout ;
wire \Breg|Q[14]~feeder_combout ;
wire \sample|Q[13]~43_combout ;
wire \Selector33~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \delayLine|mem~19_combout ;
wire \Areg|Q~13_combout ;
wire \sample|Q[12]~41_combout ;
wire \dl_in[12]~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \delayLine|mem~18_combout ;
wire \Areg|Q~12_combout ;
wire \sample|Q[11]~39_combout ;
wire \Selector34~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \delayLine|mem~17_combout ;
wire \Areg|Q~11_combout ;
wire \Areg|Q[11]~feeder_combout ;
wire \sample|Q[10]~37_combout ;
wire \Selector35~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \delayLine|mem~16_combout ;
wire \Areg|Q~10_combout ;
wire \Breg|Q[10]~feeder_combout ;
wire \sample|Q[9]~35_combout ;
wire \Selector36~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \delayLine|mem~15_combout ;
wire \Areg|Q~9_combout ;
wire \sample|Q[8]~33_combout ;
wire \Selector37~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \delayLine|mem~14_combout ;
wire \Areg|Q~8_combout ;
wire \Breg|Q[8]~feeder_combout ;
wire \sample|Q[7]~31_combout ;
wire \Selector38~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \delayLine|mem~13_combout ;
wire \Areg|Q~7_combout ;
wire \sample|Q[6]~29_combout ;
wire \Selector39~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \delayLine|mem~12_combout ;
wire \Areg|Q~6_combout ;
wire \Breg|Q[6]~feeder_combout ;
wire \sample|Q[5]~27_combout ;
wire \Selector40~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \delayLine|mem~11_combout ;
wire \Areg|Q~5_combout ;
wire \sample|Q[4]~25_combout ;
wire \Selector41~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \delayLine|mem~10_combout ;
wire \Areg|Q~4_combout ;
wire \sample|Q[3]~23_combout ;
wire \Selector42~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \delayLine|mem~9_combout ;
wire \Areg|Q~3_combout ;
wire \Breg|Q[3]~feeder_combout ;
wire \sample|Q[2]~21_combout ;
wire \Selector43~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \delayLine|mem~8_combout ;
wire \Areg|Q~2_combout ;
wire \sample|Q[1]~19_combout ;
wire \Selector44~0_combout ;
wire \delayLine|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \delayLine|mem~7_combout ;
wire \Areg|Q~0_combout ;
wire \Breg|Q[1]~feeder_combout ;
wire \sample|Q[0]~16_combout ;
wire [15:0] \delayLine|q ;
wire [15:0] \Areg|Q ;
wire [15:0] \sample|Q ;
wire [15:0] \PTRAreg|Q ;
wire [0:35] \delayLine|mem_rtl_0_bypass ;
wire [15:0] \Breg|Q ;
wire [7:0] \randomNum|sreg ;
wire [9:0] count;
wire [15:0] \PTRBreg|Q ;

wire [8:0] \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \delayLine|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a1  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a2  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a3  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a4  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a5  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a6  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a7  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a8  = \delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \delayLine|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a10  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a11  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a12  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a13  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \delayLine|mem_rtl_0|auto_generated|ram_block1a14  = \delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \sample_out[0]~output (
	.i(\sample|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[0]~output .bus_hold = "false";
defparam \sample_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \sample_out[1]~output (
	.i(\sample|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[1]~output .bus_hold = "false";
defparam \sample_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \sample_out[2]~output (
	.i(\sample|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[2]~output .bus_hold = "false";
defparam \sample_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \sample_out[3]~output (
	.i(\sample|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[3]~output .bus_hold = "false";
defparam \sample_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \sample_out[4]~output (
	.i(\sample|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[4]~output .bus_hold = "false";
defparam \sample_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \sample_out[5]~output (
	.i(\sample|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[5]~output .bus_hold = "false";
defparam \sample_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \sample_out[6]~output (
	.i(\sample|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[6]~output .bus_hold = "false";
defparam \sample_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \sample_out[7]~output (
	.i(\sample|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[7]~output .bus_hold = "false";
defparam \sample_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \sample_out[8]~output (
	.i(\sample|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[8]~output .bus_hold = "false";
defparam \sample_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \sample_out[9]~output (
	.i(\sample|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[9]~output .bus_hold = "false";
defparam \sample_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \sample_out[10]~output (
	.i(\sample|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[10]~output .bus_hold = "false";
defparam \sample_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \sample_out[11]~output (
	.i(\sample|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[11]~output .bus_hold = "false";
defparam \sample_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \sample_out[12]~output (
	.i(\sample|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[12]~output .bus_hold = "false";
defparam \sample_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \sample_out[13]~output (
	.i(\sample|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[13]~output .bus_hold = "false";
defparam \sample_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \sample_out[14]~output (
	.i(\sample|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[14]~output .bus_hold = "false";
defparam \sample_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \sample_out[15]~output (
	.i(\sample|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sample_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sample_out[15]~output .bus_hold = "false";
defparam \sample_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N12
cycloneive_lcell_comb \randomNum|sreg~7 (
// Equation(s):
// \randomNum|sreg~7_combout  = (!\randomNum|sreg [0] & !\Reset~input_o )

	.dataa(gnd),
	.datab(\randomNum|sreg [0]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\randomNum|sreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~7 .lut_mask = 16'h0033;
defparam \randomNum|sreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N13
dffeas \randomNum|sreg[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[7] .is_wysiwyg = "true";
defparam \randomNum|sreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N22
cycloneive_lcell_comb \randomNum|sreg~6 (
// Equation(s):
// \randomNum|sreg~6_combout  = (\randomNum|sreg [7] & !\Reset~input_o )

	.dataa(\randomNum|sreg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\randomNum|sreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~6 .lut_mask = 16'h00AA;
defparam \randomNum|sreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N23
dffeas \randomNum|sreg[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[6] .is_wysiwyg = "true";
defparam \randomNum|sreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N16
cycloneive_lcell_comb \randomNum|sreg~5 (
// Equation(s):
// \randomNum|sreg~5_combout  = \randomNum|sreg [6] $ (!\randomNum|sreg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\randomNum|sreg [6]),
	.datad(\randomNum|sreg [0]),
	.cin(gnd),
	.combout(\randomNum|sreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~5 .lut_mask = 16'hF00F;
defparam \randomNum|sreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N17
dffeas \randomNum|sreg[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[5] .is_wysiwyg = "true";
defparam \randomNum|sreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N30
cycloneive_lcell_comb \randomNum|sreg~4 (
// Equation(s):
// \randomNum|sreg~4_combout  = \randomNum|sreg [5] $ (!\randomNum|sreg [0])

	.dataa(gnd),
	.datab(\randomNum|sreg [5]),
	.datac(gnd),
	.datad(\randomNum|sreg [0]),
	.cin(gnd),
	.combout(\randomNum|sreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~4 .lut_mask = 16'hCC33;
defparam \randomNum|sreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N31
dffeas \randomNum|sreg[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[4] .is_wysiwyg = "true";
defparam \randomNum|sreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N20
cycloneive_lcell_comb \randomNum|sreg~3 (
// Equation(s):
// \randomNum|sreg~3_combout  = (\randomNum|sreg [4] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\randomNum|sreg [4]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\randomNum|sreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~3 .lut_mask = 16'h00F0;
defparam \randomNum|sreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N21
dffeas \randomNum|sreg[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[3] .is_wysiwyg = "true";
defparam \randomNum|sreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N8
cycloneive_lcell_comb \randomNum|sreg~2 (
// Equation(s):
// \randomNum|sreg~2_combout  = \randomNum|sreg [3] $ (!\randomNum|sreg [0])

	.dataa(gnd),
	.datab(\randomNum|sreg [3]),
	.datac(gnd),
	.datad(\randomNum|sreg [0]),
	.cin(gnd),
	.combout(\randomNum|sreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~2 .lut_mask = 16'hCC33;
defparam \randomNum|sreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N9
dffeas \randomNum|sreg[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[2] .is_wysiwyg = "true";
defparam \randomNum|sreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N24
cycloneive_lcell_comb \randomNum|sreg~1 (
// Equation(s):
// \randomNum|sreg~1_combout  = (\randomNum|sreg [2] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\randomNum|sreg [2]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\randomNum|sreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~1 .lut_mask = 16'h00F0;
defparam \randomNum|sreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N25
dffeas \randomNum|sreg[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[1] .is_wysiwyg = "true";
defparam \randomNum|sreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N0
cycloneive_lcell_comb \randomNum|sreg~0 (
// Equation(s):
// \randomNum|sreg~0_combout  = (!\randomNum|sreg [1] & !\Reset~input_o )

	.dataa(gnd),
	.datab(\randomNum|sreg [1]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\randomNum|sreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \randomNum|sreg~0 .lut_mask = 16'h0033;
defparam \randomNum|sreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N1
dffeas \randomNum|sreg[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\randomNum|sreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\randomNum|sreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \randomNum|sreg[0] .is_wysiwyg = "true";
defparam \randomNum|sreg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \data_over~input (
	.i(data_over),
	.ibar(gnd),
	.o(\data_over~input_o ));
// synopsys translate_off
defparam \data_over~input .bus_hold = "false";
defparam \data_over~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N6
cycloneive_lcell_comb \state~24 (
// Equation(s):
// \state~24_combout  = (\state.UPDATEPTR2~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~24_combout ),
	.cout());
// synopsys translate_off
defparam \state~24 .lut_mask = 16'h00F0;
defparam \state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y70_N7
dffeas \state.UPDATEPTR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UPDATEPTR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UPDATEPTR1 .is_wysiwyg = "true";
defparam \state.UPDATEPTR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N10
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\state.UPDATEPTR1~q ) # ((\state.WAIT1~q  & !\data_over~input_o ))

	.dataa(gnd),
	.datab(\state.UPDATEPTR1~q ),
	.datac(\state.WAIT1~q ),
	.datad(\data_over~input_o ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hCCFC;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N11
dffeas \state.WAIT1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT1 .is_wysiwyg = "true";
defparam \state.WAIT1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N22
cycloneive_io_ibuf \pluck~input (
	.i(pluck),
	.ibar(gnd),
	.o(\pluck~input_o ));
// synopsys translate_off
defparam \pluck~input .bus_hold = "false";
defparam \pluck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N28
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\data_over~input_o  & ((\state.WAIT1~q ) # ((\state.WAIT2~q  & !\pluck~input_o ))))

	.dataa(\state.WAIT1~q ),
	.datab(\data_over~input_o ),
	.datac(\state.WAIT2~q ),
	.datad(\pluck~input_o ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h88C8;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N29
dffeas \state.WAIT2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT2 .is_wysiwyg = "true";
defparam \state.WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N26
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\data_over~input_o  & \state.WAIT2~q )

	.dataa(gnd),
	.datab(\data_over~input_o ),
	.datac(gnd),
	.datad(\state.WAIT2~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h3300;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N18
cycloneive_lcell_comb \state~22 (
// Equation(s):
// \state~22_combout  = (\Reset~input_o ) # ((\data_over~input_o  & (\pluck~input_o  & \state.WAIT2~q )))

	.dataa(\Reset~input_o ),
	.datab(\data_over~input_o ),
	.datac(\pluck~input_o ),
	.datad(\state.WAIT2~q ),
	.cin(gnd),
	.combout(\state~22_combout ),
	.cout());
// synopsys translate_off
defparam \state~22 .lut_mask = 16'hEAAA;
defparam \state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N2
cycloneive_lcell_comb \state~23 (
// Equation(s):
// \state~23_combout  = (!\state~22_combout  & ((\state.HOLD~q ) # (\pluck~input_o )))

	.dataa(gnd),
	.datab(\state~22_combout ),
	.datac(\state.HOLD~q ),
	.datad(\pluck~input_o ),
	.cin(gnd),
	.combout(\state~23_combout ),
	.cout());
// synopsys translate_off
defparam \state~23 .lut_mask = 16'h3330;
defparam \state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N3
dffeas \state.HOLD (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.HOLD .is_wysiwyg = "true";
defparam \state.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N2
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\state.INITIALIZE~q  & \Add0~18_combout )

	.dataa(gnd),
	.datab(\state.INITIALIZE~q ),
	.datac(\Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hC0C0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N28
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\state.INITIALIZE~q ) # (!\state.HOLD~q )

	.dataa(gnd),
	.datab(\state.INITIALIZE~q ),
	.datac(\state.HOLD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hCFCF;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N3
dffeas \count[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N8
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = count[0] $ (VCC)
// \Add0~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N30
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\state.INITIALIZE~q  & \Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.INITIALIZE~q ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF000;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N9
dffeas \count[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N10
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[1] & (!\Add0~1 )) # (!count[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[1]))

	.dataa(count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N6
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\Add0~2_combout  & \state.INITIALIZE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~2_combout ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hF000;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N7
dffeas \count[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N12
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[2] & (\Add0~3  $ (GND))) # (!count[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N28
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Add0~4_combout  & \state.INITIALIZE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~4_combout ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hF000;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N29
dffeas \count[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N14
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[3] & (!\Add0~5 )) # (!count[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[3]))

	.dataa(gnd),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N2
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\Add0~6_combout  & \state.INITIALIZE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~6_combout ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hF000;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N3
dffeas \count[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N16
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (count[4] & (\Add0~7  $ (GND))) # (!count[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((count[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N4
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\state.INITIALIZE~q  & \Add0~8_combout )

	.dataa(\state.INITIALIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hAA00;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N5
dffeas \count[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N18
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (count[5] & (!\Add0~9 )) # (!count[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!count[5]))

	.dataa(count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N30
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state.INITIALIZE~q  & \Add0~10_combout )

	.dataa(\state.INITIALIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hAA00;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N31
dffeas \count[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N20
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (count[6] & (\Add0~11  $ (GND))) # (!count[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((count[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N0
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state.INITIALIZE~q  & \Add0~12_combout )

	.dataa(\state.INITIALIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hAA00;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N1
dffeas \count[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N22
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (count[7] & (!\Add0~13 )) # (!count[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!count[7]))

	.dataa(gnd),
	.datab(count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N26
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\state.INITIALIZE~q  & \Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.INITIALIZE~q ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hF000;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N27
dffeas \count[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N24
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (count[8] & (\Add0~15  $ (GND))) # (!count[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((count[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N0
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.INITIALIZE~q  & \Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.INITIALIZE~q ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF000;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N1
dffeas \count[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N26
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = \Add0~17  $ (count[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count[9]),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h0FF0;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \stringlen[9]~input (
	.i(stringlen[9]),
	.ibar(gnd),
	.o(\stringlen[9]~input_o ));
// synopsys translate_off
defparam \stringlen[9]~input .bus_hold = "false";
defparam \stringlen[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \stringlen[8]~input (
	.i(stringlen[8]),
	.ibar(gnd),
	.o(\stringlen[8]~input_o ));
// synopsys translate_off
defparam \stringlen[8]~input .bus_hold = "false";
defparam \stringlen[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \stringlen[7]~input (
	.i(stringlen[7]),
	.ibar(gnd),
	.o(\stringlen[7]~input_o ));
// synopsys translate_off
defparam \stringlen[7]~input .bus_hold = "false";
defparam \stringlen[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \stringlen[6]~input (
	.i(stringlen[6]),
	.ibar(gnd),
	.o(\stringlen[6]~input_o ));
// synopsys translate_off
defparam \stringlen[6]~input .bus_hold = "false";
defparam \stringlen[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \stringlen[5]~input (
	.i(stringlen[5]),
	.ibar(gnd),
	.o(\stringlen[5]~input_o ));
// synopsys translate_off
defparam \stringlen[5]~input .bus_hold = "false";
defparam \stringlen[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \stringlen[4]~input (
	.i(stringlen[4]),
	.ibar(gnd),
	.o(\stringlen[4]~input_o ));
// synopsys translate_off
defparam \stringlen[4]~input .bus_hold = "false";
defparam \stringlen[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \stringlen[3]~input (
	.i(stringlen[3]),
	.ibar(gnd),
	.o(\stringlen[3]~input_o ));
// synopsys translate_off
defparam \stringlen[3]~input .bus_hold = "false";
defparam \stringlen[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \stringlen[2]~input (
	.i(stringlen[2]),
	.ibar(gnd),
	.o(\stringlen[2]~input_o ));
// synopsys translate_off
defparam \stringlen[2]~input .bus_hold = "false";
defparam \stringlen[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \stringlen[1]~input (
	.i(stringlen[1]),
	.ibar(gnd),
	.o(\stringlen[1]~input_o ));
// synopsys translate_off
defparam \stringlen[1]~input .bus_hold = "false";
defparam \stringlen[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \stringlen[0]~input (
	.i(stringlen[0]),
	.ibar(gnd),
	.o(\stringlen[0]~input_o ));
// synopsys translate_off
defparam \stringlen[0]~input .bus_hold = "false";
defparam \stringlen[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N6
cycloneive_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_cout  = CARRY((!\Add0~0_combout  & \stringlen[0]~input_o ))

	.dataa(\Add0~0_combout ),
	.datab(\stringlen[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~23_cout ));
// synopsys translate_off
defparam \LessThan0~23 .lut_mask = 16'h0044;
defparam \LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N8
cycloneive_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_cout  = CARRY((\Add0~2_combout  & ((!\LessThan0~23_cout ) # (!\stringlen[1]~input_o ))) # (!\Add0~2_combout  & (!\stringlen[1]~input_o  & !\LessThan0~23_cout )))

	.dataa(\Add0~2_combout ),
	.datab(\stringlen[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~23_cout ),
	.combout(),
	.cout(\LessThan0~25_cout ));
// synopsys translate_off
defparam \LessThan0~25 .lut_mask = 16'h002B;
defparam \LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N10
cycloneive_lcell_comb \LessThan0~27 (
// Equation(s):
// \LessThan0~27_cout  = CARRY((\Add0~4_combout  & (\stringlen[2]~input_o  & !\LessThan0~25_cout )) # (!\Add0~4_combout  & ((\stringlen[2]~input_o ) # (!\LessThan0~25_cout ))))

	.dataa(\Add0~4_combout ),
	.datab(\stringlen[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~25_cout ),
	.combout(),
	.cout(\LessThan0~27_cout ));
// synopsys translate_off
defparam \LessThan0~27 .lut_mask = 16'h004D;
defparam \LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N12
cycloneive_lcell_comb \LessThan0~29 (
// Equation(s):
// \LessThan0~29_cout  = CARRY((\Add0~6_combout  & ((!\LessThan0~27_cout ) # (!\stringlen[3]~input_o ))) # (!\Add0~6_combout  & (!\stringlen[3]~input_o  & !\LessThan0~27_cout )))

	.dataa(\Add0~6_combout ),
	.datab(\stringlen[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~27_cout ),
	.combout(),
	.cout(\LessThan0~29_cout ));
// synopsys translate_off
defparam \LessThan0~29 .lut_mask = 16'h002B;
defparam \LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N14
cycloneive_lcell_comb \LessThan0~31 (
// Equation(s):
// \LessThan0~31_cout  = CARRY((\Add0~8_combout  & (\stringlen[4]~input_o  & !\LessThan0~29_cout )) # (!\Add0~8_combout  & ((\stringlen[4]~input_o ) # (!\LessThan0~29_cout ))))

	.dataa(\Add0~8_combout ),
	.datab(\stringlen[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~29_cout ),
	.combout(),
	.cout(\LessThan0~31_cout ));
// synopsys translate_off
defparam \LessThan0~31 .lut_mask = 16'h004D;
defparam \LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N16
cycloneive_lcell_comb \LessThan0~33 (
// Equation(s):
// \LessThan0~33_cout  = CARRY((\stringlen[5]~input_o  & (\Add0~10_combout  & !\LessThan0~31_cout )) # (!\stringlen[5]~input_o  & ((\Add0~10_combout ) # (!\LessThan0~31_cout ))))

	.dataa(\stringlen[5]~input_o ),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~31_cout ),
	.combout(),
	.cout(\LessThan0~33_cout ));
// synopsys translate_off
defparam \LessThan0~33 .lut_mask = 16'h004D;
defparam \LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N18
cycloneive_lcell_comb \LessThan0~35 (
// Equation(s):
// \LessThan0~35_cout  = CARRY((\stringlen[6]~input_o  & ((!\LessThan0~33_cout ) # (!\Add0~12_combout ))) # (!\stringlen[6]~input_o  & (!\Add0~12_combout  & !\LessThan0~33_cout )))

	.dataa(\stringlen[6]~input_o ),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~33_cout ),
	.combout(),
	.cout(\LessThan0~35_cout ));
// synopsys translate_off
defparam \LessThan0~35 .lut_mask = 16'h002B;
defparam \LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N20
cycloneive_lcell_comb \LessThan0~37 (
// Equation(s):
// \LessThan0~37_cout  = CARRY((\stringlen[7]~input_o  & (\Add0~14_combout  & !\LessThan0~35_cout )) # (!\stringlen[7]~input_o  & ((\Add0~14_combout ) # (!\LessThan0~35_cout ))))

	.dataa(\stringlen[7]~input_o ),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~35_cout ),
	.combout(),
	.cout(\LessThan0~37_cout ));
// synopsys translate_off
defparam \LessThan0~37 .lut_mask = 16'h004D;
defparam \LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N22
cycloneive_lcell_comb \LessThan0~39 (
// Equation(s):
// \LessThan0~39_cout  = CARRY((\stringlen[8]~input_o  & ((!\LessThan0~37_cout ) # (!\Add0~16_combout ))) # (!\stringlen[8]~input_o  & (!\Add0~16_combout  & !\LessThan0~37_cout )))

	.dataa(\stringlen[8]~input_o ),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~37_cout ),
	.combout(),
	.cout(\LessThan0~39_cout ));
// synopsys translate_off
defparam \LessThan0~39 .lut_mask = 16'h002B;
defparam \LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N24
cycloneive_lcell_comb \LessThan0~40 (
// Equation(s):
// \LessThan0~40_combout  = (\Add0~18_combout  & (\LessThan0~39_cout  & \stringlen[9]~input_o )) # (!\Add0~18_combout  & ((\LessThan0~39_cout ) # (\stringlen[9]~input_o )))

	.dataa(\Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\stringlen[9]~input_o ),
	.cin(\LessThan0~39_cout ),
	.combout(\LessThan0~40_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~40 .lut_mask = 16'hF550;
defparam \LessThan0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N4
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\pluck~input_o  & (((\state.INITIALIZE~q )) # (!\state.HOLD~q ))) # (!\pluck~input_o  & (((\state.INITIALIZE~q  & \LessThan0~40_combout ))))

	.dataa(\pluck~input_o ),
	.datab(\state.HOLD~q ),
	.datac(\state.INITIALIZE~q ),
	.datad(\LessThan0~40_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF2A2;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N5
dffeas \state.INITIALIZE (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INITIALIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INITIALIZE .is_wysiwyg = "true";
defparam \state.INITIALIZE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N10
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((!\Add0~0_combout  & \stringlen[0]~input_o ))

	.dataa(\Add0~0_combout ),
	.datab(\stringlen[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0044;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N12
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\stringlen[1]~input_o  & (\Add0~2_combout  & !\LessThan0~3_cout )) # (!\stringlen[1]~input_o  & ((\Add0~2_combout ) # (!\LessThan0~3_cout ))))

	.dataa(\stringlen[1]~input_o ),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h004D;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N14
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\stringlen[2]~input_o  & ((!\LessThan0~5_cout ) # (!\Add0~4_combout ))) # (!\stringlen[2]~input_o  & (!\Add0~4_combout  & !\LessThan0~5_cout )))

	.dataa(\stringlen[2]~input_o ),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h002B;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N16
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\Add0~6_combout  & ((!\LessThan0~7_cout ) # (!\stringlen[3]~input_o ))) # (!\Add0~6_combout  & (!\stringlen[3]~input_o  & !\LessThan0~7_cout )))

	.dataa(\Add0~6_combout ),
	.datab(\stringlen[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h002B;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N18
cycloneive_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\Add0~8_combout  & (\stringlen[4]~input_o  & !\LessThan0~9_cout )) # (!\Add0~8_combout  & ((\stringlen[4]~input_o ) # (!\LessThan0~9_cout ))))

	.dataa(\Add0~8_combout ),
	.datab(\stringlen[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h004D;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N20
cycloneive_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\stringlen[5]~input_o  & (\Add0~10_combout  & !\LessThan0~11_cout )) # (!\stringlen[5]~input_o  & ((\Add0~10_combout ) # (!\LessThan0~11_cout ))))

	.dataa(\stringlen[5]~input_o ),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h004D;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N22
cycloneive_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_cout  = CARRY((\Add0~12_combout  & (\stringlen[6]~input_o  & !\LessThan0~13_cout )) # (!\Add0~12_combout  & ((\stringlen[6]~input_o ) # (!\LessThan0~13_cout ))))

	.dataa(\Add0~12_combout ),
	.datab(\stringlen[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~13_cout ),
	.combout(),
	.cout(\LessThan0~15_cout ));
// synopsys translate_off
defparam \LessThan0~15 .lut_mask = 16'h004D;
defparam \LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N24
cycloneive_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_cout  = CARRY((\Add0~14_combout  & ((!\LessThan0~15_cout ) # (!\stringlen[7]~input_o ))) # (!\Add0~14_combout  & (!\stringlen[7]~input_o  & !\LessThan0~15_cout )))

	.dataa(\Add0~14_combout ),
	.datab(\stringlen[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~15_cout ),
	.combout(),
	.cout(\LessThan0~17_cout ));
// synopsys translate_off
defparam \LessThan0~17 .lut_mask = 16'h002B;
defparam \LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N26
cycloneive_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_cout  = CARRY((\Add0~16_combout  & (\stringlen[8]~input_o  & !\LessThan0~17_cout )) # (!\Add0~16_combout  & ((\stringlen[8]~input_o ) # (!\LessThan0~17_cout ))))

	.dataa(\Add0~16_combout ),
	.datab(\stringlen[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~17_cout ),
	.combout(),
	.cout(\LessThan0~19_cout ));
// synopsys translate_off
defparam \LessThan0~19 .lut_mask = 16'h004D;
defparam \LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N28
cycloneive_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = (\stringlen[9]~input_o  & ((\LessThan0~19_cout ) # (!\Add0~18_combout ))) # (!\stringlen[9]~input_o  & (\LessThan0~19_cout  & !\Add0~18_combout ))

	.dataa(\stringlen[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~18_combout ),
	.cin(\LessThan0~19_cout ),
	.combout(\LessThan0~20_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~20 .lut_mask = 16'hA0FA;
defparam \LessThan0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N0
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((!\pluck~input_o  & (\state.INITIALIZE~q  & !\LessThan0~20_combout )))

	.dataa(\Selector2~0_combout ),
	.datab(\pluck~input_o ),
	.datac(\state.INITIALIZE~q ),
	.datad(\LessThan0~20_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hAABA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N1
dffeas \state.LOADA (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LOADA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LOADA .is_wysiwyg = "true";
defparam \state.LOADA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N14
cycloneive_lcell_comb \state~20 (
// Equation(s):
// \state~20_combout  = (\state.LOADA~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LOADA~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~20_combout ),
	.cout());
// synopsys translate_off
defparam \state~20 .lut_mask = 16'h00F0;
defparam \state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N15
dffeas \state.LOADA2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LOADA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LOADA2 .is_wysiwyg = "true";
defparam \state.LOADA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N8
cycloneive_lcell_comb \state~18 (
// Equation(s):
// \state~18_combout  = (\state.LOADA2~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LOADA2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~18_combout ),
	.cout());
// synopsys translate_off
defparam \state~18 .lut_mask = 16'h00F0;
defparam \state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N9
dffeas \state.LOADB (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LOADB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LOADB .is_wysiwyg = "true";
defparam \state.LOADB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N2
cycloneive_lcell_comb \state~19 (
// Equation(s):
// \state~19_combout  = (\state.LOADB~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.LOADB~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~19_combout ),
	.cout());
// synopsys translate_off
defparam \state~19 .lut_mask = 16'h00F0;
defparam \state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N3
dffeas \state.LOADB2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.LOADB2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.LOADB2 .is_wysiwyg = "true";
defparam \state.LOADB2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N24
cycloneive_lcell_comb \state~17 (
// Equation(s):
// \state~17_combout  = (\state.LOADB2~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\state.LOADB2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~17_combout ),
	.cout());
// synopsys translate_off
defparam \state~17 .lut_mask = 16'h00CC;
defparam \state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N25
dffeas \state.CALCULATE (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.CALCULATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.CALCULATE .is_wysiwyg = "true";
defparam \state.CALCULATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N6
cycloneive_lcell_comb \state~21 (
// Equation(s):
// \state~21_combout  = (\state.CALCULATE~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\state.CALCULATE~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state~21_combout ),
	.cout());
// synopsys translate_off
defparam \state~21 .lut_mask = 16'h00CC;
defparam \state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N7
dffeas \state.UPDATEPTR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.UPDATEPTR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.UPDATEPTR2 .is_wysiwyg = "true";
defparam \state.UPDATEPTR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N12
cycloneive_lcell_comb \PTRAreg|Q[0]~10 (
// Equation(s):
// \PTRAreg|Q[0]~10_combout  = \PTRAreg|Q [0] $ (VCC)
// \PTRAreg|Q[0]~11  = CARRY(\PTRAreg|Q [0])

	.dataa(\PTRAreg|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PTRAreg|Q[0]~10_combout ),
	.cout(\PTRAreg|Q[0]~11 ));
// synopsys translate_off
defparam \PTRAreg|Q[0]~10 .lut_mask = 16'h55AA;
defparam \PTRAreg|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N28
cycloneive_lcell_comb \PTRAreg|Q[8]~28 (
// Equation(s):
// \PTRAreg|Q[8]~28_combout  = (\PTRAreg|Q [8] & (\PTRAreg|Q[7]~27  $ (GND))) # (!\PTRAreg|Q [8] & (!\PTRAreg|Q[7]~27  & VCC))
// \PTRAreg|Q[8]~29  = CARRY((\PTRAreg|Q [8] & !\PTRAreg|Q[7]~27 ))

	.dataa(gnd),
	.datab(\PTRAreg|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[7]~27 ),
	.combout(\PTRAreg|Q[8]~28_combout ),
	.cout(\PTRAreg|Q[8]~29 ));
// synopsys translate_off
defparam \PTRAreg|Q[8]~28 .lut_mask = 16'hC30C;
defparam \PTRAreg|Q[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N30
cycloneive_lcell_comb \PTRAreg|Q[9]~30 (
// Equation(s):
// \PTRAreg|Q[9]~30_combout  = \PTRAreg|Q [9] $ (\PTRAreg|Q[8]~29 )

	.dataa(\PTRAreg|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PTRAreg|Q[8]~29 ),
	.combout(\PTRAreg|Q[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PTRAreg|Q[9]~30 .lut_mask = 16'h5A5A;
defparam \PTRAreg|Q[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N10
cycloneive_lcell_comb \PTRAreg|Q[3]~13 (
// Equation(s):
// \PTRAreg|Q[3]~13_combout  = (\state.UPDATEPTR1~q ) # ((\Reset~input_o ) # (!\state.HOLD~q ))

	.dataa(\state.UPDATEPTR1~q ),
	.datab(\state.HOLD~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\PTRAreg|Q[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PTRAreg|Q[3]~13 .lut_mask = 16'hFFBB;
defparam \PTRAreg|Q[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y70_N31
dffeas \PTRAreg|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[9] .is_wysiwyg = "true";
defparam \PTRAreg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\PTRAreg|Q [9] & (\stringlen[9]~input_o  & (\PTRAreg|Q [8] $ (!\stringlen[8]~input_o )))) # (!\PTRAreg|Q [9] & (!\stringlen[9]~input_o  & (\PTRAreg|Q [8] $ (!\stringlen[8]~input_o ))))

	.dataa(\PTRAreg|Q [9]),
	.datab(\PTRAreg|Q [8]),
	.datac(\stringlen[9]~input_o ),
	.datad(\stringlen[8]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8421;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N6
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\stringlen[5]~input_o  & (\PTRAreg|Q [5] & (\stringlen[4]~input_o  $ (!\PTRAreg|Q [4])))) # (!\stringlen[5]~input_o  & (!\PTRAreg|Q [5] & (\stringlen[4]~input_o  $ (!\PTRAreg|Q [4]))))

	.dataa(\stringlen[5]~input_o ),
	.datab(\PTRAreg|Q [5]),
	.datac(\stringlen[4]~input_o ),
	.datad(\PTRAreg|Q [4]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h9009;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N8
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\PTRAreg|Q [7] & (\stringlen[7]~input_o  & (\stringlen[6]~input_o  $ (!\PTRAreg|Q [6])))) # (!\PTRAreg|Q [7] & (!\stringlen[7]~input_o  & (\stringlen[6]~input_o  $ (!\PTRAreg|Q [6]))))

	.dataa(\PTRAreg|Q [7]),
	.datab(\stringlen[7]~input_o ),
	.datac(\stringlen[6]~input_o ),
	.datad(\PTRAreg|Q [6]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h9009;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\PTRAreg|Q [2] & (\stringlen[2]~input_o  & (\PTRAreg|Q [3] $ (!\stringlen[3]~input_o )))) # (!\PTRAreg|Q [2] & (!\stringlen[2]~input_o  & (\PTRAreg|Q [3] $ (!\stringlen[3]~input_o ))))

	.dataa(\PTRAreg|Q [2]),
	.datab(\PTRAreg|Q [3]),
	.datac(\stringlen[3]~input_o ),
	.datad(\stringlen[2]~input_o ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8241;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\PTRAreg|Q [1] & (\stringlen[1]~input_o  & (\stringlen[0]~input_o  $ (!\PTRAreg|Q [0])))) # (!\PTRAreg|Q [1] & (!\stringlen[1]~input_o  & (\stringlen[0]~input_o  $ (!\PTRAreg|Q [0]))))

	.dataa(\PTRAreg|Q [1]),
	.datab(\stringlen[1]~input_o ),
	.datac(\stringlen[0]~input_o ),
	.datad(\PTRAreg|Q [0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h9009;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\Equal0~3_combout  & (\Equal0~4_combout  & (\Equal0~2_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N8
cycloneive_lcell_comb \PTRAreg|Q[3]~12 (
// Equation(s):
// \PTRAreg|Q[3]~12_combout  = ((\Reset~input_o ) # ((\Equal0~0_combout  & \Equal0~5_combout ))) # (!\state.UPDATEPTR1~q )

	.dataa(\state.UPDATEPTR1~q ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\PTRAreg|Q[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PTRAreg|Q[3]~12 .lut_mask = 16'hFFD5;
defparam \PTRAreg|Q[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y70_N13
dffeas \PTRAreg|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[0] .is_wysiwyg = "true";
defparam \PTRAreg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N14
cycloneive_lcell_comb \PTRAreg|Q[1]~14 (
// Equation(s):
// \PTRAreg|Q[1]~14_combout  = (\PTRAreg|Q [1] & (!\PTRAreg|Q[0]~11 )) # (!\PTRAreg|Q [1] & ((\PTRAreg|Q[0]~11 ) # (GND)))
// \PTRAreg|Q[1]~15  = CARRY((!\PTRAreg|Q[0]~11 ) # (!\PTRAreg|Q [1]))

	.dataa(gnd),
	.datab(\PTRAreg|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[0]~11 ),
	.combout(\PTRAreg|Q[1]~14_combout ),
	.cout(\PTRAreg|Q[1]~15 ));
// synopsys translate_off
defparam \PTRAreg|Q[1]~14 .lut_mask = 16'h3C3F;
defparam \PTRAreg|Q[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N15
dffeas \PTRAreg|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[1] .is_wysiwyg = "true";
defparam \PTRAreg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N16
cycloneive_lcell_comb \PTRAreg|Q[2]~16 (
// Equation(s):
// \PTRAreg|Q[2]~16_combout  = (\PTRAreg|Q [2] & (\PTRAreg|Q[1]~15  $ (GND))) # (!\PTRAreg|Q [2] & (!\PTRAreg|Q[1]~15  & VCC))
// \PTRAreg|Q[2]~17  = CARRY((\PTRAreg|Q [2] & !\PTRAreg|Q[1]~15 ))

	.dataa(gnd),
	.datab(\PTRAreg|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[1]~15 ),
	.combout(\PTRAreg|Q[2]~16_combout ),
	.cout(\PTRAreg|Q[2]~17 ));
// synopsys translate_off
defparam \PTRAreg|Q[2]~16 .lut_mask = 16'hC30C;
defparam \PTRAreg|Q[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N17
dffeas \PTRAreg|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[2] .is_wysiwyg = "true";
defparam \PTRAreg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N18
cycloneive_lcell_comb \PTRAreg|Q[3]~18 (
// Equation(s):
// \PTRAreg|Q[3]~18_combout  = (\PTRAreg|Q [3] & (!\PTRAreg|Q[2]~17 )) # (!\PTRAreg|Q [3] & ((\PTRAreg|Q[2]~17 ) # (GND)))
// \PTRAreg|Q[3]~19  = CARRY((!\PTRAreg|Q[2]~17 ) # (!\PTRAreg|Q [3]))

	.dataa(gnd),
	.datab(\PTRAreg|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[2]~17 ),
	.combout(\PTRAreg|Q[3]~18_combout ),
	.cout(\PTRAreg|Q[3]~19 ));
// synopsys translate_off
defparam \PTRAreg|Q[3]~18 .lut_mask = 16'h3C3F;
defparam \PTRAreg|Q[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N19
dffeas \PTRAreg|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[3] .is_wysiwyg = "true";
defparam \PTRAreg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N20
cycloneive_lcell_comb \PTRAreg|Q[4]~20 (
// Equation(s):
// \PTRAreg|Q[4]~20_combout  = (\PTRAreg|Q [4] & (\PTRAreg|Q[3]~19  $ (GND))) # (!\PTRAreg|Q [4] & (!\PTRAreg|Q[3]~19  & VCC))
// \PTRAreg|Q[4]~21  = CARRY((\PTRAreg|Q [4] & !\PTRAreg|Q[3]~19 ))

	.dataa(gnd),
	.datab(\PTRAreg|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[3]~19 ),
	.combout(\PTRAreg|Q[4]~20_combout ),
	.cout(\PTRAreg|Q[4]~21 ));
// synopsys translate_off
defparam \PTRAreg|Q[4]~20 .lut_mask = 16'hC30C;
defparam \PTRAreg|Q[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N21
dffeas \PTRAreg|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[4] .is_wysiwyg = "true";
defparam \PTRAreg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N22
cycloneive_lcell_comb \PTRAreg|Q[5]~22 (
// Equation(s):
// \PTRAreg|Q[5]~22_combout  = (\PTRAreg|Q [5] & (!\PTRAreg|Q[4]~21 )) # (!\PTRAreg|Q [5] & ((\PTRAreg|Q[4]~21 ) # (GND)))
// \PTRAreg|Q[5]~23  = CARRY((!\PTRAreg|Q[4]~21 ) # (!\PTRAreg|Q [5]))

	.dataa(\PTRAreg|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[4]~21 ),
	.combout(\PTRAreg|Q[5]~22_combout ),
	.cout(\PTRAreg|Q[5]~23 ));
// synopsys translate_off
defparam \PTRAreg|Q[5]~22 .lut_mask = 16'h5A5F;
defparam \PTRAreg|Q[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N23
dffeas \PTRAreg|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[5] .is_wysiwyg = "true";
defparam \PTRAreg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N24
cycloneive_lcell_comb \PTRAreg|Q[6]~24 (
// Equation(s):
// \PTRAreg|Q[6]~24_combout  = (\PTRAreg|Q [6] & (\PTRAreg|Q[5]~23  $ (GND))) # (!\PTRAreg|Q [6] & (!\PTRAreg|Q[5]~23  & VCC))
// \PTRAreg|Q[6]~25  = CARRY((\PTRAreg|Q [6] & !\PTRAreg|Q[5]~23 ))

	.dataa(gnd),
	.datab(\PTRAreg|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[5]~23 ),
	.combout(\PTRAreg|Q[6]~24_combout ),
	.cout(\PTRAreg|Q[6]~25 ));
// synopsys translate_off
defparam \PTRAreg|Q[6]~24 .lut_mask = 16'hC30C;
defparam \PTRAreg|Q[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N25
dffeas \PTRAreg|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[6] .is_wysiwyg = "true";
defparam \PTRAreg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N26
cycloneive_lcell_comb \PTRAreg|Q[7]~26 (
// Equation(s):
// \PTRAreg|Q[7]~26_combout  = (\PTRAreg|Q [7] & (!\PTRAreg|Q[6]~25 )) # (!\PTRAreg|Q [7] & ((\PTRAreg|Q[6]~25 ) # (GND)))
// \PTRAreg|Q[7]~27  = CARRY((!\PTRAreg|Q[6]~25 ) # (!\PTRAreg|Q [7]))

	.dataa(\PTRAreg|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PTRAreg|Q[6]~25 ),
	.combout(\PTRAreg|Q[7]~26_combout ),
	.cout(\PTRAreg|Q[7]~27 ));
// synopsys translate_off
defparam \PTRAreg|Q[7]~26 .lut_mask = 16'h5A5F;
defparam \PTRAreg|Q[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y70_N27
dffeas \PTRAreg|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[7] .is_wysiwyg = "true";
defparam \PTRAreg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y70_N29
dffeas \PTRAreg|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRAreg|Q[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PTRAreg|Q[3]~12_combout ),
	.sload(gnd),
	.ena(\PTRAreg|Q[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRAreg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRAreg|Q[8] .is_wysiwyg = "true";
defparam \PTRAreg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N0
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\state.UPDATEPTR2~q  & ((\PTRAreg|Q [8]) # ((count[8] & \state.INITIALIZE~q )))) # (!\state.UPDATEPTR2~q  & (((count[8] & \state.INITIALIZE~q ))))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\PTRAreg|Q [8]),
	.datac(count[8]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hF888;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N27
dffeas \delayLine|mem_rtl_0_bypass[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N18
cycloneive_lcell_comb \PTRBreg|Q~9 (
// Equation(s):
// \PTRBreg|Q~9_combout  = (\state.UPDATEPTR2~q  & (\PTRAreg|Q [8] & !\Reset~input_o ))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\PTRAreg|Q [8]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\PTRBreg|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~9 .lut_mask = 16'h0088;
defparam \PTRBreg|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N30
cycloneive_lcell_comb \PTRBreg|Q[0]~1 (
// Equation(s):
// \PTRBreg|Q[0]~1_combout  = (\state.UPDATEPTR2~q ) # ((\Reset~input_o ) # (!\state.HOLD~q ))

	.dataa(gnd),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\Reset~input_o ),
	.datad(\state.HOLD~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q[0]~1 .lut_mask = 16'hFCFF;
defparam \PTRBreg|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N13
dffeas \PTRBreg|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PTRBreg|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[8] .is_wysiwyg = "true";
defparam \PTRBreg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N12
cycloneive_lcell_comb \WideOr36~0 (
// Equation(s):
// \WideOr36~0_combout  = (!\state.LOADB~q  & !\state.LOADB2~q )

	.dataa(gnd),
	.datab(\state.LOADB~q ),
	.datac(gnd),
	.datad(\state.LOADB2~q ),
	.cin(gnd),
	.combout(\WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr36~0 .lut_mask = 16'h0033;
defparam \WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N16
cycloneive_lcell_comb \WideOr36~1 (
// Equation(s):
// \WideOr36~1_combout  = (!\state.LOADA2~q  & !\state.LOADA~q )

	.dataa(\state.LOADA2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.LOADA~q ),
	.cin(gnd),
	.combout(\WideOr36~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr36~1 .lut_mask = 16'h0055;
defparam \WideOr36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N30
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\PTRBreg|Q [8] & (((\PTRAreg|Q [8] & !\WideOr36~1_combout )) # (!\WideOr36~0_combout ))) # (!\PTRBreg|Q [8] & (((\PTRAreg|Q [8] & !\WideOr36~1_combout ))))

	.dataa(\PTRBreg|Q [8]),
	.datab(\WideOr36~0_combout ),
	.datac(\PTRAreg|Q [8]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'h22F2;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N19
dffeas \delayLine|mem_rtl_0_bypass[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector47~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N16
cycloneive_lcell_comb \PTRBreg|Q~10 (
// Equation(s):
// \PTRBreg|Q~10_combout  = (\state.UPDATEPTR2~q  & (\PTRAreg|Q [9] & !\Reset~input_o ))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\PTRAreg|Q [9]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\PTRBreg|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~10 .lut_mask = 16'h0088;
defparam \PTRBreg|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N17
dffeas \PTRBreg|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRBreg|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[9] .is_wysiwyg = "true";
defparam \PTRBreg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N22
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\PTRBreg|Q [9] & (((\PTRAreg|Q [9] & !\WideOr36~1_combout )) # (!\WideOr36~0_combout ))) # (!\PTRBreg|Q [9] & (((\PTRAreg|Q [9] & !\WideOr36~1_combout ))))

	.dataa(\PTRBreg|Q [9]),
	.datab(\WideOr36~0_combout ),
	.datac(\PTRAreg|Q [9]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'h22F2;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N29
dffeas \delayLine|mem_rtl_0_bypass[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector46~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y70_N2
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\PTRAreg|Q [9] & ((\state.UPDATEPTR2~q ) # ((count[9] & \state.INITIALIZE~q )))) # (!\PTRAreg|Q [9] & (count[9] & ((\state.INITIALIZE~q ))))

	.dataa(\PTRAreg|Q [9]),
	.datab(count[9]),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hECA0;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N21
dffeas \delayLine|mem_rtl_0_bypass[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N28
cycloneive_lcell_comb \delayLine|mem~5 (
// Equation(s):
// \delayLine|mem~5_combout  = (\delayLine|mem_rtl_0_bypass [17] & (\delayLine|mem_rtl_0_bypass [18] & (\delayLine|mem_rtl_0_bypass [20] $ (!\delayLine|mem_rtl_0_bypass [19])))) # (!\delayLine|mem_rtl_0_bypass [17] & (!\delayLine|mem_rtl_0_bypass [18] & 
// (\delayLine|mem_rtl_0_bypass [20] $ (!\delayLine|mem_rtl_0_bypass [19]))))

	.dataa(\delayLine|mem_rtl_0_bypass [17]),
	.datab(\delayLine|mem_rtl_0_bypass [18]),
	.datac(\delayLine|mem_rtl_0_bypass [20]),
	.datad(\delayLine|mem_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\delayLine|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~5 .lut_mask = 16'h9009;
defparam \delayLine|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N10
cycloneive_lcell_comb wren(
// Equation(s):
// \wren~combout  = (\state.UPDATEPTR2~q ) # (\state.INITIALIZE~q )

	.dataa(\state.UPDATEPTR2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\wren~combout ),
	.cout());
// synopsys translate_off
defparam wren.lut_mask = 16'hFFAA;
defparam wren.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N11
dffeas \delayLine|mem_rtl_0_bypass[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\wren~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N28
cycloneive_lcell_comb \PTRBreg|Q~5 (
// Equation(s):
// \PTRBreg|Q~5_combout  = (\state.UPDATEPTR2~q  & (!\Reset~input_o  & \PTRAreg|Q [4]))

	.dataa(gnd),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\Reset~input_o ),
	.datad(\PTRAreg|Q [4]),
	.cin(gnd),
	.combout(\PTRBreg|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~5 .lut_mask = 16'h0C00;
defparam \PTRBreg|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N29
dffeas \PTRBreg|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRBreg|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[4] .is_wysiwyg = "true";
defparam \PTRBreg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N26
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\WideOr36~0_combout  & (\PTRAreg|Q [4] & ((!\WideOr36~1_combout )))) # (!\WideOr36~0_combout  & ((\PTRBreg|Q [4]) # ((\PTRAreg|Q [4] & !\WideOr36~1_combout ))))

	.dataa(\WideOr36~0_combout ),
	.datab(\PTRAreg|Q [4]),
	.datac(\PTRBreg|Q [4]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'h50DC;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N27
dffeas \delayLine|mem_rtl_0_bypass[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N2
cycloneive_lcell_comb \PTRBreg|Q~6 (
// Equation(s):
// \PTRBreg|Q~6_combout  = (\PTRAreg|Q [5] & (!\Reset~input_o  & \state.UPDATEPTR2~q ))

	.dataa(\PTRAreg|Q [5]),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~6 .lut_mask = 16'h2200;
defparam \PTRBreg|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N3
dffeas \PTRBreg|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRBreg|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[5] .is_wysiwyg = "true";
defparam \PTRBreg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N24
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\PTRAreg|Q [5] & (((!\WideOr36~0_combout  & \PTRBreg|Q [5])) # (!\WideOr36~1_combout ))) # (!\PTRAreg|Q [5] & (!\WideOr36~0_combout  & (\PTRBreg|Q [5])))

	.dataa(\PTRAreg|Q [5]),
	.datab(\WideOr36~0_combout ),
	.datac(\PTRBreg|Q [5]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'h30BA;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N25
dffeas \delayLine|mem_rtl_0_bypass[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N14
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\state.INITIALIZE~q  & ((count[4]) # ((\state.UPDATEPTR2~q  & \PTRAreg|Q [4])))) # (!\state.INITIALIZE~q  & (\state.UPDATEPTR2~q  & ((\PTRAreg|Q [4]))))

	.dataa(\state.INITIALIZE~q ),
	.datab(\state.UPDATEPTR2~q ),
	.datac(count[4]),
	.datad(\PTRAreg|Q [4]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hECA0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N13
dffeas \delayLine|mem_rtl_0_bypass[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N16
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\PTRAreg|Q [5] & ((\state.UPDATEPTR2~q ) # ((count[5] & \state.INITIALIZE~q )))) # (!\PTRAreg|Q [5] & (((count[5] & \state.INITIALIZE~q ))))

	.dataa(\PTRAreg|Q [5]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(count[5]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hF888;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N18
cycloneive_lcell_comb \delayLine|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \delayLine|mem_rtl_0_bypass[11]~feeder_combout  = \Selector25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector25~0_combout ),
	.cin(gnd),
	.combout(\delayLine|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \delayLine|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N19
dffeas \delayLine|mem_rtl_0_bypass[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N12
cycloneive_lcell_comb \delayLine|mem~2 (
// Equation(s):
// \delayLine|mem~2_combout  = (\delayLine|mem_rtl_0_bypass [10] & (\delayLine|mem_rtl_0_bypass [9] & (\delayLine|mem_rtl_0_bypass [12] $ (!\delayLine|mem_rtl_0_bypass [11])))) # (!\delayLine|mem_rtl_0_bypass [10] & (!\delayLine|mem_rtl_0_bypass [9] & 
// (\delayLine|mem_rtl_0_bypass [12] $ (!\delayLine|mem_rtl_0_bypass [11]))))

	.dataa(\delayLine|mem_rtl_0_bypass [10]),
	.datab(\delayLine|mem_rtl_0_bypass [12]),
	.datac(\delayLine|mem_rtl_0_bypass [9]),
	.datad(\delayLine|mem_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\delayLine|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~2 .lut_mask = 16'h8421;
defparam \delayLine|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N6
cycloneive_lcell_comb \PTRBreg|Q~3 (
// Equation(s):
// \PTRBreg|Q~3_combout  = (!\Reset~input_o  & (\state.UPDATEPTR2~q  & \PTRAreg|Q [2]))

	.dataa(\Reset~input_o ),
	.datab(\state.UPDATEPTR2~q ),
	.datac(gnd),
	.datad(\PTRAreg|Q [2]),
	.cin(gnd),
	.combout(\PTRBreg|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~3 .lut_mask = 16'h4400;
defparam \PTRBreg|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N23
dffeas \PTRBreg|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PTRBreg|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[2] .is_wysiwyg = "true";
defparam \PTRBreg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N22
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\WideOr36~0_combout  & (\PTRAreg|Q [2] & ((!\WideOr36~1_combout )))) # (!\WideOr36~0_combout  & ((\PTRBreg|Q [2]) # ((\PTRAreg|Q [2] & !\WideOr36~1_combout ))))

	.dataa(\WideOr36~0_combout ),
	.datab(\PTRAreg|Q [2]),
	.datac(\PTRBreg|Q [2]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'h50DC;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N7
dffeas \delayLine|mem_rtl_0_bypass[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector53~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N18
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\state.INITIALIZE~q  & ((count[3]) # ((\state.UPDATEPTR2~q  & \PTRAreg|Q [3])))) # (!\state.INITIALIZE~q  & (\state.UPDATEPTR2~q  & ((\PTRAreg|Q [3]))))

	.dataa(\state.INITIALIZE~q ),
	.datab(\state.UPDATEPTR2~q ),
	.datac(count[3]),
	.datad(\PTRAreg|Q [3]),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hECA0;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N19
dffeas \delayLine|mem_rtl_0_bypass[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N26
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (count[2] & ((\state.INITIALIZE~q ) # ((\PTRAreg|Q [2] & \state.UPDATEPTR2~q )))) # (!count[2] & (\PTRAreg|Q [2] & ((\state.UPDATEPTR2~q ))))

	.dataa(count[2]),
	.datab(\PTRAreg|Q [2]),
	.datac(\state.INITIALIZE~q ),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hECA0;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N1
dffeas \delayLine|mem_rtl_0_bypass[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N24
cycloneive_lcell_comb \PTRBreg|Q~4 (
// Equation(s):
// \PTRBreg|Q~4_combout  = (\PTRAreg|Q [3] & (!\Reset~input_o  & \state.UPDATEPTR2~q ))

	.dataa(\PTRAreg|Q [3]),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~4 .lut_mask = 16'h2200;
defparam \PTRBreg|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N9
dffeas \PTRBreg|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PTRBreg|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[3] .is_wysiwyg = "true";
defparam \PTRBreg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N8
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\WideOr36~0_combout  & (\PTRAreg|Q [3] & ((!\WideOr36~1_combout )))) # (!\WideOr36~0_combout  & ((\PTRBreg|Q [3]) # ((\PTRAreg|Q [3] & !\WideOr36~1_combout ))))

	.dataa(\WideOr36~0_combout ),
	.datab(\PTRAreg|Q [3]),
	.datac(\PTRBreg|Q [3]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'h50DC;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N25
dffeas \delayLine|mem_rtl_0_bypass[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector52~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N0
cycloneive_lcell_comb \delayLine|mem~1 (
// Equation(s):
// \delayLine|mem~1_combout  = (\delayLine|mem_rtl_0_bypass [6] & (\delayLine|mem_rtl_0_bypass [5] & (\delayLine|mem_rtl_0_bypass [7] $ (!\delayLine|mem_rtl_0_bypass [8])))) # (!\delayLine|mem_rtl_0_bypass [6] & (!\delayLine|mem_rtl_0_bypass [5] & 
// (\delayLine|mem_rtl_0_bypass [7] $ (!\delayLine|mem_rtl_0_bypass [8]))))

	.dataa(\delayLine|mem_rtl_0_bypass [6]),
	.datab(\delayLine|mem_rtl_0_bypass [7]),
	.datac(\delayLine|mem_rtl_0_bypass [5]),
	.datad(\delayLine|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\delayLine|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~1 .lut_mask = 16'h8421;
defparam \delayLine|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N6
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\PTRAreg|Q [1] & ((\state.UPDATEPTR2~q ) # ((count[1] & \state.INITIALIZE~q )))) # (!\PTRAreg|Q [1] & (((count[1] & \state.INITIALIZE~q ))))

	.dataa(\PTRAreg|Q [1]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(count[1]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF888;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N7
dffeas \delayLine|mem_rtl_0_bypass[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N8
cycloneive_lcell_comb \PTRBreg|Q~2 (
// Equation(s):
// \PTRBreg|Q~2_combout  = (\PTRAreg|Q [1] & (!\Reset~input_o  & \state.UPDATEPTR2~q ))

	.dataa(\PTRAreg|Q [1]),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~2 .lut_mask = 16'h2200;
defparam \PTRBreg|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N9
dffeas \PTRBreg|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRBreg|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[1] .is_wysiwyg = "true";
defparam \PTRBreg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N22
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\WideOr36~1_combout  & (!\WideOr36~0_combout  & (\PTRBreg|Q [1]))) # (!\WideOr36~1_combout  & ((\PTRAreg|Q [1]) # ((!\WideOr36~0_combout  & \PTRBreg|Q [1]))))

	.dataa(\WideOr36~1_combout ),
	.datab(\WideOr36~0_combout ),
	.datac(\PTRBreg|Q [1]),
	.datad(\PTRAreg|Q [1]),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'h7530;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N20
cycloneive_lcell_comb \delayLine|mem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \delayLine|mem_rtl_0_bypass[4]~feeder_combout  = \Selector54~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector54~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\delayLine|mem_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[4]~feeder .lut_mask = 16'hF0F0;
defparam \delayLine|mem_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N21
dffeas \delayLine|mem_rtl_0_bypass[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N0
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\PTRAreg|Q [0] & ((\state.UPDATEPTR2~q ) # ((count[0] & \state.INITIALIZE~q )))) # (!\PTRAreg|Q [0] & (((count[0] & \state.INITIALIZE~q ))))

	.dataa(\PTRAreg|Q [0]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(count[0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF888;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N5
dffeas \delayLine|mem_rtl_0_bypass[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N30
cycloneive_lcell_comb \PTRBreg|Q~0 (
// Equation(s):
// \PTRBreg|Q~0_combout  = (!\Reset~input_o  & ((\PTRAreg|Q [0]) # (!\state.UPDATEPTR2~q )))

	.dataa(\PTRAreg|Q [0]),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~0 .lut_mask = 16'h2233;
defparam \PTRBreg|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N31
dffeas \PTRBreg|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\PTRBreg|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[0] .is_wysiwyg = "true";
defparam \PTRBreg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N10
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\WideOr36~1_combout  & (!\WideOr36~0_combout  & (\PTRBreg|Q [0]))) # (!\WideOr36~1_combout  & ((\PTRAreg|Q [0]) # ((!\WideOr36~0_combout  & \PTRBreg|Q [0]))))

	.dataa(\WideOr36~1_combout ),
	.datab(\WideOr36~0_combout ),
	.datac(\PTRBreg|Q [0]),
	.datad(\PTRAreg|Q [0]),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'h7530;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y70_N11
dffeas \delayLine|mem_rtl_0_bypass[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N4
cycloneive_lcell_comb \delayLine|mem~0 (
// Equation(s):
// \delayLine|mem~0_combout  = (\delayLine|mem_rtl_0_bypass [3] & (\delayLine|mem_rtl_0_bypass [4] & (\delayLine|mem_rtl_0_bypass [1] $ (!\delayLine|mem_rtl_0_bypass [2])))) # (!\delayLine|mem_rtl_0_bypass [3] & (!\delayLine|mem_rtl_0_bypass [4] & 
// (\delayLine|mem_rtl_0_bypass [1] $ (!\delayLine|mem_rtl_0_bypass [2]))))

	.dataa(\delayLine|mem_rtl_0_bypass [3]),
	.datab(\delayLine|mem_rtl_0_bypass [4]),
	.datac(\delayLine|mem_rtl_0_bypass [1]),
	.datad(\delayLine|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\delayLine|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~0 .lut_mask = 16'h9009;
defparam \delayLine|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N14
cycloneive_lcell_comb \PTRBreg|Q~7 (
// Equation(s):
// \PTRBreg|Q~7_combout  = (\PTRAreg|Q [6] & (!\Reset~input_o  & \state.UPDATEPTR2~q ))

	.dataa(\PTRAreg|Q [6]),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\PTRBreg|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~7 .lut_mask = 16'h2200;
defparam \PTRBreg|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N11
dffeas \PTRBreg|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PTRBreg|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[6] .is_wysiwyg = "true";
defparam \PTRBreg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N10
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\WideOr36~0_combout  & (\PTRAreg|Q [6] & ((!\WideOr36~1_combout )))) # (!\WideOr36~0_combout  & ((\PTRBreg|Q [6]) # ((\PTRAreg|Q [6] & !\WideOr36~1_combout ))))

	.dataa(\WideOr36~0_combout ),
	.datab(\PTRAreg|Q [6]),
	.datac(\PTRBreg|Q [6]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'h50DC;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N15
dffeas \delayLine|mem_rtl_0_bypass[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector49~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N2
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\state.INITIALIZE~q  & ((count[7]) # ((\PTRAreg|Q [7] & \state.UPDATEPTR2~q )))) # (!\state.INITIALIZE~q  & (\PTRAreg|Q [7] & ((\state.UPDATEPTR2~q ))))

	.dataa(\state.INITIALIZE~q ),
	.datab(\PTRAreg|Q [7]),
	.datac(count[7]),
	.datad(\state.UPDATEPTR2~q ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hECA0;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N3
dffeas \delayLine|mem_rtl_0_bypass[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N4
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (count[6] & ((\state.INITIALIZE~q ) # ((\state.UPDATEPTR2~q  & \PTRAreg|Q [6])))) # (!count[6] & (\state.UPDATEPTR2~q  & (\PTRAreg|Q [6])))

	.dataa(count[6]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\PTRAreg|Q [6]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hEAC0;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N29
dffeas \delayLine|mem_rtl_0_bypass[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N12
cycloneive_lcell_comb \PTRBreg|Q~8 (
// Equation(s):
// \PTRBreg|Q~8_combout  = (!\Reset~input_o  & (\state.UPDATEPTR2~q  & \PTRAreg|Q [7]))

	.dataa(\Reset~input_o ),
	.datab(\state.UPDATEPTR2~q ),
	.datac(gnd),
	.datad(\PTRAreg|Q [7]),
	.cin(gnd),
	.combout(\PTRBreg|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \PTRBreg|Q~8 .lut_mask = 16'h4400;
defparam \PTRBreg|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N17
dffeas \PTRBreg|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PTRBreg|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PTRBreg|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PTRBreg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PTRBreg|Q[7] .is_wysiwyg = "true";
defparam \PTRBreg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N16
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\WideOr36~0_combout  & (\PTRAreg|Q [7] & ((!\WideOr36~1_combout )))) # (!\WideOr36~0_combout  & ((\PTRBreg|Q [7]) # ((\PTRAreg|Q [7] & !\WideOr36~1_combout ))))

	.dataa(\WideOr36~0_combout ),
	.datab(\PTRAreg|Q [7]),
	.datac(\PTRBreg|Q [7]),
	.datad(\WideOr36~1_combout ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'h50DC;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N13
dffeas \delayLine|mem_rtl_0_bypass[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector48~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N28
cycloneive_lcell_comb \delayLine|mem~3 (
// Equation(s):
// \delayLine|mem~3_combout  = (\delayLine|mem_rtl_0_bypass [14] & (\delayLine|mem_rtl_0_bypass [13] & (\delayLine|mem_rtl_0_bypass [15] $ (!\delayLine|mem_rtl_0_bypass [16])))) # (!\delayLine|mem_rtl_0_bypass [14] & (!\delayLine|mem_rtl_0_bypass [13] & 
// (\delayLine|mem_rtl_0_bypass [15] $ (!\delayLine|mem_rtl_0_bypass [16]))))

	.dataa(\delayLine|mem_rtl_0_bypass [14]),
	.datab(\delayLine|mem_rtl_0_bypass [15]),
	.datac(\delayLine|mem_rtl_0_bypass [13]),
	.datad(\delayLine|mem_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\delayLine|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~3 .lut_mask = 16'h8421;
defparam \delayLine|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N20
cycloneive_lcell_comb \delayLine|mem~4 (
// Equation(s):
// \delayLine|mem~4_combout  = (\delayLine|mem~2_combout  & (\delayLine|mem~1_combout  & (\delayLine|mem~0_combout  & \delayLine|mem~3_combout )))

	.dataa(\delayLine|mem~2_combout ),
	.datab(\delayLine|mem~1_combout ),
	.datac(\delayLine|mem~0_combout ),
	.datad(\delayLine|mem~3_combout ),
	.cin(gnd),
	.combout(\delayLine|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~4 .lut_mask = 16'h8000;
defparam \delayLine|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N0
cycloneive_lcell_comb \delayLine|mem~6 (
// Equation(s):
// \delayLine|mem~6_combout  = (\delayLine|mem~5_combout  & (\delayLine|mem_rtl_0_bypass [0] & \delayLine|mem~4_combout ))

	.dataa(gnd),
	.datab(\delayLine|mem~5_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [0]),
	.datad(\delayLine|mem~4_combout ),
	.cin(gnd),
	.combout(\delayLine|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~6 .lut_mask = 16'hC000;
defparam \delayLine|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N30
cycloneive_lcell_comb \Areg|Q[15]~feeder (
// Equation(s):
// \Areg|Q[15]~feeder_combout  = \Areg|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \Areg|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N4
cycloneive_lcell_comb \Areg|Q[15]~1 (
// Equation(s):
// \Areg|Q[15]~1_combout  = (\state.LOADA2~q ) # ((\state.LOADA~q ) # (\Reset~input_o ))

	.dataa(gnd),
	.datab(\state.LOADA2~q ),
	.datac(\state.LOADA~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Areg|Q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q[15]~1 .lut_mask = 16'hFFFC;
defparam \Areg|Q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N31
dffeas \Areg|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[15] .is_wysiwyg = "true";
defparam \Areg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N29
dffeas \Areg|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[14] .is_wysiwyg = "true";
defparam \Areg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N18
cycloneive_lcell_comb \Breg|Q[13]~feeder (
// Equation(s):
// \Breg|Q[13]~feeder_combout  = \Areg|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Breg|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \Breg|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N20
cycloneive_lcell_comb \Breg|Q[15]~0 (
// Equation(s):
// \Breg|Q[15]~0_combout  = (\Reset~input_o ) # ((\state.LOADB~q ) # (\state.LOADB2~q ))

	.dataa(\Reset~input_o ),
	.datab(\state.LOADB~q ),
	.datac(gnd),
	.datad(\state.LOADB2~q ),
	.cin(gnd),
	.combout(\Breg|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[15]~0 .lut_mask = 16'hFFEE;
defparam \Breg|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N19
dffeas \Breg|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[13] .is_wysiwyg = "true";
defparam \Breg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N24
cycloneive_lcell_comb \Breg|Q[12]~feeder (
// Equation(s):
// \Breg|Q[12]~feeder_combout  = \Areg|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~12_combout ),
	.cin(gnd),
	.combout(\Breg|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N25
dffeas \Breg|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[12] .is_wysiwyg = "true";
defparam \Breg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y70_N29
dffeas \Breg|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[11] .is_wysiwyg = "true";
defparam \Breg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N28
cycloneive_lcell_comb \Areg|Q[10]~feeder (
// Equation(s):
// \Areg|Q[10]~feeder_combout  = \Areg|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~10_combout ),
	.cin(gnd),
	.combout(\Areg|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \Areg|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N29
dffeas \Areg|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[10] .is_wysiwyg = "true";
defparam \Areg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N20
cycloneive_lcell_comb \Breg|Q[9]~feeder (
// Equation(s):
// \Breg|Q[9]~feeder_combout  = \Areg|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Q~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Breg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \Breg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N21
dffeas \Breg|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[9] .is_wysiwyg = "true";
defparam \Breg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N19
dffeas \Areg|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[8] .is_wysiwyg = "true";
defparam \Areg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N4
cycloneive_lcell_comb \Breg|Q[7]~feeder (
// Equation(s):
// \Breg|Q[7]~feeder_combout  = \Areg|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~7_combout ),
	.cin(gnd),
	.combout(\Breg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N5
dffeas \Breg|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[7] .is_wysiwyg = "true";
defparam \Breg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N15
dffeas \Areg|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[6] .is_wysiwyg = "true";
defparam \Areg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N0
cycloneive_lcell_comb \Breg|Q[5]~feeder (
// Equation(s):
// \Breg|Q[5]~feeder_combout  = \Areg|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Q~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Breg|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \Breg|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N1
dffeas \Breg|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[5] .is_wysiwyg = "true";
defparam \Breg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N6
cycloneive_lcell_comb \Breg|Q[4]~feeder (
// Equation(s):
// \Breg|Q[4]~feeder_combout  = \Areg|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~4_combout ),
	.cin(gnd),
	.combout(\Breg|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N7
dffeas \Breg|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[4] .is_wysiwyg = "true";
defparam \Breg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N1
dffeas \Areg|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[3] .is_wysiwyg = "true";
defparam \Areg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N22
cycloneive_lcell_comb \Breg|Q[2]~feeder (
// Equation(s):
// \Breg|Q[2]~feeder_combout  = \Areg|Q~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Areg|Q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Breg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \Breg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N23
dffeas \Breg|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[2] .is_wysiwyg = "true";
defparam \Breg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N13
dffeas \Areg|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[1] .is_wysiwyg = "true";
defparam \Areg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N0
cycloneive_lcell_comb \sample|Q[0]~16 (
// Equation(s):
// \sample|Q[0]~16_combout  = (\Breg|Q [1] & (\Areg|Q [1] $ (VCC))) # (!\Breg|Q [1] & (\Areg|Q [1] & VCC))
// \sample|Q[0]~17  = CARRY((\Breg|Q [1] & \Areg|Q [1]))

	.dataa(\Breg|Q [1]),
	.datab(\Areg|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sample|Q[0]~16_combout ),
	.cout(\sample|Q[0]~17 ));
// synopsys translate_off
defparam \sample|Q[0]~16 .lut_mask = 16'h6688;
defparam \sample|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N2
cycloneive_lcell_comb \sample|Q[1]~19 (
// Equation(s):
// \sample|Q[1]~19_combout  = (\Areg|Q [2] & ((\Breg|Q [2] & (\sample|Q[0]~17  & VCC)) # (!\Breg|Q [2] & (!\sample|Q[0]~17 )))) # (!\Areg|Q [2] & ((\Breg|Q [2] & (!\sample|Q[0]~17 )) # (!\Breg|Q [2] & ((\sample|Q[0]~17 ) # (GND)))))
// \sample|Q[1]~20  = CARRY((\Areg|Q [2] & (!\Breg|Q [2] & !\sample|Q[0]~17 )) # (!\Areg|Q [2] & ((!\sample|Q[0]~17 ) # (!\Breg|Q [2]))))

	.dataa(\Areg|Q [2]),
	.datab(\Breg|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[0]~17 ),
	.combout(\sample|Q[1]~19_combout ),
	.cout(\sample|Q[1]~20 ));
// synopsys translate_off
defparam \sample|Q[1]~19 .lut_mask = 16'h9617;
defparam \sample|Q[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N4
cycloneive_lcell_comb \sample|Q[2]~21 (
// Equation(s):
// \sample|Q[2]~21_combout  = ((\Breg|Q [3] $ (\Areg|Q [3] $ (!\sample|Q[1]~20 )))) # (GND)
// \sample|Q[2]~22  = CARRY((\Breg|Q [3] & ((\Areg|Q [3]) # (!\sample|Q[1]~20 ))) # (!\Breg|Q [3] & (\Areg|Q [3] & !\sample|Q[1]~20 )))

	.dataa(\Breg|Q [3]),
	.datab(\Areg|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[1]~20 ),
	.combout(\sample|Q[2]~21_combout ),
	.cout(\sample|Q[2]~22 ));
// synopsys translate_off
defparam \sample|Q[2]~21 .lut_mask = 16'h698E;
defparam \sample|Q[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N6
cycloneive_lcell_comb \sample|Q[3]~23 (
// Equation(s):
// \sample|Q[3]~23_combout  = (\Areg|Q [4] & ((\Breg|Q [4] & (\sample|Q[2]~22  & VCC)) # (!\Breg|Q [4] & (!\sample|Q[2]~22 )))) # (!\Areg|Q [4] & ((\Breg|Q [4] & (!\sample|Q[2]~22 )) # (!\Breg|Q [4] & ((\sample|Q[2]~22 ) # (GND)))))
// \sample|Q[3]~24  = CARRY((\Areg|Q [4] & (!\Breg|Q [4] & !\sample|Q[2]~22 )) # (!\Areg|Q [4] & ((!\sample|Q[2]~22 ) # (!\Breg|Q [4]))))

	.dataa(\Areg|Q [4]),
	.datab(\Breg|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[2]~22 ),
	.combout(\sample|Q[3]~23_combout ),
	.cout(\sample|Q[3]~24 ));
// synopsys translate_off
defparam \sample|Q[3]~23 .lut_mask = 16'h9617;
defparam \sample|Q[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N8
cycloneive_lcell_comb \sample|Q[4]~25 (
// Equation(s):
// \sample|Q[4]~25_combout  = ((\Areg|Q [5] $ (\Breg|Q [5] $ (!\sample|Q[3]~24 )))) # (GND)
// \sample|Q[4]~26  = CARRY((\Areg|Q [5] & ((\Breg|Q [5]) # (!\sample|Q[3]~24 ))) # (!\Areg|Q [5] & (\Breg|Q [5] & !\sample|Q[3]~24 )))

	.dataa(\Areg|Q [5]),
	.datab(\Breg|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[3]~24 ),
	.combout(\sample|Q[4]~25_combout ),
	.cout(\sample|Q[4]~26 ));
// synopsys translate_off
defparam \sample|Q[4]~25 .lut_mask = 16'h698E;
defparam \sample|Q[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N10
cycloneive_lcell_comb \sample|Q[5]~27 (
// Equation(s):
// \sample|Q[5]~27_combout  = (\Breg|Q [6] & ((\Areg|Q [6] & (\sample|Q[4]~26  & VCC)) # (!\Areg|Q [6] & (!\sample|Q[4]~26 )))) # (!\Breg|Q [6] & ((\Areg|Q [6] & (!\sample|Q[4]~26 )) # (!\Areg|Q [6] & ((\sample|Q[4]~26 ) # (GND)))))
// \sample|Q[5]~28  = CARRY((\Breg|Q [6] & (!\Areg|Q [6] & !\sample|Q[4]~26 )) # (!\Breg|Q [6] & ((!\sample|Q[4]~26 ) # (!\Areg|Q [6]))))

	.dataa(\Breg|Q [6]),
	.datab(\Areg|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[4]~26 ),
	.combout(\sample|Q[5]~27_combout ),
	.cout(\sample|Q[5]~28 ));
// synopsys translate_off
defparam \sample|Q[5]~27 .lut_mask = 16'h9617;
defparam \sample|Q[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N12
cycloneive_lcell_comb \sample|Q[6]~29 (
// Equation(s):
// \sample|Q[6]~29_combout  = ((\Areg|Q [7] $ (\Breg|Q [7] $ (!\sample|Q[5]~28 )))) # (GND)
// \sample|Q[6]~30  = CARRY((\Areg|Q [7] & ((\Breg|Q [7]) # (!\sample|Q[5]~28 ))) # (!\Areg|Q [7] & (\Breg|Q [7] & !\sample|Q[5]~28 )))

	.dataa(\Areg|Q [7]),
	.datab(\Breg|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[5]~28 ),
	.combout(\sample|Q[6]~29_combout ),
	.cout(\sample|Q[6]~30 ));
// synopsys translate_off
defparam \sample|Q[6]~29 .lut_mask = 16'h698E;
defparam \sample|Q[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N14
cycloneive_lcell_comb \sample|Q[7]~31 (
// Equation(s):
// \sample|Q[7]~31_combout  = (\Breg|Q [8] & ((\Areg|Q [8] & (\sample|Q[6]~30  & VCC)) # (!\Areg|Q [8] & (!\sample|Q[6]~30 )))) # (!\Breg|Q [8] & ((\Areg|Q [8] & (!\sample|Q[6]~30 )) # (!\Areg|Q [8] & ((\sample|Q[6]~30 ) # (GND)))))
// \sample|Q[7]~32  = CARRY((\Breg|Q [8] & (!\Areg|Q [8] & !\sample|Q[6]~30 )) # (!\Breg|Q [8] & ((!\sample|Q[6]~30 ) # (!\Areg|Q [8]))))

	.dataa(\Breg|Q [8]),
	.datab(\Areg|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[6]~30 ),
	.combout(\sample|Q[7]~31_combout ),
	.cout(\sample|Q[7]~32 ));
// synopsys translate_off
defparam \sample|Q[7]~31 .lut_mask = 16'h9617;
defparam \sample|Q[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N16
cycloneive_lcell_comb \sample|Q[8]~33 (
// Equation(s):
// \sample|Q[8]~33_combout  = ((\Areg|Q [9] $ (\Breg|Q [9] $ (!\sample|Q[7]~32 )))) # (GND)
// \sample|Q[8]~34  = CARRY((\Areg|Q [9] & ((\Breg|Q [9]) # (!\sample|Q[7]~32 ))) # (!\Areg|Q [9] & (\Breg|Q [9] & !\sample|Q[7]~32 )))

	.dataa(\Areg|Q [9]),
	.datab(\Breg|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[7]~32 ),
	.combout(\sample|Q[8]~33_combout ),
	.cout(\sample|Q[8]~34 ));
// synopsys translate_off
defparam \sample|Q[8]~33 .lut_mask = 16'h698E;
defparam \sample|Q[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N18
cycloneive_lcell_comb \sample|Q[9]~35 (
// Equation(s):
// \sample|Q[9]~35_combout  = (\Breg|Q [10] & ((\Areg|Q [10] & (\sample|Q[8]~34  & VCC)) # (!\Areg|Q [10] & (!\sample|Q[8]~34 )))) # (!\Breg|Q [10] & ((\Areg|Q [10] & (!\sample|Q[8]~34 )) # (!\Areg|Q [10] & ((\sample|Q[8]~34 ) # (GND)))))
// \sample|Q[9]~36  = CARRY((\Breg|Q [10] & (!\Areg|Q [10] & !\sample|Q[8]~34 )) # (!\Breg|Q [10] & ((!\sample|Q[8]~34 ) # (!\Areg|Q [10]))))

	.dataa(\Breg|Q [10]),
	.datab(\Areg|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[8]~34 ),
	.combout(\sample|Q[9]~35_combout ),
	.cout(\sample|Q[9]~36 ));
// synopsys translate_off
defparam \sample|Q[9]~35 .lut_mask = 16'h9617;
defparam \sample|Q[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N20
cycloneive_lcell_comb \sample|Q[10]~37 (
// Equation(s):
// \sample|Q[10]~37_combout  = ((\Areg|Q [11] $ (\Breg|Q [11] $ (!\sample|Q[9]~36 )))) # (GND)
// \sample|Q[10]~38  = CARRY((\Areg|Q [11] & ((\Breg|Q [11]) # (!\sample|Q[9]~36 ))) # (!\Areg|Q [11] & (\Breg|Q [11] & !\sample|Q[9]~36 )))

	.dataa(\Areg|Q [11]),
	.datab(\Breg|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[9]~36 ),
	.combout(\sample|Q[10]~37_combout ),
	.cout(\sample|Q[10]~38 ));
// synopsys translate_off
defparam \sample|Q[10]~37 .lut_mask = 16'h698E;
defparam \sample|Q[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N22
cycloneive_lcell_comb \sample|Q[11]~39 (
// Equation(s):
// \sample|Q[11]~39_combout  = (\Areg|Q [12] & ((\Breg|Q [12] & (\sample|Q[10]~38  & VCC)) # (!\Breg|Q [12] & (!\sample|Q[10]~38 )))) # (!\Areg|Q [12] & ((\Breg|Q [12] & (!\sample|Q[10]~38 )) # (!\Breg|Q [12] & ((\sample|Q[10]~38 ) # (GND)))))
// \sample|Q[11]~40  = CARRY((\Areg|Q [12] & (!\Breg|Q [12] & !\sample|Q[10]~38 )) # (!\Areg|Q [12] & ((!\sample|Q[10]~38 ) # (!\Breg|Q [12]))))

	.dataa(\Areg|Q [12]),
	.datab(\Breg|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[10]~38 ),
	.combout(\sample|Q[11]~39_combout ),
	.cout(\sample|Q[11]~40 ));
// synopsys translate_off
defparam \sample|Q[11]~39 .lut_mask = 16'h9617;
defparam \sample|Q[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N24
cycloneive_lcell_comb \sample|Q[12]~41 (
// Equation(s):
// \sample|Q[12]~41_combout  = ((\Areg|Q [13] $ (\Breg|Q [13] $ (!\sample|Q[11]~40 )))) # (GND)
// \sample|Q[12]~42  = CARRY((\Areg|Q [13] & ((\Breg|Q [13]) # (!\sample|Q[11]~40 ))) # (!\Areg|Q [13] & (\Breg|Q [13] & !\sample|Q[11]~40 )))

	.dataa(\Areg|Q [13]),
	.datab(\Breg|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[11]~40 ),
	.combout(\sample|Q[12]~41_combout ),
	.cout(\sample|Q[12]~42 ));
// synopsys translate_off
defparam \sample|Q[12]~41 .lut_mask = 16'h698E;
defparam \sample|Q[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N26
cycloneive_lcell_comb \sample|Q[13]~43 (
// Equation(s):
// \sample|Q[13]~43_combout  = (\Breg|Q [14] & ((\Areg|Q [14] & (\sample|Q[12]~42  & VCC)) # (!\Areg|Q [14] & (!\sample|Q[12]~42 )))) # (!\Breg|Q [14] & ((\Areg|Q [14] & (!\sample|Q[12]~42 )) # (!\Areg|Q [14] & ((\sample|Q[12]~42 ) # (GND)))))
// \sample|Q[13]~44  = CARRY((\Breg|Q [14] & (!\Areg|Q [14] & !\sample|Q[12]~42 )) # (!\Breg|Q [14] & ((!\sample|Q[12]~42 ) # (!\Areg|Q [14]))))

	.dataa(\Breg|Q [14]),
	.datab(\Areg|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[12]~42 ),
	.combout(\sample|Q[13]~43_combout ),
	.cout(\sample|Q[13]~44 ));
// synopsys translate_off
defparam \sample|Q[13]~43 .lut_mask = 16'h9617;
defparam \sample|Q[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N28
cycloneive_lcell_comb \sample|Q[14]~45 (
// Equation(s):
// \sample|Q[14]~45_combout  = ((\Breg|Q [15] $ (\Areg|Q [15] $ (!\sample|Q[13]~44 )))) # (GND)
// \sample|Q[14]~46  = CARRY((\Breg|Q [15] & ((\Areg|Q [15]) # (!\sample|Q[13]~44 ))) # (!\Breg|Q [15] & (\Areg|Q [15] & !\sample|Q[13]~44 )))

	.dataa(\Breg|Q [15]),
	.datab(\Areg|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sample|Q[13]~44 ),
	.combout(\sample|Q[14]~45_combout ),
	.cout(\sample|Q[14]~46 ));
// synopsys translate_off
defparam \sample|Q[14]~45 .lut_mask = 16'h698E;
defparam \sample|Q[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N30
cycloneive_lcell_comb \sample|Q[15]~47 (
// Equation(s):
// \sample|Q[15]~47_combout  = \sample|Q[14]~46 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sample|Q[14]~46 ),
	.combout(\sample|Q[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \sample|Q[15]~47 .lut_mask = 16'hF0F0;
defparam \sample|Q[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N26
cycloneive_lcell_comb \sample|Q[0]~18 (
// Equation(s):
// \sample|Q[0]~18_combout  = (\Reset~input_o ) # (\state.CALCULATE~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.CALCULATE~q ),
	.cin(gnd),
	.combout(\sample|Q[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sample|Q[0]~18 .lut_mask = 16'hFFAA;
defparam \sample|Q[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N31
dffeas \sample|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[15] .is_wysiwyg = "true";
defparam \sample|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N18
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.INITIALIZE~q ) # ((\state.UPDATEPTR2~q  & \sample|Q [15]))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(gnd),
	.datac(\sample|Q [15]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hFFA0;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N19
dffeas \delayLine|mem_rtl_0_bypass[35] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \delayLine|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\Selector31~0_combout ,\Selector32~0_combout ,\Selector33~0_combout ,\dl_in[12]~0_combout ,\Selector34~0_combout ,\Selector35~0_combout }),
	.portaaddr({\Selector21~0_combout ,\Selector22~0_combout ,\Selector23~0_combout ,\Selector24~0_combout ,\Selector25~0_combout ,\Selector26~0_combout ,\Selector27~0_combout ,\Selector28~0_combout ,\Selector29~0_combout ,\Selector30~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\Selector46~0_combout ,\Selector47~0_combout ,\Selector48~0_combout ,\Selector49~0_combout ,\Selector50~0_combout ,\Selector51~0_combout ,\Selector52~0_combout ,\Selector53~0_combout ,\Selector54~0_combout ,\Selector55~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\delayLine|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ALTSYNCRAM";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 15;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 15;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N10
cycloneive_lcell_comb \delayLine|mem~21 (
// Equation(s):
// \delayLine|mem~21_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [35])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\delayLine|mem~6_combout ),
	.datab(\delayLine|mem_rtl_0_bypass [35]),
	.datac(gnd),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\delayLine|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~21 .lut_mask = 16'hDD88;
defparam \delayLine|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N0
cycloneive_lcell_comb WideOr36(
// Equation(s):
// \WideOr36~combout  = (\state.LOADA~q ) # ((\state.LOADB~q ) # ((\state.LOADA2~q ) # (\state.LOADB2~q )))

	.dataa(\state.LOADA~q ),
	.datab(\state.LOADB~q ),
	.datac(\state.LOADA2~q ),
	.datad(\state.LOADB2~q ),
	.cin(gnd),
	.combout(\WideOr36~combout ),
	.cout());
// synopsys translate_off
defparam WideOr36.lut_mask = 16'hFFFE;
defparam WideOr36.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N1
dffeas \delayLine|rden_reg (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\WideOr36~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|rden_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|rden_reg .is_wysiwyg = "true";
defparam \delayLine|rden_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y70_N11
dffeas \delayLine|q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[15] .is_wysiwyg = "true";
defparam \delayLine|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N30
cycloneive_lcell_comb \Areg|Q~15 (
// Equation(s):
// \Areg|Q~15_combout  = (\delayLine|q [15] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\delayLine|q [15]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Areg|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~15 .lut_mask = 16'h00F0;
defparam \Areg|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y70_N31
dffeas \Breg|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[15] .is_wysiwyg = "true";
defparam \Breg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N29
dffeas \sample|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[14] .is_wysiwyg = "true";
defparam \sample|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N28
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\state.UPDATEPTR2~q  & ((\sample|Q [14]) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\state.UPDATEPTR2~q  & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\sample|Q [14]),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h8F88;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N29
dffeas \delayLine|mem_rtl_0_bypass[34] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N20
cycloneive_lcell_comb \delayLine|mem~20 (
// Equation(s):
// \delayLine|mem~20_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [34])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(gnd),
	.datab(\delayLine|mem_rtl_0_bypass [34]),
	.datac(\delayLine|mem~6_combout ),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\delayLine|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~20 .lut_mask = 16'hCFC0;
defparam \delayLine|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N21
dffeas \delayLine|q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[14] .is_wysiwyg = "true";
defparam \delayLine|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N28
cycloneive_lcell_comb \Areg|Q~14 (
// Equation(s):
// \Areg|Q~14_combout  = (!\Reset~input_o  & \delayLine|q [14])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\delayLine|q [14]),
	.cin(gnd),
	.combout(\Areg|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~14 .lut_mask = 16'h3300;
defparam \Areg|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N12
cycloneive_lcell_comb \Breg|Q[14]~feeder (
// Equation(s):
// \Breg|Q[14]~feeder_combout  = \Areg|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~14_combout ),
	.cin(gnd),
	.combout(\Breg|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N13
dffeas \Breg|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[14] .is_wysiwyg = "true";
defparam \Breg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N27
dffeas \sample|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[13] .is_wysiwyg = "true";
defparam \sample|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N26
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\state.UPDATEPTR2~q  & ((\sample|Q [13]) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\state.UPDATEPTR2~q  & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\sample|Q [13]),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h8F88;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N27
dffeas \delayLine|mem_rtl_0_bypass[33] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N30
cycloneive_lcell_comb \delayLine|mem~19 (
// Equation(s):
// \delayLine|mem~19_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [33])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\delayLine|mem~6_combout ),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0_bypass [33]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\delayLine|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~19 .lut_mask = 16'hF5A0;
defparam \delayLine|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N31
dffeas \delayLine|q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[13] .is_wysiwyg = "true";
defparam \delayLine|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N2
cycloneive_lcell_comb \Areg|Q~13 (
// Equation(s):
// \Areg|Q~13_combout  = (!\Reset~input_o  & \delayLine|q [13])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\delayLine|q [13]),
	.cin(gnd),
	.combout(\Areg|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~13 .lut_mask = 16'h3300;
defparam \Areg|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N3
dffeas \Areg|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[13] .is_wysiwyg = "true";
defparam \Areg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N25
dffeas \sample|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[12] .is_wysiwyg = "true";
defparam \sample|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N4
cycloneive_lcell_comb \dl_in[12]~0 (
// Equation(s):
// \dl_in[12]~0_combout  = (\state.UPDATEPTR2~q  & \sample|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\sample|Q [12]),
	.cin(gnd),
	.combout(\dl_in[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dl_in[12]~0 .lut_mask = 16'hF000;
defparam \dl_in[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N5
dffeas \delayLine|mem_rtl_0_bypass[32] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dl_in[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N12
cycloneive_lcell_comb \delayLine|mem~18 (
// Equation(s):
// \delayLine|mem~18_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [32])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\delayLine|mem~6_combout ),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0_bypass [32]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\delayLine|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~18 .lut_mask = 16'hF5A0;
defparam \delayLine|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N13
dffeas \delayLine|q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[12] .is_wysiwyg = "true";
defparam \delayLine|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N20
cycloneive_lcell_comb \Areg|Q~12 (
// Equation(s):
// \Areg|Q~12_combout  = (!\Reset~input_o  & \delayLine|q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\delayLine|q [12]),
	.cin(gnd),
	.combout(\Areg|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~12 .lut_mask = 16'h0F00;
defparam \Areg|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N21
dffeas \Areg|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[12] .is_wysiwyg = "true";
defparam \Areg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N23
dffeas \sample|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[11] .is_wysiwyg = "true";
defparam \sample|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N14
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.UPDATEPTR2~q  & ((\sample|Q [11]) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\state.UPDATEPTR2~q  & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\sample|Q [11]),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'h8F88;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N15
dffeas \delayLine|mem_rtl_0_bypass[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N22
cycloneive_lcell_comb \delayLine|mem~17 (
// Equation(s):
// \delayLine|mem~17_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [31])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\delayLine|mem~6_combout ),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0_bypass [31]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\delayLine|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~17 .lut_mask = 16'hF5A0;
defparam \delayLine|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N23
dffeas \delayLine|q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[11] .is_wysiwyg = "true";
defparam \delayLine|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N28
cycloneive_lcell_comb \Areg|Q~11 (
// Equation(s):
// \Areg|Q~11_combout  = (!\Reset~input_o  & \delayLine|q [11])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\delayLine|q [11]),
	.cin(gnd),
	.combout(\Areg|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~11 .lut_mask = 16'h5500;
defparam \Areg|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N2
cycloneive_lcell_comb \Areg|Q[11]~feeder (
// Equation(s):
// \Areg|Q[11]~feeder_combout  = \Areg|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~11_combout ),
	.cin(gnd),
	.combout(\Areg|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \Areg|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N3
dffeas \Areg|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[11] .is_wysiwyg = "true";
defparam \Areg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N21
dffeas \sample|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[10] .is_wysiwyg = "true";
defparam \sample|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N8
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\state.UPDATEPTR2~q  & ((\sample|Q [10]) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\state.UPDATEPTR2~q  & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\state.UPDATEPTR2~q ),
	.datab(\sample|Q [10]),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'h8F88;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N9
dffeas \delayLine|mem_rtl_0_bypass[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N24
cycloneive_lcell_comb \delayLine|mem~16 (
// Equation(s):
// \delayLine|mem~16_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [30])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\delayLine|mem~6_combout ),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0_bypass [30]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\delayLine|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~16 .lut_mask = 16'hF5A0;
defparam \delayLine|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N25
dffeas \delayLine|q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[10] .is_wysiwyg = "true";
defparam \delayLine|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N24
cycloneive_lcell_comb \Areg|Q~10 (
// Equation(s):
// \Areg|Q~10_combout  = (!\Reset~input_o  & \delayLine|q [10])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\delayLine|q [10]),
	.cin(gnd),
	.combout(\Areg|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~10 .lut_mask = 16'h5500;
defparam \Areg|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N14
cycloneive_lcell_comb \Breg|Q[10]~feeder (
// Equation(s):
// \Breg|Q[10]~feeder_combout  = \Areg|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~10_combout ),
	.cin(gnd),
	.combout(\Breg|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N15
dffeas \Breg|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[10] .is_wysiwyg = "true";
defparam \Breg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N19
dffeas \sample|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[9] .is_wysiwyg = "true";
defparam \sample|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N14
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\randomNum|sreg [0] & (\sample|Q [9] & (\state.UPDATEPTR2~q ))) # (!\randomNum|sreg [0] & ((\state.INITIALIZE~q ) # ((\sample|Q [9] & \state.UPDATEPTR2~q ))))

	.dataa(\randomNum|sreg [0]),
	.datab(\sample|Q [9]),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hD5C0;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N15
dffeas \delayLine|mem_rtl_0_bypass[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \delayLine|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Selector36~0_combout ,\Selector37~0_combout ,\Selector38~0_combout ,\Selector39~0_combout ,\Selector40~0_combout ,\Selector41~0_combout ,\Selector42~0_combout ,\Selector43~0_combout ,\Selector44~0_combout }),
	.portaaddr({\Selector21~0_combout ,\Selector22~0_combout ,\Selector23~0_combout ,\Selector24~0_combout ,\Selector25~0_combout ,\Selector26~0_combout ,\Selector27~0_combout ,\Selector28~0_combout ,\Selector29~0_combout ,\Selector30~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\Selector46~0_combout ,\Selector47~0_combout ,\Selector48~0_combout ,\Selector49~0_combout ,\Selector50~0_combout ,\Selector51~0_combout ,\Selector52~0_combout ,\Selector53~0_combout ,\Selector54~0_combout ,\Selector55~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\delayLine|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ALTSYNCRAM";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 15;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 15;
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \delayLine|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N30
cycloneive_lcell_comb \delayLine|mem~15 (
// Equation(s):
// \delayLine|mem~15_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [29])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [29]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\delayLine|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~15 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N31
dffeas \delayLine|q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[9] .is_wysiwyg = "true";
defparam \delayLine|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N24
cycloneive_lcell_comb \Areg|Q~9 (
// Equation(s):
// \Areg|Q~9_combout  = (!\Reset~input_o  & \delayLine|q [9])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~9 .lut_mask = 16'h3030;
defparam \Areg|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N25
dffeas \Areg|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[9] .is_wysiwyg = "true";
defparam \Areg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N17
dffeas \sample|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[8] .is_wysiwyg = "true";
defparam \sample|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N16
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\sample|Q [8] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [8] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [8]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h8F88;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N17
dffeas \delayLine|mem_rtl_0_bypass[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N28
cycloneive_lcell_comb \delayLine|mem~14 (
// Equation(s):
// \delayLine|mem~14_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [28])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [28]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\delayLine|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~14 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N29
dffeas \delayLine|q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[8] .is_wysiwyg = "true";
defparam \delayLine|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N18
cycloneive_lcell_comb \Areg|Q~8 (
// Equation(s):
// \Areg|Q~8_combout  = (\delayLine|q [8] & !\Reset~input_o )

	.dataa(gnd),
	.datab(\delayLine|q [8]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~8 .lut_mask = 16'h0C0C;
defparam \Areg|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N26
cycloneive_lcell_comb \Breg|Q[8]~feeder (
// Equation(s):
// \Breg|Q[8]~feeder_combout  = \Areg|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~8_combout ),
	.cin(gnd),
	.combout(\Breg|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N27
dffeas \Breg|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[8] .is_wysiwyg = "true";
defparam \Breg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N15
dffeas \sample|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[7] .is_wysiwyg = "true";
defparam \sample|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N26
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\sample|Q [7] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [7] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [7]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'h8F88;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N27
dffeas \delayLine|mem_rtl_0_bypass[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N26
cycloneive_lcell_comb \delayLine|mem~13 (
// Equation(s):
// \delayLine|mem~13_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [27])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [27]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\delayLine|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~13 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N27
dffeas \delayLine|q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[7] .is_wysiwyg = "true";
defparam \delayLine|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N20
cycloneive_lcell_comb \Areg|Q~7 (
// Equation(s):
// \Areg|Q~7_combout  = (!\Reset~input_o  & \delayLine|q [7])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~7 .lut_mask = 16'h3030;
defparam \Areg|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N21
dffeas \Areg|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[7] .is_wysiwyg = "true";
defparam \Areg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N13
dffeas \sample|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[6] .is_wysiwyg = "true";
defparam \sample|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N4
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\sample|Q [6] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [6] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [6]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h8F88;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N5
dffeas \delayLine|mem_rtl_0_bypass[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N8
cycloneive_lcell_comb \delayLine|mem~12 (
// Equation(s):
// \delayLine|mem~12_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [26])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [26]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\delayLine|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~12 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N9
dffeas \delayLine|q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[6] .is_wysiwyg = "true";
defparam \delayLine|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N14
cycloneive_lcell_comb \Areg|Q~6 (
// Equation(s):
// \Areg|Q~6_combout  = (!\Reset~input_o  & \delayLine|q [6])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~6 .lut_mask = 16'h3030;
defparam \Areg|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N10
cycloneive_lcell_comb \Breg|Q[6]~feeder (
// Equation(s):
// \Breg|Q[6]~feeder_combout  = \Areg|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~6_combout ),
	.cin(gnd),
	.combout(\Breg|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N11
dffeas \Breg|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[6] .is_wysiwyg = "true";
defparam \Breg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N11
dffeas \sample|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[5] .is_wysiwyg = "true";
defparam \sample|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N10
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\sample|Q [5] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [5] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [5]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h8F88;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N11
dffeas \delayLine|mem_rtl_0_bypass[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N10
cycloneive_lcell_comb \delayLine|mem~11 (
// Equation(s):
// \delayLine|mem~11_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [25])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [25]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\delayLine|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~11 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N11
dffeas \delayLine|q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[5] .is_wysiwyg = "true";
defparam \delayLine|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N30
cycloneive_lcell_comb \Areg|Q~5 (
// Equation(s):
// \Areg|Q~5_combout  = (!\Reset~input_o  & \delayLine|q [5])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~5 .lut_mask = 16'h3030;
defparam \Areg|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N31
dffeas \Areg|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[5] .is_wysiwyg = "true";
defparam \Areg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N9
dffeas \sample|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[4] .is_wysiwyg = "true";
defparam \sample|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N24
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\sample|Q [4] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [4] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [4]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h8F88;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N25
dffeas \delayLine|mem_rtl_0_bypass[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N4
cycloneive_lcell_comb \delayLine|mem~10 (
// Equation(s):
// \delayLine|mem~10_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [24])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\delayLine|mem~6_combout ),
	.datac(\delayLine|mem_rtl_0_bypass [24]),
	.datad(\delayLine|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\delayLine|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~10 .lut_mask = 16'hF3C0;
defparam \delayLine|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N5
dffeas \delayLine|q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[4] .is_wysiwyg = "true";
defparam \delayLine|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N12
cycloneive_lcell_comb \Areg|Q~4 (
// Equation(s):
// \Areg|Q~4_combout  = (!\Reset~input_o  & \delayLine|q [4])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~4 .lut_mask = 16'h3030;
defparam \Areg|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N13
dffeas \Areg|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[4] .is_wysiwyg = "true";
defparam \Areg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N7
dffeas \sample|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[3] .is_wysiwyg = "true";
defparam \sample|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N18
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\randomNum|sreg [0] & (\sample|Q [3] & (\state.UPDATEPTR2~q ))) # (!\randomNum|sreg [0] & ((\state.INITIALIZE~q ) # ((\sample|Q [3] & \state.UPDATEPTR2~q ))))

	.dataa(\randomNum|sreg [0]),
	.datab(\sample|Q [3]),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hD5C0;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N19
dffeas \delayLine|mem_rtl_0_bypass[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N6
cycloneive_lcell_comb \delayLine|mem~9 (
// Equation(s):
// \delayLine|mem~9_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [23])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\delayLine|mem_rtl_0_bypass [23]),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\delayLine|mem~6_combout ),
	.cin(gnd),
	.combout(\delayLine|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~9 .lut_mask = 16'hAAF0;
defparam \delayLine|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N7
dffeas \delayLine|q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[3] .is_wysiwyg = "true";
defparam \delayLine|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N0
cycloneive_lcell_comb \Areg|Q~3 (
// Equation(s):
// \Areg|Q~3_combout  = (!\Reset~input_o  & \delayLine|q [3])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\delayLine|q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~3 .lut_mask = 16'h3030;
defparam \Areg|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N16
cycloneive_lcell_comb \Breg|Q[3]~feeder (
// Equation(s):
// \Breg|Q[3]~feeder_combout  = \Areg|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~3_combout ),
	.cin(gnd),
	.combout(\Breg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N17
dffeas \Breg|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[3] .is_wysiwyg = "true";
defparam \Breg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N5
dffeas \sample|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[2] .is_wysiwyg = "true";
defparam \sample|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N8
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\randomNum|sreg [0] & (\sample|Q [2] & (\state.UPDATEPTR2~q ))) # (!\randomNum|sreg [0] & ((\state.INITIALIZE~q ) # ((\sample|Q [2] & \state.UPDATEPTR2~q ))))

	.dataa(\randomNum|sreg [0]),
	.datab(\sample|Q [2]),
	.datac(\state.UPDATEPTR2~q ),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hD5C0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N9
dffeas \delayLine|mem_rtl_0_bypass[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N16
cycloneive_lcell_comb \delayLine|mem~8 (
// Equation(s):
// \delayLine|mem~8_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [22])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\delayLine|mem_rtl_0_bypass [22]),
	.datab(gnd),
	.datac(\delayLine|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\delayLine|mem~6_combout ),
	.cin(gnd),
	.combout(\delayLine|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~8 .lut_mask = 16'hAAF0;
defparam \delayLine|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N17
dffeas \delayLine|q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[2] .is_wysiwyg = "true";
defparam \delayLine|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N6
cycloneive_lcell_comb \Areg|Q~2 (
// Equation(s):
// \Areg|Q~2_combout  = (\delayLine|q [2] & !\Reset~input_o )

	.dataa(\delayLine|q [2]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Areg|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~2 .lut_mask = 16'h0A0A;
defparam \Areg|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N7
dffeas \Areg|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Areg|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Areg|Q[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Areg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Areg|Q[2] .is_wysiwyg = "true";
defparam \Areg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N3
dffeas \sample|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[1] .is_wysiwyg = "true";
defparam \sample|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N22
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\sample|Q [1] & ((\state.UPDATEPTR2~q ) # ((!\randomNum|sreg [0] & \state.INITIALIZE~q )))) # (!\sample|Q [1] & (((!\randomNum|sreg [0] & \state.INITIALIZE~q ))))

	.dataa(\sample|Q [1]),
	.datab(\state.UPDATEPTR2~q ),
	.datac(\randomNum|sreg [0]),
	.datad(\state.INITIALIZE~q ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'h8F88;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N23
dffeas \delayLine|mem_rtl_0_bypass[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \delayLine|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N22
cycloneive_lcell_comb \delayLine|mem~7 (
// Equation(s):
// \delayLine|mem~7_combout  = (\delayLine|mem~6_combout  & (\delayLine|mem_rtl_0_bypass [21])) # (!\delayLine|mem~6_combout  & ((\delayLine|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\delayLine|mem_rtl_0_bypass [21]),
	.datac(\delayLine|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\delayLine|mem~6_combout ),
	.cin(gnd),
	.combout(\delayLine|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \delayLine|mem~7 .lut_mask = 16'hCCF0;
defparam \delayLine|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N23
dffeas \delayLine|q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\delayLine|mem~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delayLine|rden_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delayLine|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \delayLine|q[1] .is_wysiwyg = "true";
defparam \delayLine|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N12
cycloneive_lcell_comb \Areg|Q~0 (
// Equation(s):
// \Areg|Q~0_combout  = (!\Reset~input_o  & \delayLine|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\delayLine|q [1]),
	.cin(gnd),
	.combout(\Areg|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Areg|Q~0 .lut_mask = 16'h0F00;
defparam \Areg|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N8
cycloneive_lcell_comb \Breg|Q[1]~feeder (
// Equation(s):
// \Breg|Q[1]~feeder_combout  = \Areg|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Areg|Q~0_combout ),
	.cin(gnd),
	.combout(\Breg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Breg|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \Breg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N9
dffeas \Breg|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Breg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg|Q[1] .is_wysiwyg = "true";
defparam \Breg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y69_N1
dffeas \sample|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\sample|Q[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\sample|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sample|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sample|Q[0] .is_wysiwyg = "true";
defparam \sample|Q[0] .power_up = "low";
// synopsys translate_on

assign sample_out[0] = \sample_out[0]~output_o ;

assign sample_out[1] = \sample_out[1]~output_o ;

assign sample_out[2] = \sample_out[2]~output_o ;

assign sample_out[3] = \sample_out[3]~output_o ;

assign sample_out[4] = \sample_out[4]~output_o ;

assign sample_out[5] = \sample_out[5]~output_o ;

assign sample_out[6] = \sample_out[6]~output_o ;

assign sample_out[7] = \sample_out[7]~output_o ;

assign sample_out[8] = \sample_out[8]~output_o ;

assign sample_out[9] = \sample_out[9]~output_o ;

assign sample_out[10] = \sample_out[10]~output_o ;

assign sample_out[11] = \sample_out[11]~output_o ;

assign sample_out[12] = \sample_out[12]~output_o ;

assign sample_out[13] = \sample_out[13]~output_o ;

assign sample_out[14] = \sample_out[14]~output_o ;

assign sample_out[15] = \sample_out[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
