/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [12:0] _02_;
  reg [24:0] _03_;
  reg [2:0] _04_;
  wire [5:0] _05_;
  reg [3:0] _06_;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = celloutsig_0_5z ? celloutsig_0_2z[5] : celloutsig_0_11z[1];
  assign celloutsig_1_7z = ~((in_data[153] | celloutsig_1_5z) & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_12z | celloutsig_1_18z) & celloutsig_1_5z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_11z[1]);
  assign celloutsig_1_4z = ~((in_data[189] | celloutsig_1_1z[9]) & (celloutsig_1_3z | celloutsig_1_1z[1]));
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 3'h0;
    else _04_ <= in_data[75:73];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 7'h00;
    else _01_ <= in_data[72:66];
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 4'h0;
    else _14_ <= celloutsig_0_29z[4:1];
  assign out_data[35:32] = _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 25'h0000000;
    else _03_ <= { celloutsig_1_1z[2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  reg [5:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 6'h00;
    else _16_ <= { celloutsig_0_11z, celloutsig_0_1z, 1'h1, celloutsig_0_8z };
  assign { _05_[5], _02_[12:10], _05_[1], _00_ } = _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= celloutsig_0_7z;
  assign celloutsig_1_0z = in_data[169:153] & in_data[116:100];
  assign celloutsig_0_20z = { celloutsig_0_11z[2], celloutsig_0_11z } & _06_;
  assign celloutsig_1_3z = celloutsig_1_1z[7:4] === celloutsig_1_0z[14:11];
  assign celloutsig_0_24z = { celloutsig_0_12z[12:7], in_data[72], celloutsig_0_12z[5:3] } === { celloutsig_0_15z, _06_ };
  assign celloutsig_1_10z = celloutsig_1_9z[6:1] >= _03_[24:19];
  assign celloutsig_1_18z = in_data[188:180] <= { celloutsig_1_0z[13:11], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_2z[4], celloutsig_0_2z[6:4], celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_8z } <= { _01_[3:0], _04_ };
  assign celloutsig_1_1z = in_data[134:125] % { 1'h1, in_data[143:135] };
  assign celloutsig_0_15z = { _05_[5], _02_[12], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_2z[4], celloutsig_0_2z[6:4], celloutsig_0_2z[0] };
  assign celloutsig_0_29z = celloutsig_0_24z ? { celloutsig_0_15z[1], celloutsig_0_20z } : { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[128:126] != in_data[129:127];
  assign celloutsig_0_11z = - { 1'h1, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[69:65] !== { celloutsig_0_2z[7:4], celloutsig_0_1z };
  assign celloutsig_1_12z = & celloutsig_1_0z[12:9];
  assign celloutsig_0_10z = & { celloutsig_0_7z, in_data[48:34] };
  assign celloutsig_0_5z = celloutsig_0_1z & in_data[66];
  assign celloutsig_1_5z = celloutsig_1_2z & in_data[104];
  assign celloutsig_0_1z = ^ in_data[90:84];
  assign celloutsig_1_6z = celloutsig_1_1z[8:6] >> in_data[127:125];
  assign celloutsig_1_9z = _03_[17:7] >>> { celloutsig_1_0z[9:0], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_2z[5:4], celloutsig_0_2z[6:5] } >>> in_data[94:91];
  assign celloutsig_0_17z = { _05_[5], _02_[12], celloutsig_0_6z } >>> { celloutsig_0_13z, celloutsig_0_13z, 1'h1 };
  assign celloutsig_0_6z = ~((in_data[95] & celloutsig_0_5z) | (_01_[5] & 1'h1));
  assign { celloutsig_0_2z[0], celloutsig_0_2z[7:4] } = { celloutsig_0_1z, _04_[2], _04_ } & { celloutsig_0_1z, celloutsig_0_1z, _04_ };
  assign { celloutsig_0_12z[3], celloutsig_0_12z[9], celloutsig_0_12z[2], celloutsig_0_12z[8], celloutsig_0_12z[1], celloutsig_0_12z[7], celloutsig_0_12z[0], celloutsig_0_12z[5:4], celloutsig_0_12z[12:10] } = { celloutsig_0_11z[2], celloutsig_0_11z[2:1], celloutsig_0_11z[1:0], celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, _04_ } & { celloutsig_0_11z[0], in_data[75], celloutsig_0_5z, in_data[74], celloutsig_0_6z, in_data[73], celloutsig_0_10z, celloutsig_0_11z[2:1], in_data[78:76] };
  assign _02_[3:0] = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_24z };
  assign { _05_[4:2], _05_[0] } = { _02_[12:10], _00_ };
  assign celloutsig_0_12z[6] = in_data[72];
  assign celloutsig_0_2z[3:1] = celloutsig_0_2z[6:4];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z };
endmodule
