Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/ILC.ip" --block-symbol-file --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/ILC" --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/ILC.ip" --synthesis=VERILOG --output-directory="/home/wisig/sam/basic hps/AGFB014/ip/subsys_periph/ILC" --family=Agilex --part=AGFB014R24B2E2V
Info: ILC: "Transforming system: ILC"
Info: ILC: "Naming system components in system: ILC"
Info: ILC: "Processing generation queue"
Info: ILC: "Generating: ILC"
Info: ILC: "Generating: interrupt_latency_counter"
Info: ILC: Done "ILC" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
