

================================================================
== Synthesis Summary Report of 'convolution1_hls'
================================================================
+ General Information: 
    * Date:           Fri Dec 13 17:10:11 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        lenet_conv1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |                                         Modules                                        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |           |     |
    |                                         & Loops                                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |+ convolution1_hls                                                                      |     -|  0.00|   353958|  3.540e+06|         -|   353959|      -|        no|  19 (6%)|  5 (~0%)|  5448 (2%)|  6304 (5%)|    -|
    | + convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                            |     -|  0.00|     1027|  1.027e+04|         -|     1027|      -|        no|        -|        -|   60 (~0%)|  173 (~0%)|    -|
    |  o VITIS_LOOP_18_1_VITIS_LOOP_19_2                                                     |     -|  7.30|     1025|  1.025e+04|         3|        1|   1024|       yes|        -|        -|          -|          -|    -|
    | + convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5            |     -|  0.00|      153|  1.530e+03|         -|      153|      -|        no|        -|        -|   60 (~0%)|  269 (~0%)|    -|
    |  o VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5                                     |     -|  7.30|      151|  1.510e+03|         3|        1|    150|       yes|        -|        -|          -|          -|    -|
    | + convolution1_hls_Pipeline_VITIS_LOOP_36_6                                            |     -|  0.00|        9|     90.000|         -|        9|      -|        no|        -|        -|   46 (~0%)|   69 (~0%)|    -|
    |  o VITIS_LOOP_36_6                                                                     |     -|  7.30|        7|     70.000|         3|        1|      6|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_42_7                                                                      |     -|  7.30|   352920|  3.529e+06|    117640|        -|      3|        no|        -|        -|          -|          -|    -|
    |  + convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1  |     -|  0.00|    58812|  5.881e+05|         -|    58812|      -|        no|        -|        -|  389 (~0%)|  582 (~0%)|    -|
    |   o VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11                  |    II|  7.30|    58810|  5.881e+05|        14|        3|  19600|       yes|        -|        -|          -|          -|    -|
    |  + convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS    |     -|  0.00|    58812|  5.881e+05|         -|    58812|      -|        no|        -|        -|  384 (~0%)|  582 (~0%)|    -|
    |   o VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11                  |    II|  7.30|    58810|  5.881e+05|        14|        3|  19600|       yes|        -|        -|          -|          -|    -|
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_BIAS     | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_INPUT_r  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_OUTPUT_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_WEIGHTS  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 4             |        |          |
| s_axi_control  | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control  | input_r_r_1  | 0x10   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | input_r_r_2  | 0x14   | 32    | W      | Data signal of input_r_r         |                                                                      |
| s_axi_control  | weights_r_1  | 0x1c   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | weights_r_2  | 0x20   | 32    | W      | Data signal of weights_r         |                                                                      |
| s_axi_control  | bias_r_1     | 0x28   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | bias_r_2     | 0x2c   | 32    | W      | Data signal of bias_r            |                                                                      |
| s_axi_control  | output_r_r_1 | 0x34   | 32    | W      | Data signal of output_r_r        |                                                                      |
| s_axi_control  | output_r_r_2 | 0x38   | 32    | W      | Data signal of output_r_r        |                                                                      |
+----------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | float*   |
| weights  | in        | float*   |
| bias     | in        | float*   |
| output   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+---------------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                               |
+----------+----------------+-----------+----------+---------------------------------------+
| input    | m_axi_INPUT_r  | interface |          |                                       |
| input    | s_axi_control  | interface | offset   |                                       |
| weights  | m_axi_WEIGHTS  | interface |          |                                       |
| weights  | s_axi_control  | register  | offset   | name=weights_r_1 offset=0x1c range=32 |
| weights  | s_axi_control  | register  | offset   | name=weights_r_2 offset=0x20 range=32 |
| bias     | m_axi_BIAS     | interface |          |                                       |
| bias     | s_axi_control  | register  | offset   | name=bias_r_1 offset=0x28 range=32    |
| bias     | s_axi_control  | register  | offset   | name=bias_r_2 offset=0x2c range=32    |
| output   | m_axi_OUTPUT_r | interface |          |                                       |
| output   | s_axi_control  | interface | offset   |                                       |
+----------+----------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+
| HW Interface   | Direction | Length | Width | Loop            | Loop Location                                                                           |
+----------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+
| m_axi_BIAS     | read      | 6      | 32    | VITIS_LOOP_36_6 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22 |
| m_axi_INPUT_r  | read      | 1024   | 32    | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22 |
| m_axi_OUTPUT_r | write     | 784    | 32    | VITIS_LOOP_44_8 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19 |
| m_axi_WEIGHTS  | read      | 150    | 32    | VITIS_LOOP_26_3 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22 |
+----------------+-----------+--------+-------+-----------------+-----------------------------------------------------------------------------------------+

* All M_AXI Variable Accesses
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Access Location                                                                         | Direction | Burst Status | Length | Loop            | Loop Location                                                                           | Resolution | Problem                                                                                                 |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_BIAS    | bias     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:38:19 | read      | Widen Fail   |        | VITIS_LOOP_36_6 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_BIAS    | bias     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:38:19 | read      | Inferred     | 6      | VITIS_LOOP_36_6 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22 |            |                                                                                                         |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:21:22 | read      | Widen Fail   |        | VITIS_LOOP_19_2 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:19:26 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_INPUT   | input    | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:21:22 | read      | Inferred     | 1024   | VITIS_LOOP_18_1 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22 |            |                                                                                                         |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55:34 | write     | Widen Fail   |        | VITIS_LOOP_45_9 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55:34 | write     | Fail         |        | VITIS_LOOP_42_7 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_OUTPUT  | output   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55:34 | write     | Inferred     | 784    | VITIS_LOOP_44_8 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19 |            |                                                                                                         |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30:30 | read      | Widen Fail   |        | VITIS_LOOP_28_5 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28:30 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_WEIGHTS | weights  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30:30 | read      | Inferred     | 150    | VITIS_LOOP_26_3 | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22 |            |                                                                                                         |
+---------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + convolution1_hls                                                                    | 5   |        |            |     |        |         |
|   mul_3ns_13ns_15_1_1_U26                                                             |     |        | empty_27   | mul | auto   | 0       |
|   empty_28_fu_366_p2                                                                  |     |        | empty_28   | add | fabric | 0       |
|   add_ln51_2_fu_482_p2                                                                |     |        | add_ln51_2 | add | fabric | 0       |
|   tmp_fu_381_p2                                                                       |     |        | tmp        | add | fabric | 0       |
|   empty_31_fu_391_p2                                                                  |     |        | empty_31   | add | fabric | 0       |
|   add_ln42_fu_406_p2                                                                  |     |        | add_ln42   | add | fabric | 0       |
|  + convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                          | 0   |        |            |     |        |         |
|    add_ln18_1_fu_124_p2                                                               |     |        | add_ln18_1 | add | fabric | 0       |
|    add_ln18_fu_147_p2                                                                 |     |        | add_ln18   | add | fabric | 0       |
|    add_ln21_fu_191_p2                                                                 |     |        | add_ln21   | add | fabric | 0       |
|    add_ln19_fu_206_p2                                                                 |     |        | add_ln19   | add | fabric | 0       |
|  + convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5          | 0   |        |            |     |        |         |
|    add_ln26_1_fu_152_p2                                                               |     |        | add_ln26_1 | add | fabric | 0       |
|    add_ln26_fu_181_p2                                                                 |     |        | add_ln26   | add | fabric | 0       |
|    add_ln27_fu_227_p2                                                                 |     |        | add_ln27   | add | fabric | 0       |
|    add_ln28_fu_324_p2                                                                 |     |        | add_ln28   | add | fabric | 0       |
|    add_ln27_1_fu_330_p2                                                               |     |        | add_ln27_1 | add | fabric | 0       |
|  + convolution1_hls_Pipeline_VITIS_LOOP_36_6                                          | 0   |        |            |     |        |         |
|    add_ln36_fu_96_p2                                                                  |     |        | add_ln36   | add | fabric | 0       |
|  + convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1 | 0   |        |            |     |        |         |
|    add_ln44_1_fu_251_p2                                                               |     |        | add_ln44_1 | add | fabric | 0       |
|    add_ln44_fu_269_p2                                                                 |     |        | add_ln44   | add | fabric | 0       |
|    add_ln45_fu_321_p2                                                                 |     |        | add_ln45   | add | fabric | 0       |
|    add_ln48_fu_373_p2                                                                 |     |        | add_ln48   | add | fabric | 0       |
|    add_ln51_1_fu_411_p2                                                               |     |        | add_ln51_1 | add | fabric | 0       |
|    empty_fu_438_p2                                                                    |     |        | empty      | add | fabric | 0       |
|    add_ln51_fu_463_p2                                                                 |     |        | add_ln51   | add | fabric | 0       |
|    add_ln49_fu_482_p2                                                                 |     |        | add_ln49   | add | fabric | 0       |
|    add_ln48_1_fu_500_p2                                                               |     |        | add_ln48_1 | add | fabric | 0       |
|    add_ln45_1_fu_514_p2                                                               |     |        | add_ln45_1 | add | fabric | 0       |
|  + convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS   | 0   |        |            |     |        |         |
|    add_ln44_fu_247_p2                                                                 |     |        | add_ln44   | add | fabric | 0       |
|    add_ln44_1_fu_265_p2                                                               |     |        | add_ln44_1 | add | fabric | 0       |
|    add_ln45_1_fu_317_p2                                                               |     |        | add_ln45_1 | add | fabric | 0       |
|    add_ln48_1_fu_369_p2                                                               |     |        | add_ln48_1 | add | fabric | 0       |
|    add_ln51_fu_407_p2                                                                 |     |        | add_ln51   | add | fabric | 0       |
|    empty_fu_434_p2                                                                    |     |        | empty      | add | fabric | 0       |
|    add_ln51_1_fu_459_p2                                                               |     |        | add_ln51_1 | add | fabric | 0       |
|    add_ln49_fu_478_p2                                                                 |     |        | add_ln49   | add | fabric | 0       |
|    add_ln48_fu_496_p2                                                                 |     |        | add_ln48   | add | fabric | 0       |
|    add_ln45_fu_510_p2                                                                 |     |        | add_ln45   | add | fabric | 0       |
+---------------------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+
| Name               | Usage        | Type      | BRAM | URAM | Pragma | Variable      | Impl | Latency | Bitwidth, Depth, |
|                    |              |           |      |      |        |               |      |         | Banks            |
+--------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+
| + convolution1_hls |              |           | 19   | 0    |        |               |      |         |                  |
|   CTRL_BUS_s_axi_U | interface    | s_axilite |      |      |        |               |      |         |                  |
|   control_s_axi_U  | interface    | s_axilite |      |      |        |               |      |         |                  |
|   BIAS_m_axi_U     | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   INPUT_r_m_axi_U  | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   OUTPUT_r_m_axi_U | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   WEIGHTS_m_axi_U  | interface    | m_axi     | 4    |      |        |               |      |         |                  |
|   local_input_U    | ram_1p array |           | 2    |      |        | local_input   | auto | 1       | 32, 1024, 1      |
|   local_weights_U  | ram_1p array |           | 2    |      |        | local_weights | auto | 1       | 32, 150, 1       |
|   local_bias_U     | ram_1p array |           |      |      |        | local_bias    | auto | 1       | 32, 6, 1         |
+--------------------+--------------+-----------+------+------+--------+---------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                                   | Location                                                                                                         |
+-----------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
| interface | s_axilite port=return bundle=CTRL_BUS                     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:7 in convolution1_hls, return  |
| interface | m_axi depth=1024 port=input offset=slave bundle=INPUT     | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:8 in convolution1_hls, input   |
| interface | m_axi depth=1024 port=weights offset=slave bundle=WEIGHTS | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:9 in convolution1_hls, weights |
| interface | m_axi depth=6 port=bias offset=slave bundle=BIAS          | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:10 in convolution1_hls, bias   |
| interface | m_axi depth=1680 port=output offset=slave bundle=OUTPUT   | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:11 in convolution1_hls, output |
| pipeline  | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:20 in convolution1_hls         |
| pipeline  | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:29 in convolution1_hls         |
| pipeline  | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:37 in convolution1_hls         |
| unroll    | factor=2                                                  | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:43 in convolution1_hls         |
| pipeline  | II=1                                                      | ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:50 in convolution1_hls         |
+-----------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


