{
  "name": "peakrdl-busdecoder",
  "version": "0.6.10",
  "summary": "Generate a SystemVerilog bus decoder from SystemRDL for splitting CPU interfaces to multiple sub-address spaces",
  "license": "LGPLv3",
  "license_expression": null,
  "home_page": null,
  "home_page_source": null,
  "maintainer": null,
  "author": "Arnav Sacheti",
  "repository": "https://github.com/arnavsacheti/PeakRDL-BusDecoder",
  "repository_source": "project_urls.source",
  "download": null,
  "download_source": null,
  "pub_date": 1770352784,
  "project_urls": {
    "Source": "https://github.com/arnavsacheti/PeakRDL-BusDecoder",
    "Documentation": "https://peakrdl-busdecoder.readthedocs.io/",
    "Changelog": "https://github.com/arnavsacheti/PeakRDL-BusDecoder/releases",
    "Tracker": "https://github.com/arnavsacheti/PeakRDL-BusDecoder/issues"
  },
  "has_github_actions": true,
  "has_gitlab_pipeline": null,
  "has_dependabot": false,
  "has_pyproject_toml": true,
  "has_setup_py": false,
  "has_setup_cfg": false
}