--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml state_machine.twx state_machine.ncd -o state_machine.twr
state_machine.pcf -ucf state_machine.ucf

Design file:              state_machine.ncd
Physical constraint file: state_machine.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.592ns.
--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd2 (SLICE_X0Y81.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd2 (FF)
  Destination:          current_state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: current_state_FSM_FFd2 to current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.BQ       Tcko                  0.341   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2
    SLICE_X0Y81.B2       net (fanout=5)        0.539   current_state_FSM_FFd2
    SLICE_X0Y81.CLK      Tas                   0.065   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2-In21
                                                       current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.406ns logic, 0.539ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd1 (SLICE_X0Y81.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd2 (FF)
  Destination:          current_state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: current_state_FSM_FFd2 to current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.BQ       Tcko                  0.341   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2
    SLICE_X0Y81.A2       net (fanout=5)        0.532   current_state_FSM_FFd2
    SLICE_X0Y81.CLK      Tas                   0.067   current_state_FSM_FFd3
                                                       current_state_FSM_FFd1-In1
                                                       current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.408ns logic, 0.532ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd3 (SLICE_X0Y81.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               current_state_FSM_FFd3 (FF)
  Destination:          current_state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: current_state_FSM_FFd3 to current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.CQ       Tcko                  0.341   current_state_FSM_FFd3
                                                       current_state_FSM_FFd3
    SLICE_X0Y81.C2       net (fanout=5)        0.527   current_state_FSM_FFd3
    SLICE_X0Y81.CLK      Tas                   0.054   current_state_FSM_FFd3
                                                       current_state_FSM_FFd3-In1
                                                       current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.395ns logic, 0.527ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd2 (SLICE_X0Y81.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               current_state_FSM_FFd1 (FF)
  Destination:          current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: current_state_FSM_FFd1 to current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.AQ       Tcko                  0.141   current_state_FSM_FFd3
                                                       current_state_FSM_FFd1
    SLICE_X0Y81.B3       net (fanout=4)        0.197   current_state_FSM_FFd1
    SLICE_X0Y81.CLK      Tah         (-Th)     0.047   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2-In21
                                                       current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.094ns logic, 0.197ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd3 (SLICE_X0Y81.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               current_state_FSM_FFd2 (FF)
  Destination:          current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: current_state_FSM_FFd2 to current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.BQ       Tcko                  0.141   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2
    SLICE_X0Y81.C4       net (fanout=5)        0.245   current_state_FSM_FFd2
    SLICE_X0Y81.CLK      Tah         (-Th)     0.057   current_state_FSM_FFd3
                                                       current_state_FSM_FFd3-In1
                                                       current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.084ns logic, 0.245ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point current_state_FSM_FFd2 (SLICE_X0Y81.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               current_state_FSM_FFd3 (FF)
  Destination:          current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: current_state_FSM_FFd3 to current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.CQ       Tcko                  0.141   current_state_FSM_FFd3
                                                       current_state_FSM_FFd3
    SLICE_X0Y81.B4       net (fanout=5)        0.241   current_state_FSM_FFd3
    SLICE_X0Y81.CLK      Tah         (-Th)     0.047   current_state_FSM_FFd3
                                                       current_state_FSM_FFd2-In21
                                                       current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.094ns logic, 0.241ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: current_state_FSM_FFd3/CLK
  Logical resource: current_state_FSM_FFd1/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: current_state_FSM_FFd3/CLK
  Logical resource: current_state_FSM_FFd1/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.980|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:   1.592ns{1}   (Maximum frequency: 628.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 18 12:02:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



