# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VGA_display.srcs/sim_1/new/test_VGA_drive.vhd" \

# Do not sort compile order
nosort
