{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583875820529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583875820530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 22:30:20 2020 " "Processing started: Tue Mar 10 22:30:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583875820530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875820530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875820530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583875821723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583875821723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser.sv 1 1 " "Found 1 design units, including 1 entities, in source file laser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 laserV1 " "Found entity 1: laserV1" {  } { { "laser.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/laser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875834796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quad_counter " "Found entity 1: quad_counter" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875834801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file myde0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyDE0_Nano " "Found entity 1: MyDE0_Nano" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875834806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "MySPI.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MySPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875834815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyDE0_Nano " "Elaborating entity \"MyDE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583875834875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Laser_signal MyDE0_Nano.sv(63) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(63): object \"Laser_signal\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Laser_cod_A MyDE0_Nano.sv(63) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(63): object \"Laser_cod_A\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Laser_cod_B MyDE0_Nano.sv(63) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(63): object \"Laser_cod_B\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TX MyDE0_Nano.sv(65) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(65): object \"UART_TX\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RX MyDE0_Nano.sv(65) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(65): object \"UART_RX\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_DIR MyDE0_Nano.sv(65) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(65): object \"UART_DIR\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset MyDE0_Nano.sv(65) " "Verilog HDL or VHDL warning at MyDE0_Nano.sv(65): object \"reset\" assigned a value but never read" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583875834876 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "position MyDE0_Nano.sv(74) " "Verilog HDL warning at MyDE0_Nano.sv(74): object position used but never assigned" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583875834877 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "beacon_rising_edge MyDE0_Nano.sv(74) " "Verilog HDL warning at MyDE0_Nano.sv(74): object beacon_rising_edge used but never assigned" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583875834877 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "beacon_falling_edge MyDE0_Nano.sv(74) " "Verilog HDL warning at MyDE0_Nano.sv(74): object beacon_falling_edge used but never assigned" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583875834877 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeRoue MyDE0_Nano.sv(162) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(162): variable \"writeRoue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834878 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VitesseRoueRL MyDE0_Nano.sv(165) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(165): variable \"VitesseRoueRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834878 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeBeacon_edge MyDE0_Nano.sv(169) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(169): variable \"writeBeacon_edge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834879 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "beacon_edge MyDE0_Nano.sv(172) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(172): variable \"beacon_edge\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834879 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeTowerPos MyDE0_Nano.sv(176) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(176): variable \"writeTowerPos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834879 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "towerPos MyDE0_Nano.sv(179) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(179): variable \"towerPos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583875834879 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWriteM MyDE0_Nano.sv(157) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(157): inferring latch(es) for variable \"MemWriteM\", which holds its previous value in one or more paths through the always construct" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583875834880 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VitesseRoueRLPrev MyDE0_Nano.sv(157) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(157): inferring latch(es) for variable \"VitesseRoueRLPrev\", which holds its previous value in one or more paths through the always construct" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583875834880 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "beacon_edgePrev MyDE0_Nano.sv(157) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(157): inferring latch(es) for variable \"beacon_edgePrev\", which holds its previous value in one or more paths through the always construct" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583875834880 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "towerPosPrev MyDE0_Nano.sv(157) " "Verilog HDL Always Construct warning at MyDE0_Nano.sv(157): inferring latch(es) for variable \"towerPosPrev\", which holds its previous value in one or more paths through the always construct" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583875834880 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "position 0 MyDE0_Nano.sv(74) " "Net \"position\" at MyDE0_Nano.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583875834881 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "beacon_rising_edge 0 MyDE0_Nano.sv(74) " "Net \"beacon_rising_edge\" at MyDE0_Nano.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583875834881 "|MyDE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "beacon_falling_edge 0 MyDE0_Nano.sv(74) " "Net \"beacon_falling_edge\" at MyDE0_Nano.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583875834881 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..4\] MyDE0_Nano.sv(12) " "Output port \"LED\[7..4\]\" at MyDE0_Nano.sv(12) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR MyDE0_Nano.sv(21) " "Output port \"DRAM_ADDR\" at MyDE0_Nano.sv(21) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA MyDE0_Nano.sv(22) " "Output port \"DRAM_BA\" at MyDE0_Nano.sv(22) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM MyDE0_Nano.sv(28) " "Output port \"DRAM_DQM\" at MyDE0_Nano.sv(28) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N MyDE0_Nano.sv(23) " "Output port \"DRAM_CAS_N\" at MyDE0_Nano.sv(23) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE MyDE0_Nano.sv(24) " "Output port \"DRAM_CKE\" at MyDE0_Nano.sv(24) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK MyDE0_Nano.sv(25) " "Output port \"DRAM_CLK\" at MyDE0_Nano.sv(25) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N MyDE0_Nano.sv(26) " "Output port \"DRAM_CS_N\" at MyDE0_Nano.sv(26) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N MyDE0_Nano.sv(29) " "Output port \"DRAM_RAS_N\" at MyDE0_Nano.sv(29) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N MyDE0_Nano.sv(30) " "Output port \"DRAM_WE_N\" at MyDE0_Nano.sv(30) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO MyDE0_Nano.sv(33) " "Output port \"EPCS_ASDO\" at MyDE0_Nano.sv(33) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK MyDE0_Nano.sv(35) " "Output port \"EPCS_DCLK\" at MyDE0_Nano.sv(35) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO MyDE0_Nano.sv(36) " "Output port \"EPCS_NCSO\" at MyDE0_Nano.sv(36) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N MyDE0_Nano.sv(39) " "Output port \"G_SENSOR_CS_N\" at MyDE0_Nano.sv(39) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834882 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK MyDE0_Nano.sv(41) " "Output port \"I2C_SCLK\" at MyDE0_Nano.sv(41) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834883 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N MyDE0_Nano.sv(45) " "Output port \"ADC_CS_N\" at MyDE0_Nano.sv(45) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834883 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR MyDE0_Nano.sv(46) " "Output port \"ADC_SADDR\" at MyDE0_Nano.sv(46) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834883 "|MyDE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK MyDE0_Nano.sv(47) " "Output port \"ADC_SCLK\" at MyDE0_Nano.sv(47) has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583875834883 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[0\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[0\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834884 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[1\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[1\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834884 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[2\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[2\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[3\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[3\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[4\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[4\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[5\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[5\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[6\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[6\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[7\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[7\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[8\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[8\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[9\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[9\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[10\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[10\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[11\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[11\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[12\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[12\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[13\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[13\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[14\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[14\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834885 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[15\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[15\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[16\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[16\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[17\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[17\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[18\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[18\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[19\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[19\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[20\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[20\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[21\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[21\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[22\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[22\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[23\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[23\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[24\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[24\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[25\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[25\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[26\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[26\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[27\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[27\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[28\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[28\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[29\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[29\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[30\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[30\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "towerPosPrev\[31\] MyDE0_Nano.sv(157) " "Inferred latch for \"towerPosPrev\[31\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[0\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[0\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834886 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[1\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[1\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[2\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[2\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[3\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[3\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[4\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[4\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[5\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[5\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[6\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[6\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[7\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[7\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[8\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[8\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[9\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[9\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[10\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[10\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[11\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[11\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[12\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[12\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[13\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[13\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[14\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[14\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[15\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[15\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[16\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[16\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[17\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[17\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834887 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[18\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[18\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[19\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[19\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[20\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[20\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[21\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[21\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[22\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[22\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[23\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[23\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[24\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[24\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[25\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[25\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[26\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[26\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[27\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[27\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[28\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[28\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[29\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[29\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[30\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[30\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beacon_edgePrev\[31\] MyDE0_Nano.sv(157) " "Inferred latch for \"beacon_edgePrev\[31\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[0\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[0\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[1\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[1\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[2\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[2\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834888 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[3\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[3\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[4\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[4\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[5\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[5\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[6\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[6\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[7\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[7\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[8\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[8\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[9\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[9\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[10\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[10\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[11\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[11\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[12\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[12\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[13\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[13\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[14\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[14\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[15\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[15\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[16\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[16\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[17\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[17\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[18\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[18\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[19\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[19\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834889 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[20\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[20\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[21\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[21\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[22\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[22\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[23\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[23\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[24\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[24\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[25\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[25\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[26\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[26\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[27\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[27\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[28\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[28\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[29\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[29\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[30\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[30\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VitesseRoueRLPrev\[31\] MyDE0_Nano.sv(157) " "Inferred latch for \"VitesseRoueRLPrev\[31\]\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteM MyDE0_Nano.sv(157) " "Inferred latch for \"MemWriteM\" at MyDE0_Nano.sv(157)" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875834890 "|MyDE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad_counter quad_counter:quadR " "Elaborating entity \"quad_counter\" for hierarchy \"quad_counter:quadR\"" {  } { { "MyDE0_Nano.sv" "quadR" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875834922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "MyDE0_Nano.sv" "spi_slave_instance" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875834942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob24 " "Found entity 1: altsyncram_ob24" {  } { { "db/altsyncram_ob24.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/altsyncram_ob24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875838032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875838032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875838605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875838605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875838779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875838779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875839640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875839640 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875840275 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583875840405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.10.22:30:45 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl " "2020.03.10.22:30:45 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875845015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875848157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875848298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875852991 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583875853675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe248a27/alt_sld_fab.v" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875853917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875853917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875854022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875854044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875854135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854225 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875854225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875854297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875854297 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred RAM node \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1583875856068 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583875856167 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583875856167 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583875856167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Elaborated megafunction instantiation \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875856234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Instantiated megafunction \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583875856234 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583875856234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_occ1 " "Found entity 1: altsyncram_occ1" {  } { { "db/altsyncram_occ1.tdf" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/db/altsyncram_occ1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583875856293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875856293 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[9\] " "bidirectional pin \"GPIO_0_PI\[9\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[11\] " "bidirectional pin \"GPIO_0_PI\[11\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[15\] " "bidirectional pin \"GPIO_0_PI\[15\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[0\] " "bidirectional pin \"GPIO_0_PI\[0\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[1\] " "bidirectional pin \"GPIO_0_PI\[1\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[2\] " "bidirectional pin \"GPIO_0_PI\[2\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[3\] " "bidirectional pin \"GPIO_0_PI\[3\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[4\] " "bidirectional pin \"GPIO_0_PI\[4\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[5\] " "bidirectional pin \"GPIO_0_PI\[5\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[6\] " "bidirectional pin \"GPIO_0_PI\[6\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[7\] " "bidirectional pin \"GPIO_0_PI\[7\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[8\] " "bidirectional pin \"GPIO_0_PI\[8\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[10\] " "bidirectional pin \"GPIO_0_PI\[10\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[12\] " "bidirectional pin \"GPIO_0_PI\[12\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[14\] " "bidirectional pin \"GPIO_0_PI\[14\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[16\] " "bidirectional pin \"GPIO_0_PI\[16\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[17\] " "bidirectional pin \"GPIO_0_PI\[17\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[18\] " "bidirectional pin \"GPIO_0_PI\[18\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[19\] " "bidirectional pin \"GPIO_0_PI\[19\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[20\] " "bidirectional pin \"GPIO_0_PI\[20\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[21\] " "bidirectional pin \"GPIO_0_PI\[21\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[22\] " "bidirectional pin \"GPIO_0_PI\[22\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[23\] " "bidirectional pin \"GPIO_0_PI\[23\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[24\] " "bidirectional pin \"GPIO_0_PI\[24\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[25\] " "bidirectional pin \"GPIO_0_PI\[25\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[26\] " "bidirectional pin \"GPIO_0_PI\[26\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[27\] " "bidirectional pin \"GPIO_0_PI\[27\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[28\] " "bidirectional pin \"GPIO_0_PI\[28\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[29\] " "bidirectional pin \"GPIO_0_PI\[29\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[30\] " "bidirectional pin \"GPIO_0_PI\[30\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[31\] " "bidirectional pin \"GPIO_0_PI\[31\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[32\] " "bidirectional pin \"GPIO_0_PI\[32\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_PI\[33\] " "bidirectional pin \"GPIO_0_PI\[33\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583875856703 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1583875856703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[31\] " "Latch VitesseRoueRLPrev\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[15\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[15\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[2\] " "Latch VitesseRoueRLPrev\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[2\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[2\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[3\] " "Latch VitesseRoueRLPrev\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[3\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[3\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[4\] " "Latch VitesseRoueRLPrev\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[4\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[4\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[5\] " "Latch VitesseRoueRLPrev\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[5\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[5\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[6\] " "Latch VitesseRoueRLPrev\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[6\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[6\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[7\] " "Latch VitesseRoueRLPrev\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[7\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[7\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[8\] " "Latch VitesseRoueRLPrev\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[8\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[8\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856708 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[9\] " "Latch VitesseRoueRLPrev\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[9\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[9\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[10\] " "Latch VitesseRoueRLPrev\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[10\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[10\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[11\] " "Latch VitesseRoueRLPrev\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[11\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[11\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[12\] " "Latch VitesseRoueRLPrev\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[12\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[12\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[13\] " "Latch VitesseRoueRLPrev\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[13\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[13\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[14\] " "Latch VitesseRoueRLPrev\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[14\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[14\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[15\] " "Latch VitesseRoueRLPrev\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[15\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[15\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[16\] " "Latch VitesseRoueRLPrev\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[0\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[0\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[17\] " "Latch VitesseRoueRLPrev\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[1\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[1\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[18\] " "Latch VitesseRoueRLPrev\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[2\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[2\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[19\] " "Latch VitesseRoueRLPrev\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[3\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[3\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[20\] " "Latch VitesseRoueRLPrev\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[4\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[4\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[21\] " "Latch VitesseRoueRLPrev\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[5\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[5\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856709 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[22\] " "Latch VitesseRoueRLPrev\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[6\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[6\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[23\] " "Latch VitesseRoueRLPrev\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[7\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[7\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[24\] " "Latch VitesseRoueRLPrev\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[8\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[8\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[25\] " "Latch VitesseRoueRLPrev\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[9\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[9\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[26\] " "Latch VitesseRoueRLPrev\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[10\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[10\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[27\] " "Latch VitesseRoueRLPrev\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[11\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[11\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[28\] " "Latch VitesseRoueRLPrev\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[12\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[12\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[29\] " "Latch VitesseRoueRLPrev\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[13\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[13\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[30\] " "Latch VitesseRoueRLPrev\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadL\|countHelper\[14\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadL\|countHelper\[14\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[0\] " "Latch VitesseRoueRLPrev\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[0\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[0\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VitesseRoueRLPrev\[1\] " "Latch VitesseRoueRLPrev\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA quad_counter:quadR\|countHelper\[1\] " "Ports D and ENA on the latch are fed by the same signal quad_counter:quadR\|countHelper\[1\]" {  } { { "quad_counter.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/quad_counter.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583875856710 ""}  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583875856710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583875856766 "|MyDE0_Nano|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583875856766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875856854 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.spi_slave_instance_SPI_CS GPIO_0_PI\[9\] " "Output pin \"pre_syn.bp.spi_slave_instance_SPI_CS\" driven by bidirectional pin \"GPIO_0_PI\[9\]\" cannot be tri-stated" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583875856960 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.spi_slave_instance_SPI_CLK GPIO_0_PI\[11\] " "Output pin \"pre_syn.bp.spi_slave_instance_SPI_CLK\" driven by bidirectional pin \"GPIO_0_PI\[11\]\" cannot be tri-stated" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583875856961 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.spi_slave_instance_SPI_MOSI GPIO_0_PI\[15\] " "Output pin \"pre_syn.bp.spi_slave_instance_SPI_MOSI\" driven by bidirectional pin \"GPIO_0_PI\[15\]\" cannot be tri-stated" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 55 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583875856961 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] GPIO_1\[2\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"GPIO_1\[2\]\" cannot be tri-stated" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } } { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583875856961 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[3\] GPIO_1\[4\] " "Output pin \"LED\[3\]\" driven by bidirectional pin \"GPIO_1\[4\]\" cannot be tri-stated" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 12 -1 0 } } { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 59 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583875856961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583875857227 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 145 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1583875858690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583875858725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583875858725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[0\] " "No output dependent on input pin \"GPIO_0_PI_IN\[0\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|GPIO_0_PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_PI_IN\[1\] " "No output dependent on input pin \"GPIO_0_PI_IN\[1\]\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/ferre/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/SV_Code/MyDE0_Nano.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583875859083 "|MyDE0_Nano|GPIO_0_PI_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583875859083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2021 " "Implemented 2021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583875859084 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583875859084 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583875859084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1774 " "Implemented 1774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583875859084 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583875859084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583875859084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583875859146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 22:30:59 2020 " "Processing ended: Tue Mar 10 22:30:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583875859146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583875859146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583875859146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583875859146 ""}
