# My FPGA Projects

- UART design in VHDL
- Timing closure tricks
- $f(x) = x^2 + 1$
```cpp
int main(){
    return 0;
}
```

```vhdl
entity counter is
  Port ( clk : in STD_LOGIC;
         q   : out INTEGER range 0 to 255);
end counter;
```
