Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 16 10:02:12 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_source_wrapper_timing_summary_routed.rpt -pb VGA_source_wrapper_timing_summary_routed.pb -rpx VGA_source_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_source_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.718        0.000                      0                 3638        0.047        0.000                      0                 3584        3.000        0.000                       0                  1644  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 5.000}        10.000          100.000         
  clk_out1_VGA_source_clk_wiz_0_0  {0.000 4.632}        9.263           107.955         
  clk_out2_VGA_source_clk_wiz_0_0  {0.000 19.789}       39.579          25.266          
  clkfbout_VGA_source_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_VGA_source_clk_wiz_0_0        3.718        0.000                      0                  417        0.103        0.000                      0                  417        3.652        0.000                       0                   258  
  clk_out2_VGA_source_clk_wiz_0_0       31.003        0.000                      0                 3167        0.047        0.000                      0                 3167       18.809        0.000                       0                  1382  
  clkfbout_VGA_source_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_VGA_source_clk_wiz_0_0  clk_out1_VGA_source_clk_wiz_0_0       38.111        0.000                      0                   21                                                                        
clk_out1_VGA_source_clk_wiz_0_0  clk_out2_VGA_source_clk_wiz_0_0        7.793        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_source_clk_wiz_0_0
  To Clock:  clk_out1_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.880ns (34.236%)  route 3.611ns (65.764%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.642     3.567    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X92Y8          LUT6 (Prop_lut6_I3_O)        0.331     3.898 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.653     4.552    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X92Y8          LUT4 (Prop_lut4_I1_O)        0.124     4.676 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.676    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X92Y8          FDRE (Setup_fdre_C_D)        0.077     8.394    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.906ns (34.546%)  route 3.611ns (65.454%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.642     3.567    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X92Y8          LUT6 (Prop_lut6_I3_O)        0.331     3.898 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.653     4.552    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X92Y8          LUT5 (Prop_lut5_I1_O)        0.150     4.702 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     4.702    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X92Y8          FDRE (Setup_fdre_C_D)        0.118     8.435    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.556ns (31.319%)  route 3.412ns (68.681%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.843 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X94Y10         LUT3 (Prop_lut3_I2_O)        0.124     2.932 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.303     3.235    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X97Y11         LUT4 (Prop_lut4_I3_O)        0.124     3.359 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.793     4.153    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.654     7.843    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.577     8.420    
                         clock uncertainty           -0.067     8.352    
    RAMB18_X4Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.992    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.880ns (35.192%)  route 3.462ns (64.808%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.642     3.567    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X92Y8          LUT6 (Prop_lut6_I3_O)        0.331     3.898 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.504     4.403    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X92Y8          LUT6 (Prop_lut6_I2_O)        0.124     4.527 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.527    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X92Y8          FDRE (Setup_fdre_C_D)        0.081     8.398    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.425ns (31.992%)  route 3.029ns (68.008%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.843 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.714     3.639    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.654     7.843    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.577     8.420    
                         clock uncertainty           -0.067     8.352    
    RAMB18_X4Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.650     7.702    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.425ns (32.033%)  route 3.024ns (67.967%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.708     3.633    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X93Y8          FDRE (Setup_fdre_C_CE)      -0.412     7.905    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.425ns (32.033%)  route 3.024ns (67.967%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.708     3.633    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X93Y8          FDRE (Setup_fdre_C_CE)      -0.412     7.905    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.425ns (32.033%)  route 3.024ns (67.967%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.708     3.633    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X93Y8          FDRE (Setup_fdre_C_CE)      -0.412     7.905    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.425ns (32.033%)  route 3.024ns (67.967%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.708     3.633    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X93Y8          FDRE (Setup_fdre_C_CE)      -0.412     7.905    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@9.263ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.425ns (32.033%)  route 3.024ns (67.967%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 7.808 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.796    -0.816    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X97Y11         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=54, routed)          0.714     0.354    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y12         LUT2 (Prop_lut2_I0_O)        0.150     0.504 f  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.684     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X98Y12         LUT3 (Prop_lut3_I0_O)        0.374     1.562 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=1, routed)           0.307     1.869    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/m_axis_video_tready
    SLICE_X98Y11         LUT2 (Prop_lut2_I0_O)        0.328     2.197 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST_i_1/O
                         net (fo=10, routed)          0.611     2.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X94Y10         LUT4 (Prop_lut4_I2_O)        0.117     2.925 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.708     3.633    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      9.263     9.263 r  
    Y9                                                0.000     9.263 r  clk (IN)
                         net (fo=0)                   0.000     9.263    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.683 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.845    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.407 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.098    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.189 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         1.618     7.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X92Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.577     8.385    
                         clock uncertainty           -0.067     8.317    
    SLICE_X92Y8          FDRE (Setup_fdre_C_CE)      -0.376     7.941    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.041%)  route 0.200ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.608    -0.571    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X92Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.200    -0.207    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.919    -0.765    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.492    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.309    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.608    -0.571    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.876    -0.809    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X99Y14         FDRE (Hold_fdre_C_D)         0.076    -0.495    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.586    -0.593    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.396    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.854    -0.831    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X89Y11         FDRE (Hold_fdre_C_D)         0.076    -0.517    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.607    -0.572    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.375    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X91Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.875    -0.810    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X91Y12         FDRE (Hold_fdre_C_D)         0.076    -0.496    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.637    -0.542    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X109Y10        FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y10        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.345    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X109Y10        FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.908    -0.777    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X109Y10        FDRE                                         r  VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.542    
    SLICE_X109Y10        FDRE (Hold_fdre_C_D)         0.075    -0.467    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.608    -0.571    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.876    -0.809    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X99Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X99Y14         FDRE (Hold_fdre_C_D)         0.075    -0.496    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.608    -0.571    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y14        FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.374    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X105Y14        FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.877    -0.808    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X105Y14        FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X105Y14        FDRE (Hold_fdre_C_D)         0.075    -0.496    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.608    -0.571    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.374    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X91Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.877    -0.808    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X91Y11         FDRE (Hold_fdre_C_D)         0.075    -0.496    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.586    -0.593    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.396    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.854    -0.831    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X89Y11         FDRE (Hold_fdre_C_D)         0.075    -0.518    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out1_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.587    -0.592    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.395    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X89Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out1_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=256, routed)         0.855    -0.830    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X89Y9          FDRE (Hold_fdre_C_D)         0.075    -0.517    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.263       6.687      RAMB18_X4Y4      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.263       6.687      RAMB36_X4Y3      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y1    VGA_source_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X91Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X90Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y11    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y11    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y10     VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y11     VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X92Y9      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X89Y11     VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X89Y11     VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X89Y9      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X92Y9      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y11     VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y11    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X108Y11    VGA_source_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y7      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X91Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X90Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X90Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.632       4.132      SLICE_X90Y8      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_VGA_source_clk_wiz_0_0
  To Clock:  clk_out2_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 1.093ns (14.201%)  route 6.604ns (85.799%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.117 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          1.071     6.874    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.611    38.117    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.577    38.693    
                         clock uncertainty           -0.085    38.608    
    SLICE_X104Y21        FDRE (Setup_fdre_C_R)       -0.731    37.877    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 1.093ns (14.201%)  route 6.604ns (85.799%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.117 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          1.071     6.874    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.611    38.117    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.577    38.693    
                         clock uncertainty           -0.085    38.608    
    SLICE_X104Y21        FDRE (Setup_fdre_C_R)       -0.731    37.877    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 1.093ns (14.201%)  route 6.604ns (85.799%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.117 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          1.071     6.874    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.611    38.117    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.577    38.693    
                         clock uncertainty           -0.085    38.608    
    SLICE_X104Y21        FDRE (Setup_fdre_C_R)       -0.731    37.877    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.003ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 1.093ns (14.201%)  route 6.604ns (85.799%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.117 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          1.071     6.874    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.611    38.117    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y21        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.577    38.693    
                         clock uncertainty           -0.085    38.608    
    SLICE_X104Y21        FDRE (Setup_fdre_C_R)       -0.731    37.877    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.877    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.093ns (14.739%)  route 6.323ns (85.261%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.790     6.593    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y20        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.093ns (14.739%)  route 6.323ns (85.261%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.790     6.593    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y20        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.093ns (14.739%)  route 6.323ns (85.261%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.790     6.593    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y20        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.285ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.093ns (14.739%)  route 6.323ns (85.261%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.790     6.593    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y20        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y20        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 31.285    

Slack (MET) :             31.423ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.093ns (15.019%)  route 6.185ns (84.981%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.651     6.455    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y19        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y19        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y19        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 31.423    

Slack (MET) :             31.423ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.093ns (15.019%)  route 6.185ns (84.981%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.118 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.789    -0.823    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y33         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.841     1.475    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X106Y32        LUT2 (Prop_lut2_I0_O)        0.152     1.627 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1/O
                         net (fo=159, routed)         2.289     3.916    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.332     4.248 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_3/O
                         net (fo=5, routed)           1.403     5.650    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count1__1
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.153     5.803 r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.651     6.455    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0
    SLICE_X104Y19        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        1.612    38.118    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y19        FDRE                                         r  VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.577    38.694    
                         clock uncertainty           -0.085    38.609    
    SLICE_X104Y19        FDRE (Setup_fdre_C_R)       -0.731    37.878    VGA_source_i/v_tc_1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 31.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.863%)  route 0.219ns (63.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X91Y14         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[5]/Q
                         net (fo=1, routed)           0.219    -0.225    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.916    -0.768    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.272    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.757%)  route 0.220ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X91Y14         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/Q
                         net (fo=1, routed)           0.220    -0.224    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.916    -0.768    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.272    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.899%)  route 0.275ns (66.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X91Y14         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[1]/Q
                         net (fo=1, routed)           0.275    -0.157    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.916    -0.768    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.219    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.164%)  route 0.297ns (67.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X91Y14         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VGA_source_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.134    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.916    -0.768    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.219    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.992%)  route 0.171ns (51.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.608    -0.571    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X90Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/Q
                         net (fo=4, routed)           0.171    -0.236    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[8]
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.916    -0.768    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y4          RAMB18E1                                     r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.332    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X93Y34         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.365    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X92Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.320 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.320    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X92Y34         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.874    -0.811    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X92Y34         FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.251    -0.560    
    SLICE_X92Y34         FDRE (Hold_fdre_C_D)         0.121    -0.439    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.604    -0.575    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y17         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.378    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X91Y17         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.871    -0.814    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y17         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X91Y17         FDRE (Hold_fdre_C_D)         0.076    -0.499    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.606    -0.573    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y13         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.376    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X91Y13         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.874    -0.811    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y13         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X91Y13         FDRE (Hold_fdre_C_D)         0.076    -0.497    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.583    -0.596    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.399    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X89Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.849    -0.836    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X89Y16         FDRE (Hold_fdre_C_D)         0.076    -0.520    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.609    -0.570    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.373    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X93Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1380, routed)        0.879    -0.806    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X93Y9          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X93Y9          FDRE (Hold_fdre_C_D)         0.076    -0.494    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X4Y4      VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X4Y3      VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    VGA_source_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y33     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y33     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y17     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y33     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X90Y33     VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X87Y18     VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X90Y14     VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X90Y14     VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X90Y15     VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X90Y15     VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_source_clk_wiz_0_0
  To Clock:  clkfbout_VGA_source_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VGA_source_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_VGA_source_clk_wiz_0_0
  To Clock:  clk_out1_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.111ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.201ns  (logic 0.478ns (39.802%)  route 0.723ns (60.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.723     1.201    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X91Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X91Y12         FDRE (Setup_fdre_C_D)       -0.267    39.312    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.312    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                 38.111    

Slack (MET) :             38.201ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.248%)  route 0.737ns (63.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X97Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.737     1.156    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X98Y15         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X98Y15         FDRE (Setup_fdre_C_D)       -0.222    39.357    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 38.201    

Slack (MET) :             38.212ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.496%)  route 0.729ns (63.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.729     1.148    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X98Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X98Y14         FDRE (Setup_fdre_C_D)       -0.219    39.360    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.360    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 38.212    

Slack (MET) :             38.215ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.269ns  (logic 0.518ns (40.809%)  route 0.751ns (59.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y14                                     0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X104Y14        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.751     1.269    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X105Y14        FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X105Y14        FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 38.215    

Slack (MET) :             38.306ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.441%)  route 0.530ns (52.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.530     1.008    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X89Y11         FDRE (Setup_fdre_C_D)       -0.265    39.314    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.306    

Slack (MET) :             38.341ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.230%)  route 0.737ns (61.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X97Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.737     1.193    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X98Y14         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X98Y14         FDRE (Setup_fdre_C_D)       -0.045    39.534    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.534    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 38.341    

Slack (MET) :             38.344ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.188ns  (logic 0.456ns (38.374%)  route 0.732ns (61.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X97Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.732     1.188    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X100Y15        FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X100Y15        FDRE (Setup_fdre_C_D)       -0.047    39.532    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.532    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 38.344    

Slack (MET) :             38.353ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.540%)  route 0.590ns (58.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9                                       0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X90Y7          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X90Y7          FDRE (Setup_fdre_C_D)       -0.217    39.362    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.362    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.353    

Slack (MET) :             38.384ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.100ns  (logic 0.518ns (47.103%)  route 0.582ns (52.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.582     1.100    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X91Y12         FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 38.384    

Slack (MET) :             38.439ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_out1_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (MaxDelay Path 39.579ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.590%)  route 0.527ns (50.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.579ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.527     1.045    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X89Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.579    39.579    
    SLICE_X89Y11         FDRE (Setup_fdre_C_D)       -0.095    39.484    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 38.439    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_VGA_source_clk_wiz_0_0
  To Clock:  clk_out2_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.793ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.200ns  (logic 0.478ns (39.824%)  route 0.722ns (60.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.722     1.200    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X91Y17         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X91Y17         FDRE (Setup_fdre_C_D)       -0.270     8.993    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.218ns  (logic 0.419ns (34.391%)  route 0.799ns (65.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.799     1.218    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X94Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X94Y8          FDRE (Setup_fdre_C_D)       -0.220     9.043    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.920ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.511%)  route 0.596ns (55.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X98Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.074    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X95Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X95Y16         FDRE (Setup_fdre_C_D)       -0.269     8.994    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  7.920    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.267%)  route 0.768ns (59.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.768     1.286    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X90Y18         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)       -0.047     9.216    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.424%)  route 0.598ns (55.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.598     1.076    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y13         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X90Y13         FDRE (Setup_fdre_C_D)       -0.217     9.046    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             7.980ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.827%)  route 0.782ns (63.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y11                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X93Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.782     1.238    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X94Y8          FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X94Y8          FDRE (Setup_fdre_C_D)       -0.045     9.218    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  7.980    

Slack (MET) :             7.992ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.243%)  route 0.768ns (62.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.768     1.224    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y12         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X90Y12         FDRE (Setup_fdre_C_D)       -0.047     9.216    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  7.992    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.398%)  route 0.763ns (62.602%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
    SLICE_X99Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.763     1.219    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[11]
    SLICE_X98Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X98Y16         FDRE (Setup_fdre_C_D)       -0.047     9.216    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        0.998ns  (logic 0.478ns (47.896%)  route 0.520ns (52.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17                                      0.000     0.000 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.520     0.998    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X89Y16         FDRE                                         r  VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X89Y16         FDRE (Setup_fdre_C_D)       -0.264     8.999    VGA_source_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.012ns  (required time - arrival time)
  Source:                 VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (MaxDelay Path 9.263ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.873%)  route 0.748ns (62.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.263ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y11                                      0.000     0.000 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X93Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.748     1.204    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X94Y11         FDRE                                         r  VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.263     9.263    
    SLICE_X94Y11         FDRE (Setup_fdre_C_D)       -0.047     9.216    VGA_source_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  8.012    





