C:/Users/lengu/source/Verilog_examples/controller/controller.sv {1 {vlog -work work -sv -stats=none C:/Users/lengu/source/Verilog_examples/controller/controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package controller_sv_unit
-- Compiling module controller
-- Compiling module aludecoder
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
