{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 11:57:20 2009 " "Info: Processing started: Fri Sep 25 11:57:20 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Par_Gen_Emul -c Par_Gen_Emul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Par_Gen_Emul EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"Par_Gen_Emul\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "Warning: No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Act_L " "Info: Pin Start_Act_L not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Start_Act_L } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 520 1000 1176 536 "Start_Act_L" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Act_L } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[7\] " "Info: Pin Em_Del\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[7] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[6\] " "Info: Pin Em_Del\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[6] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[5\] " "Info: Pin Em_Del\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[5] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[4\] " "Info: Pin Em_Del\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[4] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[3\] " "Info: Pin Em_Del\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[3] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[2\] " "Info: Pin Em_Del\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[2] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[1\] " "Info: Pin Em_Del\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[1] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Em_Del\[0\] " "Info: Pin Em_Del\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Em_Del[0] } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 352 1000 1176 368 "Em_Del\[7..0\]" "" } { 344 872 1000 360 "Em_Del\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Em_Del[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_Line " "Info: Pin EOF_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EOF_Act_Line } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 416 152 320 432 "EOF_Act_Line" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10 " "Info: Pin Clk_10 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_10 } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Read_Start " "Info: Pin CCD_Read_Start not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CCD_Read_Start } } } { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 200 152 328 216 "CCD_Read_Start" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Read_Start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Par_Gen_Emul.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Par_Gen_Emul.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk_10 (Rise) Clk_10 (Rise) setup and hold " "Critical Warning: From Clk_10 (Rise) to Clk_10 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_10~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 272 152 320 288 "Clk_10" "" } { 368 672 728 384 "Clk_10" "" } { 416 504 560 432 "Clk_10" "" } { 264 320 376 280 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~112 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~112" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~112 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~113 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~113" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~113 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~114" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~114 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~123 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~123" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~123 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~116 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~116" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~125 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~125" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~125 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~118 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~118" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~118 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~119 " "Info: Destination node lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|_~119" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~119 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Par_Gen_Emul.bdf" "" { Schematic "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.bdf" { { 288 152 320 304 "Reset_n" "" } { 464 752 824 480 "Reset_n" "" } { 280 320 424 296 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.686 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.686" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.686 (VIOLATED) " "Info: Path #1: Setup slack is -1.686 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] " "Info: From Node    : lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] " "Info: To Node      : lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clk_10 " "Info: Launch Clock : Clk_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clk_10 " "Info: Latch Clock  : Clk_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\] " "Info:      2.468      0.199     uTco  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[0\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 FF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[0\]\|q " "Info:      2.468      0.000 FF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[0\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.216 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|dataa " "Info:      2.684      0.216 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 38 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.436 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "Info:      3.120      0.436 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 38 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "Info:      3.120      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 43 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "Info:      3.178      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 43 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "Info:      3.178      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 48 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "Info:      3.236      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 48 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "Info:      3.236      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "Info:      3.294      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "Info:      3.294      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 58 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "Info:      3.352      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 58 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "Info:      3.352      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 63 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "Info:      3.410      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 63 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "Info:      3.410      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 68 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "Info:      3.468      0.058 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 68 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "Info:      3.468      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "Info:      3.526      0.058 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7~1\|cin " "Info:      3.526      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7~1\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.872      0.346 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7~1\|combout " "Info:      3.872      0.346 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7~1\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_comb_bita7~1 } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 73 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.794     -0.078 RR    IC  inst\|lpm_counter_component\|auto_generated\|_~52\|datab " "Info:      3.794     -0.078 RR    IC  inst\|lpm_counter_component\|auto_generated\|_~52\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.355 RR  CELL  inst\|lpm_counter_component\|auto_generated\|_~52\|combout " "Info:      4.149      0.355 RR  CELL  inst\|lpm_counter_component\|auto_generated\|_~52\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|_~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.173 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[7\]\|ena " "Info:      4.322      0.173 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[7\]\|ena" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.932      0.610 RR  CELL  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] " "Info:      4.932      0.610 RR  CELL  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\] " "Info:      3.246      0.015     uTsu  lpm_counter45:inst\|lpm_counter:lpm_counter_component\|cntr_oik:auto_generated\|counter_reg_bit\[7\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter45:inst|lpm_counter:lpm_counter_component|cntr_oik:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_oik.tdf" "" { Text "C:/altera/90/qdesigns/Old/Main_09_24_Base/db/cntr_oik.tdf" 78 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.932 " "Info: Data Arrival Time  :     4.932" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.686 (VIOLATED) " "Info: Slack              :    -1.686 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y10 X41_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Old/Main_09_24_Base/Par_Gen_Emul.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 11:57:29 2009 " "Info: Processing ended: Fri Sep 25 11:57:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
