# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../aes_test.srcs/sources_1/imports/7segNexys/Hex2SevenSegConverter.vhd" \
"../../../../aes_test.srcs/sources_1/imports/7segNexys/SevenSeg_Top.vhd" \
"../../../../aes_test.srcs/sources_1/imports/sources_1/imports/uart_parity.vhd" \
"../../../../aes_test.srcs/sources_1/imports/sources_1/imports/uart_tx.vhd" \
"../../../../aes_test.srcs/sources_1/imports/sources_1/imports/uart_rx.vhd" \
"../../../../aes_test.srcs/sources_1/imports/sources_1/imports/uart.vhd" \

# Do not sort compile order
nosort
