// Seed: 271847919
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3
);
  tri0 id_4;
  assign id_4[1] = 1;
endmodule
