#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 30 16:26:04 2024
# Process ID: 41220
# Current directory: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9772 D:\ComputerScience\hitcs\hitcs\computer_architecture\labs\lab1\lab1.xpr
# Log file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/vivado.log
# Journal file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.xpr
update_compile_order -fileset sources_1
add_files -scan_for_includes {D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/data_mux.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/cpu.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/detector.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/my_alu.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/sign_extend.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/jump_control.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/my_regfile.v}
import_files {D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/data_mux.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/cpu.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/detector.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/my_alu.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/sign_extend.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/jump_control.v D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/src/lab1/my_regfile.v}
update_compile_order -fileset sources_1
reset_run mr_bram_synth_1
reset_run cpu_inst0_rom_synth_1
reset_run cpu_inst2_rom_synth_1
reset_run cpu_ans2_rom_synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
generate_target Simulation [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.xci]
export_ip_user_files -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.xci] -directory D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files -ipstatic_source_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/questa} {riviera=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.xci]
export_ip_user_files -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.xci] -directory D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files -ipstatic_source_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/questa} {riviera=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.xci]
export_ip_user_files -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.xci] -directory D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files -ipstatic_source_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/questa} {riviera=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.xci]
export_ip_user_files -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.xci] -directory D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files -ipstatic_source_dir D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/questa} {riviera=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab1/lab1.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
run 1 ms
relaunch_sim
