Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/ -i /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ -d SIMULATION -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe -prj /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/PicoTestbench_beh.prj PicoTestbench work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/Reorder.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/fifo_512x128.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/coregen_fifo_32x128.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_TX_ENGINE.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamOut.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamIn.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PCIeHdrAlignSplit.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/AXIBuffer.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/TestCounter32.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/Stream2PicoBus.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/CardInfo32.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/../StreamLoopback128.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/StreamWidthConversion.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/pcie_app_v6.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/UserWrapper.v" into library work
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_TX_ENGINE_SIM.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" into library work
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 161: Redeclaration of ansi port stream_inx is not allowed
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 162: Redeclaration of ansi port stream_desc is not allowed
WARNING:HDLCompiler:751 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE_SIM.v" Line 163: Redeclaration of ansi port stream_data is not allowed
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/Pico_Toplevel.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PICO_128_SIM.v" into library work
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoTestbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1564: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/UserWrapper.v" Line 1694: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 365: Port last_cpld_tag is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 475: Port tx_buf_av is not connected to this instance
WARNING:HDLCompiler:1330 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 803: Function PicoReadBuffer has no return value assignment
WARNING:HDLCompiler:1330 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PICO_128_SIM.v" Line 811: Function PicoReadMem has no return value assignment
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/Pico_Toplevel.v" Line 853: Port tx_cfg_req is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" Line 360: Port CEB is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/pcie_app_v6.v" Line 355: Port req_compl_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamOut.v" Line 123: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamOut.v" Line 133: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/fifo_512x128.v" Line 42: Port DBITERR is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/fifo_512x128.v" Line 88: Port ALMOSTEMPTY is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamIn.v" Line 95: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoStreamIn.v" Line 104: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 269: Port ALMOSTFULL is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 314: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 329: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 344: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 361: Port dinp is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PIO_EP.v" Line 1026: Port m_axis_rx_tstrb is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/AXIBuffer.v" Line 73: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v" Line 229: Port CLKIN2 is not connected to this instance
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" Line 333: Size mismatch in connection of port <CLK_RXUSRCLK>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" Line 334: Size mismatch in connection of port <CLK_RXOUTCLK_OUT>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3116: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3117: Element index 10 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3118: Element index 9 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3125: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3126: Element index 10 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3127: Element index 9 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3140: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3141: Element index 10 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3142: Element index 9 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3149: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3150: Element index 10 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO36E1.v" Line 3151: Element index 9 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3102: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3111: Element index 11 into wr_addr is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3126: Element index 11 into rdcount_out is out of bounds
WARNING:HDLCompiler:1007 - "/build/xfndry10/P.58f/rtf/verilog/src/unisims/FIFO18E1.v" Line 3135: Element index 11 into rdcount_out is out of bounds
Completed static elaboration
Fuse Memory Usage: 110124 KB
Fuse CPU Usage: 1700 ms
Compiling module PIO_128_RX_ENGINE_SIM_default
Compiling module PIO_128_TX_ENGINE_SIM_default
Compiling module sof_catch
Compiling module PCIeHdrAlignSplit
Compiling module BUFG
Compiling module MMCME2_ADV(CLKOUT1_DIVIDE=4,CLKO...
Compiling module BUFGCTRL
Compiling module pcie_7x_v1_6_8lane_gen2_pipe_clo...
Compiling module IBUFGDS
Compiling module IBUFDS_GTE2
Compiling module IBUF
Compiling module IOBUF
Compiling module fifo_generator_v8_1_bhv_ver_ss(C...
Compiling module fifo_generator_v8_1_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_1_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V8_1(C_COMMON_CLO...
Compiling module coregen_fifo_32x128
Compiling module FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module fifo_512x128
Compiling module PicoStreamOut(ID=126)
Compiling module PicoStreamIn(ID=126)
Compiling module Stream2PicoBus(STREAM_ID=126,W=3...
Compiling module CardInfo32
Compiling module TestCounter32
Compiling module FF18_INTERNAL_VLOG(DATA_WIDTH=9,...
Compiling module FIFO18E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module fifo_512x128(ALMOST_FULL_OFFSET=...
Compiling module AXIBuffer
Compiling module Reorder
Compiling module PIO_128_RX_ENGINE(C_DATA_WIDTH=1...
Compiling module PIO_128_TX_ENGINE(C_DATA_WIDTH=1...
Compiling module PIO_EP(C_DATA_WIDTH=128,STRB_WID...
Compiling module pcie_app_v6(C_DATA_WIDTH=128,STR...
Compiling module PicoFrameworkM505_LX325T1_defaul...
Compiling module fifo_generator_v8_1_bhv_ver_ss_c...
Compiling module fifo_generator_v8_1_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V8_1_CONV_VER_cop...
Compiling module FIFO_GENERATOR_V8_1_copy1
Compiling module coregen_fifo_32x128_2
Compiling module fifo_512x128_2
Compiling module PicoStreamIn(ID=8'b01)
Compiling module PicoStreamOut(ID=8'b01)
Compiling module StreamLoopback128
Compiling module UserWrapper_default
Compiling module Pico_Toplevel_default
Compiling module PicoSim
Compiling module PicoTestbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 53 Verilog Units
Built simulation executable /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe
Fuse Memory Usage: 3308100 KB
Fuse CPU Usage: 4350 ms
GCC CPU Usage: 30220 ms
