## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 6568 | 487 | 17 | a month ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2415 | 723 | 1496 | 4 days ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1285 | 492 | 195 | 4 days ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1092 | 24 | 10 | 3 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/4 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1040 | 110 | 13 | 4 months ago | [hdmi](https://github.com/hdl-util/hdmi)/5 | Send video/audio over HDMI on an FPGA |
| 971 | 245 | 55 | a month ago | [axi](https://github.com/pulp-platform/axi)/6 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 932 | 94 | 16 | 2 months ago | [rsd](https://github.com/rsd-devel/rsd)/7 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 897 | 395 | 50 | 19 days ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 852 | 131 | 11 | 4 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/9 | A directory of Western Digital‚Äôs RISC-V SweRV Cores |
| 804 | 267 | 4 | a month ago | [scr1](https://github.com/syntacore/scr1)/10 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 783 | 211 | 19 | 1 year, 6 months ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/11 | VeeR EH1 core |
| 684 | 77 | 11 | 3 days ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/12 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 624 | 59 | 3 | 4 months ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/13 | Proving leftpad correct two-dozen different ways |
| 593 | 149 | 49 | 10 months ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/14 | The root repo for lowRISC project and FPGA demos. |
| 561 | 180 | 72 | 3 months ago | [black-parrot](https://github.com/black-parrot/black-parrot)/15 | A Linux-capable RISC-V multicore for and by the world |
| 555 | 94 | 0 | 3 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/16 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 542 | 49 | 9 | 13 days ago | [projf-explore](https://github.com/projf/projf-explore)/17 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 469 | 96 | 166 | 3 days ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/18 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 464 | 135 | 28 | 7 days ago | [common_cells](https://github.com/pulp-platform/common_cells)/19 | Common SystemVerilog components |
| 449 | 196 | 0 | 2 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/20 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 428 | 115 | 34 | 1 year, 7 months ago | [pulp](https://github.com/pulp-platform/pulp)/21 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 393 | 105 | 41 | 3 days ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/22 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 385 | 37 | 6 | 5 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/23 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 380 | 172 | 5 | 6 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/24 | training labs and examples |
| 357 | 159 | 118 | 25 days ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/25 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 356 | 43 | 6 | 5 days ago | [opl3_fpga](https://github.com/gtaylormb/opl3_fpga)/26 | Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer |
| 330 | 99 | 8 | a month ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/27 | AMBA AXI VIP |
| 328 | 69 | 6 | 9 months ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/28 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. Âü∫‰∫éFPGAÁöÑRISC-V CPU+SoCÔºåÂåÖÂê´‰∏Ä‰∏™ÁÆÄÂçï‰∏îÂèØÊâ©Â±ïÁöÑÂ§ñËÆæÊÄªÁ∫ø„ÄÇ |
| 323 | 36 | 26 | 22 days ago | [nestang](https://github.com/nand2mario/nestang)/29 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 304 | 89 | 0 | 1 year, 5 months ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/30 | 100 Days of RTL |
| 275 | 50 | 4 | 16 days ago | [RV12](https://github.com/RoaLogic/RV12)/31 | RISC-V CPU Core |
| 263 | 69 | 70 | 3 days ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/32 | Test suite designed to check compliance with the SystemVerilog standard. |
| 257 | 66 | 13 | 10 months ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/33 | Public repository for Litefury & Nitefury |
| 257 | 53 | 0 | 6 years ago | [logic](https://github.com/tymonx/logic)/34 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 246 | 148 | 2 | 5 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/35 | Reference examples and short projects using UVM Methodology |
| 245 | 89 | 51 | 10 days ago | [verilog-mode](https://github.com/veripool/verilog-mode)/36 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 231 | 68 | 40 | 4 days ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/37 | VeeR EL2 Core |
| 214 | 56 | 94 | 3 months ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/38 | Tile based architecture designed for computing efficiency, scalability and generality |
| 213 | 51 | 0 | 7 months ago | [snitch](https://github.com/pulp-platform/snitch)/39 | ‚õî DEPRECATED ‚õî Lean but mean RISC-V system! |
| 205 | 56 | 13 | 1 year, 6 months ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/40 | None |
| 195 | 70 | 31 | 3 days ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/41 | RISC-V Debug Support for our PULP RISC-V Cores |
| 194 | 49 | 32 | 6 months ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/42 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 191 | 41 | 2 | 3 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/43 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 188 | 56 | 9 | a month ago | [Coyote](https://github.com/fpgasystems/Coyote)/44 | Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. |
| 187 | 7 | 9 | 8 months ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/45 | NES for the Analogue Pocket |
| 178 | 57 | 96 | 27 days ago | [svunit](https://github.com/svunit/svunit)/46 | None |
| 169 | 94 | 2 | 7 years ago | [uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/47 | Source code repo for UVM Tutorial for Candy Lovers |
| 168 | 71 | 46 | a month ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/48 | None |
| 167 | 8 | 3 | 12 days ago | [eurorack-pmod](https://github.com/apfelaudio/eurorack-pmod)/49 | A eurorack-friendly audio frontend compatible with many FPGA boards. |
| 163 | 41 | 8 | 4 months ago | [coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart)/50 | Ultimate multigame cartridge for Nintendo Famicom |
| 159 | 28 | 0 | 7 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/51 | Code used in |
| 158 | 51 | 78 | 5 months ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/52 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 156 | 15 | 14 | 8 months ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/53 | None |
| 156 | 17 | 0 | 2 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/54 | A simple RISC V core for teaching |
| 145 | 33 | 28 | a month ago | [cheshire](https://github.com/pulp-platform/cheshire)/55 | A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 |
| 142 | 22 | 4 | 2 months ago | [starshipraider](https://github.com/azonenberg/starshipraider)/56 | Open hardware test equipment |
| 141 | 42 | 5 | 1 year, 9 months ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/57 | Network on Chip Implementation written in SytemVerilog |
| 140 | 56 | 0 | 5 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/58 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 137 | 62 | 1 | 8 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/59 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 135 | 31 | 5 | 3 years ago | [fx68k](https://github.com/ijor/fx68k)/60 | FX68K 68000 cycle accurate SystemVerilog core |
| 127 | 27 | 1 | 11 months ago | [ravenoc](https://github.com/aignacio/ravenoc)/61 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 124 | 22 | 2 | 7 months ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/62 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 118 | 27 | 0 | a month ago | [FPGA-Application-Development-and-Simulation](https://github.com/loykylewong/FPGA-Application-Development-and-Simulation)/63 | „ÄäFPGAÂ∫îÁî®ÂºÄÂèëÂíå‰ªøÁúü„ÄãÔºàÊú∫Ê¢∞Â∑•‰∏öÂá∫ÁâàÁ§æ2018Âπ¥Á¨¨1Áâà ISBN:9787111582786ÔºâÁöÑÊ∫êÁ†Å„ÄÇSource Code of the book FPGA Application Development and Simulation(CHS). |
| 117 | 45 | 3 | 3 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/64 | Zcash FPGA acceleration engine |
| 115 | 65 | 1 | 5 years ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/65 | UVM examples and projects |
| 111 | 24 | 0 | 4 years ago | [CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/66 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 109 | 4 | 0 | 10 months ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/67 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 108 | 7 | 0 | 6 months ago | [SoomRV](https://github.com/mathis-s/SoomRV)/68 | A simple superscalar out of order RISC-V (micro)processor |
| 105 | 27 | 1 | 6 months ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/69 | SystemVerilog Tutorial |
| 105 | 15 | 8 | 3 days ago | [MiSTeryNano](https://github.com/harbaum/MiSTeryNano)/70 | Atari STE MiSTery core for the Tang Nano 20k FPGA |
| 102 | 1 | 1 | a month ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/71 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 102 | 32 | 4 | 10 months ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/72 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 100 | 31 | 0 | 5 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/73 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 99 | 35 | 4 | 4 days ago | [APS](https://github.com/MPSU/APS)/74 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –ø–æ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã RISC-V |
| 99 | 24 | 7 | a month ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/75 | An AXI4 crossbar implementation in SystemVerilog |
| 97 | 17 | 2 | 1 year, 9 months ago | [AXI-SDCard-High-Speed-Controller](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/76 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 96 | 29 | 2 | 5 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/77 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 95 | 36 | 0 | 6 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/78 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 94 | 23 | 0 | 3 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/79 | Vector processor for RISC-V vector ISA |
| 94 | 10 | 3 | 5 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/80 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 94 | 62 | 12 | 1 year, 16 days ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/81 | AMD OpenNIC Shell includes the HDL source files |
| 94 | 49 | 0 | 6 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/82 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 94 | 45 | 1 | 6 years ago | [Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/83 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 91 | 37 | 2 | 2 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/84 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 90 | 13 | 10 | 8 hours ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/85 | A Fast, Low-Overhead On-chip Network |
| 89 | 24 | 3 | 1 year, 2 months ago | [hero](https://github.com/pulp-platform/hero)/86 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 89 | 28 | 5 | 3 years ago | [AXI](https://github.com/kumarrishav14/AXI)/87 | VIP for AXI Protocol |
| 88 | 20 | 1 | 3 months ago | [register_interface](https://github.com/pulp-platform/register_interface)/88 | Generic Register Interface (contains various adapters) |
| 88 | 26 | 1 | 2 months ago | [fpga-npu](https://github.com/intel/fpga-npu)/89 | None |
| 86 | 16 | 4 | 1 year, 4 months ago | [pspin](https://github.com/spcl/pspin)/90 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 86 | 20 | 2 | 9 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/91 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA |
| 84 | 36 | 0 | 6 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/92 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 84 | 17 | 3 | 8 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/93 | EverDrive N8 PRO dev sources |
| 84 | 40 | 1 | a month ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/94 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 83 | 20 | 2 | 4 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/95 | AXIÊÄªÁ∫øËøûÊé•Âô® |
| 82 | 49 | 0 | 7 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/96 | Examples and reference for System Verilog Assertions |
| 81 | 39 | 8 | 9 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/97 | Kria KV260 Vitis platforms and overlays |
| 81 | 11 | 1 | 8 months ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/98 | MOS 6581 / 8580 SID FPGA emulation platform |
| 80 | 13 | 0 | 9 months ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/99 | FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. ‰∏Ä‰∏™Ë∂ÖÈ´òÊÄßËÉΩÁöÑFPGA JPEG-LSÁºñÁ†ÅÂô®ÔºåÁî®Êù•ËøõË°åÊó†ÊçüÂõæÂÉèÂéãÁº©„ÄÇ |
| 78 | 26 | 1 | a month ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/100 | AHB3-Lite Interconnect |
| 78 | 25 | 0 | 2 days ago | [FEC](https://github.com/dshekhalev/FEC)/101 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 75 | 18 | 0 | 1 year, 10 months ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/102 | UVM AHB VIP |
| 75 | 15 | 0 | 17 days ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/103 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 74 | 21 | 0 | 9 months ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/104 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. ‰∏Ä‰∏™Âü∫‰∫éXilinx FPGA‰∏≠ÁöÑGTHÁöÑSATA hostÊéßÂà∂Âô®ÔºåÁî®Êù•ËØªÂÜôÁ°¨Áõò„ÄÇ |
| 73 | 25 | 0 | 6 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/105 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 72 | 18 | 2 | 6 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/106 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 71 | 35 | 3 | 7 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/107 | UVM agents |
| 71 | 26 | 16 | 3 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/108 | An Open-Source Design and Verification Environment for RISC-V |
| 70 | 28 | 0 | 3 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/109 | AXI4 and AXI4-Lite interface definitions |
| 69 | 13 | 18 | 2 years ago | [prjuray](https://github.com/f4pga/prjuray)/110 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 68 | 29 | 0 | 2 months ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/111 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 67 | 12 | 2 | 1 year, 1 month ago | [nerv](https://github.com/YosysHQ/nerv)/112 | Naive Educational RISC V processor |
| 67 | 20 | 7 | a month ago | [iDMA](https://github.com/pulp-platform/iDMA)/113 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 67 | 18 | 3 | 4 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/114 | None |
| 65 | 11 | 8 | 2 days ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/115 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 65 | 4 | 0 | 6 months ago | [sargantana](https://github.com/bsc-loca/sargantana)/116 | None |
| 64 | 9 | 0 | a month ago | [muntjac](https://github.com/lowRISC/muntjac)/117 | 64-bit multicore RISC-V processor |
| 63 | 23 | 2 | 5 years ago | [System-Verilog-Packet-Library](https://github.com/sach/System-Verilog-Packet-Library)/118 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 63 | 11 | 15 | a month ago | [CX](https://github.com/grayresearch/CX)/119 | Proposed RISC-V Composable Custom Extensions Specification |
| 63 | 5 | 1 | 6 months ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/120 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 63 | 29 | 0 | 6 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/121 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 63 | 11 | 12 | 1 year, 6 months ago | [kronos](https://github.com/SonalPinto/kronos)/122 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 61 | 29 | 8 | 9 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/123 | SystemVerilog VIP for AMBA APB protocol |
| 60 | 2 | 0 | a month ago | [FazyRV](https://github.com/meiniKi/FazyRV)/124 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 60 | 14 | 0 | 4 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/125 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 60 | 26 | 0 | 5 months ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/126 | This is a detailed SystemVerilog course  |
| 60 | 6 | 11 | 12 days ago | [enso](https://github.com/crossroadsfpga/enso)/127 | Ens≈ç is a high-performance streaming interface for NIC-application communication. |
| 60 | 37 | 0 | 2 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/128 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 58 | 27 | 4 | 2 years ago | [davos](https://github.com/fpgasystems/davos)/129 | Distributed Accelerator OS |
| 58 | 7 | 146 | 5 days ago | [silver](https://github.com/melt-umn/silver)/130 | An attribute grammar-based programming language for composable language extensions |
| 58 | 15 | 0 | 9 months ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/131 | None |
| 58 | 15 | 3 | a month ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/132 | AXI Adapter(s) for RISC-V Atomic Operations |
| 57 | 30 | 62 | 4 days ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/133 | HW Design Collateral  for Caliptra RoT IP |
| 55 | 11 | 1 | 11 months ago | [AHB-to-APB-Bridge-Verification](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/134 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 55 | 2 | 7 | 8 months ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/135 | Game and Watch for Analogue Pocket and MiSTer |
| 53 | 23 | 17 | a month ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/136 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 53 | 9 | 3 | 9 days ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/137 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 53 | 19 | 9 | 2 months ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/138 | Sega 32X implementation for MiSTer |
| 53 | 5 | 0 | 22 days ago | [writeups](https://github.com/Pusty/writeups)/139 | Writeups for CTFs |
| 53 | 14 | 10 | 2 months ago | [cva5](https://github.com/openhwgroup/cva5)/140 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 53 | 9 | 4 | a month ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/141 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 52 | 9 | 2 | 2 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/142 | Featherweight RISC-V implementation |
| 52 | 16 | 1 | 6 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/143 | Clarvi simple RISC-V processor for teaching |
| 52 | 7 | 5 | 12 days ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/144 | Demo SoC for SiliconCompiler. |
| 52 | 16 | 0 | 4 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/145 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 52 | 36 | 3 | 3 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/146 | Verification IP for APB protocol |
| 51 | 28 | 12 | 3 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/147 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 51 | 7 | 0 | 5 months ago | [Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/148 | Verilog/SystemVerilog Guide |
| 51 | 3 | 0 | 1 year, 3 months ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/149 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 50 | 17 | 8 | 2 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/150 | ‚õî DEPRECATED ‚õî RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 50 | 5 | 0 | 3 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/151 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 50 | 50 | 2 | 21 hours ago | [basics-graphics-music](https://github.com/yuri-panchul/basics-graphics-music)/152 | FPGA exercise for beginners |
| 50 | 18 | 0 | 9 months ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/153 | PCXT port for MiSTer by spark2k06. |
| 49 | 15 | 0 | 8 months ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/154 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 49 | 13 | 43 | 4 days ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/155 | Sega Saturn for MiSTer |
| 48 | 9 | 0 | 5 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/156 | a playground for xilinx zynq fpga experiments |
| 48 | 37 | 0 | 10 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/157 | UVM Testbench For SystemVerilog Combinator Implementation |
| 47 | 24 | 1 | 8 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/158 | Simple hash table on Verilog (SystemVerilog) |
| 47 | 12 | 0 | 4 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/159 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 46 | 20 | 9 | 4 months ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/160 | The multi-core cluster of a PULP system. |
| 46 | 7 | 0 | 4 years ago | [cdc](https://github.com/dpretet/cdc)/161 | Repository gathering basic modules for CDC purpose |
| 46 | 16 | 0 | 2 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/162 | None |
| 46 | 10 | 1 | 6 years ago | [virtio](https://github.com/tymonx/virtio)/163 | Virtio implementation in SystemVerilog |
| 45 | 29 | 0 | 8 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/164 | Simple mono FM Radio. |
| 45 | 0 | 0 | 4 years ago | [gateware](https://github.com/swetland/gateware)/165 | A collection of little open source FPGA hobby projects |
| 43 | 12 | 0 | 3 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/166 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 43 | 11 | 1 | 8 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/167 | openHMC - an open source Hybrid Memory Cube Controller |
| 43 | 5 | 0 | 3 years ago | [Superscalar-HIT-Core-NSCSCC2020](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/168 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 43 | 22 | 3 | 9 months ago | [uvm_gen](https://github.com/hjking/uvm_gen)/169 | UVM Generator |
| 42 | 13 | 0 | 3 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/170 | An  uvm verification env for ahb2apb bridge |
| 42 | 27 | 1 | 9 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/171 | amba3 apb/axi vip |
| 42 | 5 | 3 | 2 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/172 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 42 | 11 | 2 | 1 year, 9 months ago | [common_verification](https://github.com/pulp-platform/common_verification)/173 | SystemVerilog modules and classes commonly used for verification |
| 42 | 7 | 1 | 2 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/174 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 41 | 5 | 6 | 3 years ago | [svreal](https://github.com/sgherbst/svreal)/175 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 41 | 14 | 2 | 5 days ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/176 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 40 | 12 | 1 | 4 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/177 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 40 | 11 | 0 | 3 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/178 | None |
| 39 | 20 | 3 | 5 months ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/179 | Advanced Architecture Labs with CVA6 |
| 39 | 6 | 2 | 4 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/180 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 39 | 12 | 1 | 2 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/181 | JSON lib in Systemverilog |
| 39 | 9 | 1 | 3 years ago | [SNN-FPGA](https://github.com/jasha64/SNN-FPGA)/182 | Spiking Neural Network RTL Implementation |
| 39 | 3 | 0 | 3 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/183 | Â§çÊó¶Â§ßÂ≠¶FDU1.1ÈòüÂú®Á¨¨ÂõõÂ±ä‚ÄúÈæôËäØÊùØ‚ÄùÁöÑÂèÇËµõ‰ΩúÂìÅ |
| 39 | 9 | 0 | 5 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/184 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 38 | 19 | 0 | 4 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/185 | None |
| 38 | 3 | 0 | 5 days ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/186 | ESnet SmartNIC hardware design repository. |
| 38 | 7 | 0 | 1 year, 1 month ago | [UnarySim](https://github.com/diwu1990/UnarySim)/187 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 38 | 19 | 2 | a month ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/188 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 38 | 17 | 1 | 3 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/189 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 37 | 10 | 0 | 1 year, 9 months ago | [DUA](https://github.com/microsoft/DUA)/190 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 37 | 6 | 0 | 3 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/191 | justCTF 2019 challenges sources |
| 37 | 13 | 0 | 9 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/192 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 37 | 41 | 1 | 30 days ago | [systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)/193 | SystemVerilog language-oriented exercises |
| 37 | 15 | 1 | 5 years ago | [UART](https://github.com/darthsider/UART)/194 | UART design in SV and verification using UVM and SV |
| 37 | 8 | 0 | 1 year, 9 months ago | [Hands-on-FPGA-class](https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class)/195 | None |
| 36 | 22 | 1 | 11 years ago | [uvm](https://github.com/accellera/uvm)/196 | None |
| 36 | 10 | 0 | 2 years ago | [uvm_example](https://github.com/howard789/uvm_example)/197 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 36 | 8 | 0 | a month ago | [axi_dma](https://github.com/aignacio/axi_dma)/198 | General Purpose AXI Direct Memory Access |
| 36 | 71 | 4 | 2 years ago | [i2c_vip](https://github.com/muneebullashariff/i2c_vip)/199 | Verification IP for I2C protocol |
| 36 | 12 | 2 | 7 years ago | [NAND-Flash-Memory-Controller-verification](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/200 | None |
| 36 | 15 | 2 | 2 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/201 | None |
| 36 | 8 | 0 | 2 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/202 | commit rtl and build cosim env |
| 35 | 27 | 4 | 5 months ago | [cva6-softcore-contest](https://github.com/ThalesGroup/cva6-softcore-contest)/203 | National RISC-V student contest CV32A6 |
| 35 | 15 | 0 | 1 year, 8 months ago | [nes_ecp5](https://github.com/ironsteel/nes_ecp5)/204 | NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board |
| 35 | 42 | 0 | 6 years ago | [Sampling-Model](https://github.com/MatrixAINetwork/Sampling-Model)/205 | Hardware of sampling model |
| 35 | 15 | 0 | 5 years ago | [example_uvm](https://github.com/emwzq/example_uvm)/206 | UVMÂÆûÊàòÈöè‰π¶Ê∫êÁ†Å |
| 35 | 5 | 1 | 4 years ago | [fpga-flight-controller](https://github.com/kvablack/fpga-flight-controller)/207 | Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks. |
| 35 | 15 | 1 | 1 year, 28 days ago | [intel-training-modules](https://github.com/ARC-Lab-UF/intel-training-modules)/208 | None |
| 34 | 9 | 0 | 4 years ago | [PIEO-Scheduler](https://github.com/vishal1303/PIEO-Scheduler)/209 | A Fast, Scalable and Programmable Packet Scheduler in Hardware |
| 34 | 1 | 0 | 2 years ago | [Pathsy](https://github.com/NotCamelCase/Pathsy)/210 | Simple Path Tracer on an FPGA |
| 34 | 15 | 1 | 6 years ago | [easyUVM](https://github.com/nelsoncsc/easyUVM)/211 | A simple UVM example with DPI  |
| 34 | 16 | 0 | 6 years ago | [AES](https://github.com/cjdrake/AES)/212 | Advanced Encryption Standard (AES) SystemVerilog Core |
| 34 | 3 | 0 | 3 days ago | [pzbcm](https://github.com/pezy-computing/pzbcm)/213 | Basic Common Modules |
| 34 | 14 | 1 | 11 months ago | [100-Days-of-RTL-code](https://github.com/KOTHAVANI/100-Days-of-RTL-code)/214 | None |
| 34 | 7 | 2 | 4 years ago | [custom_uvm_report_server](https://github.com/kaushalmodi/custom_uvm_report_server)/215 | Customized UVM Report Server |
| 34 | 12 | 0 | 4 years ago | [Sirius](https://github.com/name1e5s/Sirius)/216 | Asymmetric dual issue in-order microprocessor. |
| 34 | 6 | 1 | 8 years ago | [fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort)/217 |  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially |
| 34 | 13 | 5 | a month ago | [plic](https://github.com/RoaLogic/plic)/218 | Platform Level Interrupt Controller |
| 33 | 7 | 0 | 1 year, 1 month ago | [PDPU](https://github.com/qleenju/PDPU)/219 | PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications |
| 33 | 11 | 1 | 2 years ago | [XS-Verilog-Library](https://github.com/OpenXiangShan/XS-Verilog-Library)/220 | None |
| 33 | 25 | 4 | 2 years ago | [axi_mem_if](https://github.com/pulp-platform/axi_mem_if)/221 | Simple single-port AXI memory interface |
| 33 | 13 | 4 | 2 years ago | [apb-uart-uvm-env](https://github.com/Lampro-Mellon/apb-uart-uvm-env)/222 | None |
| 33 | 11 | 1 | 3 years ago | [sv-1800-2012](https://github.com/gvekony/sv-1800-2012)/223 | IEEE Std 1800‚Ñ¢-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code |
| 33 | 9 | 0 | 8 years ago | [systemverilog-design-patterns](https://github.com/tenthousandfailures/systemverilog-design-patterns)/224 | None |
| 33 | 17 | 0 | 4 years ago | [UVM-APB_RAL](https://github.com/JoseIuri/UVM-APB_RAL)/225 | This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT. |
| 33 | 10 | 1 | 11 days ago | [uvm-core](https://github.com/accellera-official/uvm-core)/226 | None |
| 33 | 20 | 4 | 5 years ago | [fpu](https://github.com/pulp-platform/fpu)/227 | None |
| 33 | 1 | 3 | 1 year, 7 months ago | [openfpga-pokemonmini](https://github.com/agg23/openfpga-pokemonmini)/228 | None |
| 32 | 5 | 0 | 3 years ago | [FPGA-OS](https://github.com/WukLab/FPGA-OS)/229 | None |
| 32 | 13 | 0 | 3 years ago | [SPI-Interface](https://github.com/Anjali-287/SPI-Interface)/230 | UVM Testbench to verify serial transmission of data between SPI master and slave |
| 32 | 8 | 0 | 6 years ago | [sv_image](https://github.com/nelsoncsc/sv_image)/231 | Reusable image processing modules in SystemVerilog |
| 32 | 12 | 0 | 5 years ago | [usb20dev](https://github.com/esynr3z/usb20dev)/232 | USB 2.0 FS Device controller IP core written in SystemVerilog |
| 32 | 8 | 0 | 7 years ago | [zedboard_axi4_master_burst_example](https://github.com/k0nze/zedboard_axi4_master_burst_example)/233 | Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard) |
| 32 | 39 | 32 | 5 days ago | [snitch_cluster](https://github.com/pulp-platform/snitch_cluster)/234 | An energy-efficient RISC-V floating-point compute cluster. |
| 32 | 0 | 0 | 1 year, 8 months ago | [openfpga-spacerace](https://github.com/ericlewis/openfpga-spacerace)/235 | FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket. |
| 32 | 8 | 0 | 2 years ago | [tinyGPU](https://github.com/shehanmunasinghe/tinyGPU)/236 | tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog |
| 31 | 9 | 0 | 5 years ago | [ahb3_uvm_tb](https://github.com/designsolver/ahb3_uvm_tb)/237 | AMBA 3 AHB UVM TB |
| 31 | 12 | 0 | 11 years ago | [UVM](https://github.com/chiggs/UVM)/238 | Mirror of the Universal Verification Methodology from sourceforge |
| 31 | 10 | 0 | 9 years ago | [DDR4Sim](https://github.com/bhunt2/DDR4Sim)/239 | DDR4 Simulation Project in System Verilog |
| 31 | 14 | 0 | 7 years ago | [AMBA_AXI3](https://github.com/yvnr4you/AMBA_AXI3)/240 | System Verilog and Emulation. Written all the five channels. |
| 30 | 10 | 1 | 1 year, 6 days ago | [tarsier](https://github.com/raiker/tarsier)/241 | None |
| 30 | 7 | 1 | 2 years ago | [proto245](https://github.com/esynr3z/proto245)/242 | üî¥ SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol) |
| 30 | 9 | 0 | 1 year, 1 month ago | [fpga-ethernet-udp](https://github.com/adamchristiansen/fpga-ethernet-udp)/243 | An HDL design for sending data over Ethernet |
| 30 | 3 | 0 | 2 years ago | [AES](https://github.com/Open-Source-Hardware-Initiative/AES)/244 | Open Source AES |
| 29 | 9 | 0 | 9 years ago | [USBCore](https://github.com/ObKo/USBCore)/245 | USB Full-Speed/Hi-Speed Device Controller core for FPGA |
| 29 | 14 | 0 | 7 years ago | [uvm_debug](https://github.com/uvmdebug/uvm_debug)/246 | UVM interactive debug library |
| 29 | 18 | 2 | 3 years ago | [ZX_Spectrum-128K_MIST](https://github.com/sorgelig/ZX_Spectrum-128K_MIST)/247 | ZX Spectrum 128K for MIST Board |
| 29 | 16 | 0 | 4 years ago | [anycore-riscv-src](https://github.com/anycore/anycore-riscv-src)/248 | The RTL source for AnyCore RISC-V |
| 29 | 3 | 0 | a day ago | [CDIM](https://github.com/Maxpicca-Li/CDIM)/249 | CQU Dual Issue Machine |
| 28 | 6 | 0 | 10 months ago | [fpga_practice](https://github.com/wdxm657/fpga_practice)/250 | None |
| 28 | 13 | 2 | 2 years ago | [GPCore](https://github.com/alaasal/GPCore)/251 | This is the base repo for our graduation project in AlexU 21 |
| 28 | 11 | 1 | 3 years ago | [ava-core](https://github.com/AI-Vector-Accelerator/ava-core)/252 | A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8) |
| 28 | 27 | 6 | 9 months ago | [tech_cells_generic](https://github.com/pulp-platform/tech_cells_generic)/253 | Technology dependent cells instantiated in the design for generic process (simulation, FPGA) |
| 28 | 2 | 3 | 4 years ago | [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)/254 | A small RISC-V core (SystemVerilog) |
| 28 | 7 | 0 | 1 year, 9 months ago | [DDR5_PHY_WriteOperation](https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation)/255 | None |
| 28 | 6 | 0 | 3 years ago | [axi_vip_demo](https://github.com/esynr3z/axi_vip_demo)/256 | Xilinx AXI VIP example of use |
| 28 | 10 | 3 | 3 months ago | [redmule](https://github.com/pulp-platform/redmule)/257 | None |
| 27 | 12 | 0 | 5 years ago | [ahb2apb_bridge_vip](https://github.com/designsolver/ahb2apb_bridge_vip)/258 | AHB to APB Bridge VIP |
| 27 | 7 | 4 | 1 year, 14 days ago | [riscv-multi-core-lotr](https://github.com/amichai-bd/riscv-multi-core-lotr)/259 | RISCV core RV32I/E.4 threads in a ring architecture   |
| 27 | 1 | 0 | 2 years ago | [wd65c02](https://github.com/CompuSAR/wd65c02)/260 | Cycle accurate FPGA implementation of various 6502 CPU variants |
| 27 | 15 | 1 | 5 years ago | [combinational-bnn](https://github.com/EEESlab/combinational-bnn)/261 | System Verilog code describing a fully combinational binarized neural network. |
| 27 | 10 | 0 | 5 months ago | [UVMCourse](https://github.com/mbits-mirafra/UVMCourse)/262 | Structured UVM Course |
| 27 | 3 | 0 | 1 year, 7 months ago | [100DaysofRTL](https://github.com/snbk001/100DaysofRTL)/263 | 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore |
| 27 | 4 | 1 | 2 months ago | [my_verilog_projects](https://github.com/dumpo/my_verilog_projects)/264 | Êï∞Â≠óICÁßãÊãõÈ°πÁõÆ„ÄÅÊâãÊíï‰ª£Á†Å |
| 26 | 5 | 2 | 6 years ago | [micro-besm](https://github.com/besm6/micro-besm)/265 | Replica of micro-BESM computer |
| 26 | 9 | 1 | 11 months ago | [10g-low-latency-ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)/266 | 10G Low Latency Ethernet |
| 26 | 9 | 1 | 6 years ago | [RFNoC-HLS-ATSC-RX](https://github.com/Xilinx/RFNoC-HLS-ATSC-RX)/267 | None |
| 26 | 5 | 1 | 1 year, 4 months ago | [SVA-AXI4-FVIP](https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP)/268 | YosysHQ SVA AXI Properties |
| 26 | 3 | 0 | 2 years ago | [NekoIchi](https://github.com/ecilasun/NekoIchi)/269 | A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board |
| 26 | 15 | 0 | 1 year, 5 months ago | [axi-bfm](https://github.com/muzafferkal/axi-bfm)/270 | AXI3 Bus Functional Models (Initiator & Target)  |
| 26 | 11 | 11 | 10 months ago | [cv32e41p](https://github.com/openhwgroup/cv32e41p)/271 | 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions |
| 26 | 1 | 0 | 1 year, 1 month ago | [100daysofRTL](https://github.com/hughbyrne10/100daysofRTL)/272 | 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field. |
| 26 | 5 | 0 | 5 years ago | [mil1553-spi](https://github.com/zhelnio/mil1553-spi)/273 | MIL-STD-1553 <-> SPI bridge |
| 25 | 6 | 1 | 4 years ago | [UVM_Verification](https://github.com/avashist003/UVM_Verification)/274 | Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence |
| 25 | 4 | 0 | 2 years ago | [SystemVerilog-Bitmap-Library-AXI-Image-VIP](https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP)/275 | Bitmap Processing Library & AXI-Stream Video Image VIP |
| 25 | 4 | 0 | 2 years ago | [tot6502](https://github.com/krikzz/tot6502)/276 | None |
| 25 | 4 | 0 | 5 years ago | [fpga-guitar-pedal](https://github.com/carsonrobles/fpga-guitar-pedal)/277 | FPGA based guitar effect station. |
| 25 | 7 | 0 | 9 years ago | [system-verilog-patterns](https://github.com/luuvish/system-verilog-patterns)/278 | SystemVerilog Design Patterns |
| 25 | 14 | 0 | 16 hours ago | [MPSoC-DV](https://github.com/PacoReinaCampo/MPSoC-DV)/279 | Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 25 | 10 | 0 | 6 years ago | [ahb_sramc](https://github.com/flyskywalker/ahb_sramc)/280 | ahb scram controller, design and verification |
| 25 | 13 | 5 | 20 days ago | [zynq-parrot](https://github.com/black-parrot-hdk/zynq-parrot)/281 | BlackParrot on Zynq |
| 25 | 10 | 6 | 9 years ago | [HardwareModules](https://github.com/Poofjunior/HardwareModules)/282 | A collection of portable hardware modules |
| 25 | 8 | 0 | 3 years ago | [yuu_apb](https://github.com/seabeam/yuu_apb)/283 | UVM APB VIP, part of AMBA3&AMBA4 feature supported |
| 25 | 4 | 0 | 2 years ago | [axi_vip_master](https://github.com/nahidrn/axi_vip_master)/284 | Sample UVM code for axi ram dut |
| 25 | 9 | 1 | 4 years ago | [csi2_rx](https://github.com/hellgate202/csi2_rx)/285 | MIPI CSI-2 RX |
| 25 | 10 | 2 | 2 years ago | [axi4_avip](https://github.com/muneeb-mbytes/axi4_avip)/286 | Development of AXI4 Accelerated VIP |
| 24 | 18 | 0 | 4 years ago | [sdio_linux_fpga](https://github.com/balmerdx/sdio_linux_fpga)/287 | Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S) |
| 24 | 12 | 2 | 8 years ago | [jtag_dpi](https://github.com/pulp-platform/jtag_dpi)/288 | JTAG DPI module for SystemVerilog RTL simulations |
| 24 | 3 | 0 | 6 years ago | [verilog-sid-mos6581](https://github.com/thomask77/verilog-sid-mos6581)/289 | MOS6581 SID chip emulator in SystemVerilog |
| 24 | 0 | 0 | 30 days ago | [aura-core](https://github.com/tastynoob/aura-core)/290 | "aura" my super-scalar O3 cpu core |
| 24 | 14 | 0 | 7 years ago | [second_edition](https://github.com/advanced-uvm/second_edition)/291 | Code for the second edition of Advanced UVM. |
| 24 | 2 | 0 | 2 years ago | [rtl-fuzz-lab](https://github.com/ekiwi/rtl-fuzz-lab)/292 | A Modular Open-Source Hardware Fuzzing Framework |
| 24 | 3 | 0 | 1 year, 10 months ago | [SystemVerilog_Design_Verification](https://github.com/avashist003/SystemVerilog_Design_Verification)/293 | Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog |
| 24 | 4 | 1 | 7 years ago | [sv_csv_parser](https://github.com/Mochenx/sv_csv_parser)/294 | A CSV file parser, written in SystemVerilog |
| 24 | 1 | 0 | 4 years ago | [soff-hardware-opae](https://github.com/mcrl/soff-hardware-opae)/295 | None |
| 24 | 3 | 0 | 3 years ago | [nerv](https://github.com/SymbioticEDA/nerv)/296 | Naive Educational RISC-V -- A simple single-stage RV32I processor |
| 24 | 10 | 0 | a month ago | [uvm_tb_cross_bar](https://github.com/yuravg/uvm_tb_cross_bar)/297 | SystemVerilog UVM testbench example |
| 24 | 4 | 0 | 3 years ago | [de10lite-hdl](https://github.com/hildebrandmw/de10lite-hdl)/298 | Verilog for interacting with components of the DE10-Lite board. |
| 24 | 4 | 0 | 8 months ago | [DRIM-S](https://github.com/ic-lab-duth/DRIM-S)/299 | DUTH RISC-V Superscalar Microprocessor |
| 24 | 9 | 0 | 4 years ago | [fpga-webinar-2020](https://github.com/stcmtk/fpga-webinar-2020)/300 | None |
| 24 | 4 | 0 | 2 years ago | [riscv-proc](https://github.com/NAvi349/riscv-proc)/301 | 32-bit 5-Stage Pipelined RISC V RV32I Core |
| 24 | 5 | 1 | 1 year, 2 months ago | [nim-systemverilog-dpic](https://github.com/kaushalmodi/nim-systemverilog-dpic)/302 | Using Nim to interface with SystemVerilog test benches via DPI-C |
| 24 | 15 | 0 | 5 years ago | [uvm-components](https://github.com/pulp-platform/uvm-components)/303 | Contains commonly used UVM components (agents, environments and tests). |
| 23 | 10 | 0 | a day ago | [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS)/304 | Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor |
| 23 | 15 | 2 | 1 year, 3 months ago | [yamm](https://github.com/amiq-consulting/yamm)/305 | YAMM package repository |
| 23 | 12 | 1 | 6 months ago | [LimeADPD](https://github.com/myriadrf/LimeADPD)/306 | Lime Adaptive Digital Predistortion |
| 23 | 2 | 1 | a month ago | [a2fpga_core](https://github.com/a2fpga/a2fpga_core)/307 | Apple II FPGA Co-Processor |
| 23 | 9 | 0 | 3 years ago | [basic_cache_core](https://github.com/ljgibbslf/basic_cache_core)/308 | None |
| 23 | 11 | 0 | 3 years ago | [virtio-fpga](https://github.com/RSPwFPGAs/virtio-fpga)/309 | A platform for emulating Virtio devices with FPGAs |
| 23 | 5 | 1 | a month ago | [riscv-aia](https://github.com/zero-day-labs/riscv-aia)/310 | AIA IP compliant with the RISC-V AIA spec |
| 23 | 11 | 5 | 1 year, 2 months ago | [azadi-soc](https://github.com/merledu/azadi-soc)/311 | Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. |
| 23 | 9 | 1 | 3 years ago | [stream-ebpc](https://github.com/pulp-platform/stream-ebpc)/312 | Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini. |
| 22 | 13 | 3 | 8 years ago | [JetStream-hardware](https://github.com/maltevesper/JetStream-hardware)/313 | None |
| 22 | 2 | 0 | 3 years ago | [FPGA_Gameboy_Watch](https://github.com/dovoto/FPGA_Gameboy_Watch)/314 | Full gameboy and gameboy color Verilog Implenentation |
| 22 | 12 | 3 | 2 years ago | [apb_avip](https://github.com/muneeb-mbytes/apb_avip)/315 | ABP Accelerated VIP |
| 22 | 7 | 0 | 17 hours ago | [MPSoC-NoC](https://github.com/PacoReinaCampo/MPSoC-NoC)/316 | Network on Chip for MPSoC |
| 22 | 7 | 0 | 3 years ago | [virtio-fpga-bridge](https://github.com/RSPwFPGAs/virtio-fpga-bridge)/317 | Virtio front-end and back-end bridge, implemented with FPGA. |
| 22 | 8 | 0 | 7 months ago | [riscvISACOV](https://github.com/riscv-verification/riscvISACOV)/318 | SystemVerilog Functional Coverage for RISC-V ISA |
| 22 | 16 | 10 | 2 years ago | [spi_avip](https://github.com/muneeb-mbytes/spi_avip)/319 | SPI protocol Accelerated VIP  |
| 22 | 10 | 0 | 5 months ago | [Tiny_But_Mighty_I2C_Master_Verilog](https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog)/320 | I2C Master Verilog module |
| 22 | 39 | 5 | 1 year, 9 months ago | [ivl_uvm](https://github.com/svenka3/ivl_uvm)/321 | Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach. |
| 22 | 3 | 0 | 1 year, 4 months ago | [risc-v-single-cycle](https://github.com/martinKindall/risc-v-single-cycle)/322 | A Single Cycle Risc-V 32 bit CPU |
| 21 | 3 | 0 | 3 years ago | [uvm_sin_cos_table](https://github.com/vlotnik/uvm_sin_cos_table)/323 | Contains source code for sin/cos table verification using UVM |
| 21 | 4 | 0 | 4 years ago | [mipi-ccs](https://github.com/hdl-util/mipi-ccs)/324 | Control a MIPI Camera over I2C |
| 21 | 3 | 37 | 3 years ago | [dragonphy2](https://github.com/StanfordVLSI/dragonphy2)/325 | Open Source PHY v2 |
| 21 | 13 | 0 | 2 years ago | [ece_4305](https://github.com/aseddin/ece_4305)/326 | Code associated with Cal Poly Pomona's ECE 4305 |
| 21 | 15 | 0 | 4 years ago | [ExtremeDV_UVM](https://github.com/zhajio1988/ExtremeDV_UVM)/327 | UVM resource from github, run simulation use YASAsim flow |
| 21 | 5 | 0 | 5 years ago | [RISC_VERIF_DEMO_0](https://github.com/MushroomZQ/RISC_VERIF_DEMO_0)/328 | a very simple risc_cpu verification demo with uvm |
| 21 | 3 | 0 | 2 years ago | [FPGA-Video-Processing](https://github.com/georgeyhere/FPGA-Video-Processing)/329 | Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA |
| 21 | 6 | 0 | 17 hours ago | [SoC-DV](https://github.com/PacoReinaCampo/SoC-DV)/330 | System on Chip verified with UVM/OSVVM/FV |
| 21 | 4 | 0 | 6 months ago | [tiny5](https://github.com/xerpi/tiny5)/331 | RISC-V Processor Implementation (RV32IM, TileLink-UL) |
| 21 | 7 | 0 | 3 years ago | [uart2bustestbench](https://github.com/hanysalah/uart2bustestbench)/332 | UVM Verification IP to uart2bus IP.  |
| 21 | 5 | 0 | 10 months ago | [clint](https://github.com/pulp-platform/clint)/333 | RISC-V Core Local Interrupt Controller (CLINT) |
| 21 | 4 | 0 | 1 year, 6 months ago | [SSRL_work](https://github.com/wenxuan-hu/SSRL_work)/334 | work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework |
| 21 | 20 | 41 | 3 months ago | [axi4_avip](https://github.com/mbits-mirafra/axi4_avip)/335 | None |
| 21 | 6 | 2 | 4 months ago | [aib-protocols](https://github.com/chipsalliance/aib-protocols)/336 | None |
| 21 | 6 | 1 | 2 years ago | [System-Verilog-bootcamp](https://github.com/Suntrakanesh/System-Verilog-bootcamp)/337 | System Verilog BootCamp |
| 21 | 22 | 2 | 4 days ago | [Hamming-ECC](https://github.com/RoaLogic/Hamming-ECC)/338 | Hamming ECC Encoder and Decoder to protect memories |
| 20 | 4 | 0 | 5 years ago | [Single-Cycle-Processor](https://github.com/tianrenz2/Single-Cycle-Processor)/339 | Single-Cycle RISC-V Processor in systemverylog |
| 20 | 4 | 0 | 3 years ago | [digital_ic_verification](https://github.com/programer-guan/digital_ic_verification)/340 | Êï∞Â≠óICÈ™åËØÅÊ°à‰æãÔºàSV and UVMÔºâ |
| 20 | 6 | 2 | 3 years ago | [AXI-DMA-master-verification](https://github.com/letitbe0201/AXI-DMA-master-verification)/341 | None |
| 20 | 4 | 1 | 2 months ago | [tue](https://github.com/taichi-ishitani/tue)/342 | Useful UVM extensions |
| 20 | 6 | 1 | 2 months ago | [pfr-wilson-city](https://github.com/intel/pfr-wilson-city)/343 | None |
| 20 | 5 | 0 | 1 year, 3 months ago | [Realtime-Bicubic-16X-SuperResolution-IP](https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP)/344 | APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS |
| 20 | 4 | 1 | 4 years ago | [hardware](https://github.com/supranational/hardware)/345 | Low level arithmetic primitives in RTL |
| 20 | 6 | 1 | 4 years ago | [Gaia](https://github.com/isuckatdrifting/Gaia)/346 | Generate UVM testbench framework template files with Python 3 |
| 20 | 8 | 0 | 5 years ago | [Verification-of-FIFO-using-SystemVerilog](https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog)/347 | Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.  |
| 20 | 8 | 0 | 5 years ago | [cortex-m0-soft-microcontroller](https://github.com/vfinotti/cortex-m0-soft-microcontroller)/348 | Soft-microcontroller implementation of an ARM Cortex-M0 |
| 20 | 13 | 0 | 5 years ago | [uvm_auto](https://github.com/mingzhang952/uvm_auto)/349 | uvm auto generator |
| 20 | 2 | 0 | 7 years ago | [AMBA](https://github.com/rgwan/AMBA)/350 | Collection of IPs based on AMBA (AHB, APB, AXI) protocols |
| 20 | 2 | 0 | 1 year, 7 months ago | [verilog-format](https://github.com/jiegec/verilog-format)/351 | A naive verilog/systemverilog formatter |
| 19 | 4 | 5 | 29 days ago | [libsv](https://github.com/bensampson5/libsv)/352 | An open source, parameterized SystemVerilog digital hardware IP library |
| 19 | 7 | 2 | 2 years ago | [pulpino__spi_master__ip_verification](https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification)/353 | To verify the SPI Master IP using the APB and SPI AVIPs |
| 19 | 12 | 0 | 6 years ago | [mil-std-1553b-soc](https://github.com/fpga-soc/mil-std-1553b-soc)/354 | development interface mil-std-1553b for system on chip |
| 19 | 10 | 1 | 9 months ago | [evsoc](https://github.com/Efinix-Inc/evsoc)/355 | This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions. |
| 19 | 14 | 0 | 6 years ago | [FPGA-CNN](https://github.com/brianhill11/FPGA-CNN)/356 | This repo is for ECE44x (Fall2015-Spring2016) |
| 19 | 3 | 0 | 4 years ago | [adapter](https://github.com/NetTLP/adapter)/357 | An FPGA-based NetTLP adapter  |
| 19 | 5 | 7 | 1 year, 6 months ago | [pito_riscv](https://github.com/hossein1387/pito_riscv)/358 | A Barrel design of RV32I |
| 19 | 27 | 6 | 8 years ago | [axi_spi_slave](https://github.com/pulp-platform/axi_spi_slave)/359 | None |
| 19 | 15 | 0 | 7 years ago | [hw_interview_questions](https://github.com/pengwubj/hw_interview_questions)/360 | A collection of commonly asked RTL design interview questions |
| 19 | 3 | 0 | 3 years ago | [RISC-V-Vector-Processor](https://github.com/martinriis/RISC-V-Vector-Processor)/361 | 256-bit vector processor based on the RISC-V vector (V) extension |
| 19 | 6 | 0 | 4 years ago | [svlib](https://github.com/recogni/svlib)/362 | svlib from http://www.verilab.com/resources/svlib/ |
| 19 | 2 | 0 | 5 months ago | [veriloglabs](https://github.com/chenshuo/veriloglabs)/363 | Undergraduate digital circuit laboratory |
| 19 | 6 | 1 | 7 months ago | [tvip-apb](https://github.com/taichi-ishitani/tvip-apb)/364 | Verification IP for AMBA APB Protocol |
| 19 | 2 | 0 | 3 years ago | [A_Formal_Tale_Chapter_I_AMBA](https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA)/365 | AXI Formal Verification IP |
| 19 | 1 | 0 | 4 years ago | [tn_serv](https://github.com/ciniml/tn_serv)/366 | SERV RISC-V sample for Tang Nano FPGA board |
| 19 | 1 | 0 | 3 days ago | [riscv-tests-intro](https://github.com/riscv-tests-intro/riscv-tests-intro)/367 | –û—Ç–∫—Ä—ã—Ç—ã–π –æ–∑–Ω–∞–∫–æ–º–∏—Ç–µ–ª—å–Ω—ã–π –∫—É—Ä—Å "–í–≤–µ–¥–µ–Ω–∏–µ –≤ —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω—É—é –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏—é RISC-V —è–¥–µ—Ä" |
| 19 | 7 | 0 | 8 years ago | [AMBA-3-AHB--LITE-Protocol-Design-and-Verification](https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification)/368 | -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques. |
| 19 | 23 | 1 | 1 year, 2 months ago | [go2uvm](https://github.com/go2uvm/go2uvm)/369 | Main repo for Go2UVM source code, examples and apps |
| 19 | 5 | 1 | 9 months ago | [damo_ctl_cham](https://github.com/alibaba-damo-academy/damo_ctl_cham)/370 | None |
| 19 | 2 | 0 | 7 years ago | [uvm_apb](https://github.com/smartfoxdata/uvm_apb)/371 | uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol |
| 19 | 8 | 0 | 4 years ago | [chronos](https://github.com/SwarmArch/chronos)/372 | The Chronos FPGA Framework to accelerate ordered applications |
| 19 | 16 | 0 | a month ago | [ahb3lite_memory](https://github.com/RoaLogic/ahb3lite_memory)/373 | Multi-Technology RAM with AHB3Lite interface |
| 19 | 22 | 2 | 3 years ago | [apb_vip](https://github.com/muneebullashariff/apb_vip)/374 | Verification IP for APB protocol |
| 18 | 4 | 0 | 3 years ago | [DRIM](https://github.com/ic-lab-duth/DRIM)/375 | DUTH RISC-V Microprocessor |
| 18 | 1 | 0 | 1 year, 4 months ago | [RISCV-LAB](https://github.com/wenqi-wang20/RISCV-LAB)/376 | Ê∏ÖÂçéÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫Á≥ªÈõ∂Â≠óÁè≠ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂ§ßÂÆûÈ™å‰Ωú‰∏ö„ÄÇ |
| 18 | 2 | 0 | 4 years ago | [i2c](https://github.com/hdl-util/i2c)/377 | Fully featured implementation of Inter-IC (I2C) bus master for FPGAs |
| 18 | 4 | 0 | 2 years ago | [pcieledblink](https://github.com/racerxdl/pcieledblink)/378 | Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards) |
| 18 | 7 | 0 | 10 years ago | [Drexel-ECEC575](https://github.com/JulianKemmerer/Drexel-ECEC575)/379 | None |
| 18 | 35 | 6 | 4 years ago | [axi_node](https://github.com/pulp-platform/axi_node)/380 | AXI X-Bar |
| 18 | 5 | 1 | 9 years ago | [AHB-SystemVerilog](https://github.com/forever-gk/AHB-SystemVerilog)/381 | None |
| 18 | 8 | 0 | 5 years ago | [dma-driver](https://github.com/fpgasystems/dma-driver)/382 | None |
| 18 | 5 | 0 | 4 years ago | [AXI_SRAM](https://github.com/Verdvana/AXI_SRAM)/383 | ÊîØÊåÅAXIÊÄªÁ∫øÂçèËÆÆÁöÑ8k√ó8 SP SRAM |
| 18 | 1 | 0 | 8 years ago | [uvm-utest](https://github.com/nosnhojn/uvm-utest)/384 | None |
| 18 | 1 | 0 | 5 years ago | [rastrgrafx](https://github.com/toivoh/rastrgrafx)/385 | FPGA implementation of a simple scanline based 2d graphics engine |
| 18 | 2 | 0 | 10 months ago | [complex_loong_cpu](https://github.com/LainChip/complex_loong_cpu)/386 | complex version of Lain Core, loongarch32r cpu core. THIS IS POWER!! |
| 18 | 13 | 0 | 7 years ago | [fpgasimulation](https://github.com/raysalemi/fpgasimulation)/387 | Example files for the book FPGA SIMULATION |
| 18 | 4 | 0 | 4 years ago | [UvmEnvUartApb](https://github.com/nguyenquanicd/UvmEnvUartApb)/388 | This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env. |
| 18 | 7 | 0 | 6 years ago | [Cryptography-in-Systemverilog](https://github.com/zhouchuanrui/Cryptography-in-Systemverilog)/389 | A collection of cryptographic algorthms implemented in SystemVerilog |
| 18 | 4 | 0 | 9 months ago | [ascon-verilog](https://github.com/rprimas/ascon-verilog)/390 | Verilog Hardware Design of Ascon v1.2 |
| 18 | 5 | 1 | 3 years ago | [fasthash](https://github.com/pgroupATusc/fasthash)/391 | Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020 |
| 18 | 4 | 0 | 3 years ago | [UVM_Verification_for_P2S_Data_Converter](https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter)/392 | ‰∏∫‰∫ÜÂ≠¶‰π†UVMÈ™åËØÅÁõ∏ÂÖ≥Áü•ËØÜÔºåÈúÄË¶ÅÂä®ÊâãÂ∞ùËØïÂÆûÈôÖÁöÑÈ°πÁõÆ„ÄÇ‰Ωú‰∏∫‰∏Ä‰∏™ÂàùÂ≠¶ËÄÖÔºåÈöæ‰ª•Êé•Ëß¶Âà∞ÂÆûÈôÖÁöÑÈ°πÁõÆÔºå‰∫éÊòØÊàë‰ªéÂ§èÂÆáÈóªËÄÅÂ∏àÁöÑ„ÄäVerilogÊï∞Â≠óÁ≥ªÁªüËÆæËÆ°ÊïôÁ®ã„Äã‰∏Ä‰π¶‰∏≠ÔºåÊåëÈÄâÂá∫‰∏Ä‰∏™ÁÆÄÂçïÁöÑÂ∞èËÆæËÆ°Ôºå‰Ωú‰∏∫ÊàëÁöÑÈ™åËØÅÂØπË±°ÔºåÂπ∂Âõ¥ÁªïÂÆÉÁºñÂÜô‰∫ÜUVMÈ™åËØÅÁéØÂ¢É„ÄÇ |
| 18 | 7 | 0 | 17 hours ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/393 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 18 | 13 | 1 | 6 years ago | [Design-and-Verification-of-DDR3-Memory-Controller](https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller)/394 | The memory model was leveraged from micron.  |
| 17 | 10 | 0 | 17 hours ago | [SoC-RISCV](https://github.com/PacoReinaCampo/SoC-RISCV)/395 | System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 17 | 2 | 0 | 6 years ago | [lzrw1-compression-core](https://github.com/pbridd/lzrw1-compression-core)/396 | This is the repository for a verilog implementation of a lzrw1 compression core |
| 17 | 4 | 0 | 3 years ago | [sva-demos](https://github.com/SymbioticEDA/sva-demos)/397 | SVA examples and demonstration |
| 17 | 4 | 0 | 8 years ago | [svx](https://github.com/mxg/svx)/398 | SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity |
| 17 | 2 | 0 | 4 years ago | [alibabacloud-fpga](https://github.com/aliyun/alibabacloud-fpga)/399 | None |
| 17 | 4 | 2 | 4 years ago | [DMA8237A](https://github.com/srishis/DMA8237A)/400 | System Verilog based RTL design of DMA controller for 8086 microprocessor based systems. |
| 17 | 1 | 0 | 1 year, 5 months ago | [softcoreA](https://github.com/ForwardCom/softcoreA)/401 | softcore for ForwardCom |
| 17 | 4 | 0 | 8 years ago | [AHB-APB_Bridge_UVM_Env](https://github.com/Gateway91/AHB-APB_Bridge_UVM_Env)/402 | AHB-APB UVM Verification Environment |
| 17 | 3 | 1 | 2 years ago | [AXI-Ethernet-UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM)/403 | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM |
| 17 | 0 | 0 | 9 months ago | [mill](https://github.com/CircuitCoder/mill)/404 | RV32I by cats |
| 17 | 4 | 0 | 1 year, 5 months ago | [uvm_code_gen](https://github.com/antoinemadec/uvm_code_gen)/405 | Simple template-based UVM code generator |
| 17 | 24 | 4 | 6 years ago | [axi_spi_master](https://github.com/pulp-platform/axi_spi_master)/406 | None |
| 17 | 1 | 0 | 4 days ago | [iceboy](https://github.com/msinger/iceboy)/407 | Game Boy clone for Lattice iCE40 FPGAs |
| 16 | 6 | 0 | 5 years ago | [tinyfpga-bx-demos](https://github.com/gundy/tinyfpga-bx-demos)/408 | Some simple demo routines for the TinyFPGA BX |
| 16 | 11 | 0 | a month ago | [adv_dbg_if](https://github.com/RoaLogic/adv_dbg_if)/409 | Universal Advanced JTAG Debug Interface |
| 16 | 8 | 0 | 4 years ago | [HFRC](https://github.com/yamnchalich/HFRC)/410 | High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board |
| 16 | 3 | 10 | 1 year, 28 days ago | [clic](https://github.com/pulp-platform/clic)/411 | RISC-V fast interrupt controller |
| 16 | 1 | 6 | 1 year, 10 months ago | [mycpu](https://github.com/HITSZ-NSCSCC22/mycpu)/412 | HITSZ 404 NOT FOUND NSCSCC22 project |
| 16 | 11 | 11 | 4 years ago | [osd-hw](https://github.com/opensocdebug/osd-hw)/413 | Open SoC Debug Hardware Reference Implementation |
| 16 | 6 | 0 | 7 years ago | [physical_coding_library](https://github.com/amiq-consulting/physical_coding_library)/414 | None |
| 16 | 21 | 60 | 3 months ago | [pyslint](https://github.com/AsFigo/pyslint)/415 | SystemVerilog Linter based on pyslang |
| 16 | 16 | 6 | 25 days ago | [hwpe-stream](https://github.com/pulp-platform/hwpe-stream)/416 | IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 16 | 29 | 0 | 3 months ago | [Projeto_IH_RISC-V](https://github.com/nathaliafab/Projeto_IH_RISC-V)/417 | Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE. |
| 16 | 4 | 0 | 3 years ago | [yuu_vip_gen](https://github.com/seabeam/yuu_vip_gen)/418 | UVM VIP architecture generator |
| 16 | 8 | 6 | 14 days ago | [FPGA_pract](https://github.com/MPSU/FPGA_pract)/419 | –ú–µ—Ç–æ–¥–∏—á–µ—Å–∫–∏–µ –º–∞—Ç–µ—Ä–∏–∞–ª—ã –∫—É—Ä—Å–∞ "–ü—Ä–∞–∫—Ç–∏–∫—É–º –ø–æ –ü–õ–ò–°" |
| 16 | 1 | 0 | 2 months ago | [pequeno_riscv](https://github.com/iammituraj/pequeno_riscv)/420 | Pequeno aka pqr5 is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I |
| 16 | 3 | 0 | 5 months ago | [100-Days-of-RTL](https://github.com/karribharathi/100-Days-of-RTL)/421 | None |
| 16 | 5 | 0 | 4 years ago | [sv_practice](https://github.com/harpreetbhatia/sv_practice)/422 | Practice exercises for SystemVerilog, UVM .. |
| 16 | 2 | 0 | a month ago | [SystemVerilog-For-Verification](https://github.com/karimmahmoud22/SystemVerilog-For-Verification)/423 | None |
| 16 | 1 | 0 | 2 years ago | [sar6502](https://github.com/CompuSAR/sar6502)/424 | 6502 FPGA implementation |
| 16 | 5 | 0 | 3 months ago | [multi_power_sequencer](https://github.com/intel/multi_power_sequencer)/425 | Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc. |
| 16 | 2 | 0 | 5 years ago | [AHB2APB-bridge-IP-core-verification](https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification)/426 | Maven Silicon Project |
| 15 | 8 | 0 | 7 years ago | [uvm_reg_to_ipxact](https://github.com/amiq-consulting/uvm_reg_to_ipxact)/427 | None |
| 15 | 4 | 12 | 5 years ago | [svmock](https://github.com/svunit/svmock)/428 | A mock framework for use with SVUnit |
| 15 | 11 | 3 | 4 years ago | [uart_vip](https://github.com/muneebullashariff/uart_vip)/429 | Verification IP for UART protocol |
| 15 | 10 | 0 | 9 years ago | [SystemVerilog](https://github.com/yuxuanZh/SystemVerilog)/430 | This is a code repo for previous projects in Digital Design & Verification |
| 15 | 13 | 6 | 1 year, 2 months ago | [axi_llc](https://github.com/pulp-platform/axi_llc)/431 | None |
| 15 | 0 | 0 | 1 year, 3 months ago | [GenshinCPU](https://github.com/gilgamsh/GenshinCPU)/432 | Our repository for NSCSCC |
| 15 | 5 | 1 | 3 years ago | [rbe](https://github.com/pulp-platform/rbe)/433 | Reconfigurable Binary Engine |
| 15 | 2 | 0 | 7 years ago | [bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)/434 | BSODomizer HD: HDL for Cyclone V GX Starter Kit |
| 15 | 4 | 0 | 7 years ago | [uvm_axi](https://github.com/smartfoxdata/uvm_axi)/435 | uvm_axi is a uvm package for modeling and verifying AXI protocol |
| 15 | 7 | 0 | 5 years ago | [uvm-1.2](https://github.com/gchinna/uvm-1.2)/436 | uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz |
| 15 | 9 | 0 | 5 years ago | [SystemVerilog-UART](https://github.com/medalotte/SystemVerilog-UART)/437 | Simple UART transmitter and receiver |
| 15 | 7 | 0 | 4 years ago | [uvm_candy_lover](https://github.com/zhajio1988/uvm_candy_lover)/438 | :candy:UVM candy lover testbench  which uses YASA as simulation script |
| 15 | 20 | 2 | 4 years ago | [axi2apb](https://github.com/pulp-platform/axi2apb)/439 | None |
| 15 | 6 | 0 | 7 years ago | [BASYS3-PONG](https://github.com/CynicalApe/BASYS3-PONG)/440 | BASYS 3 - PONG GAME |
| 15 | 2 | 2 | a month ago | [hyperbus](https://github.com/pulp-platform/hyperbus)/441 | None |
| 15 | 6 | 2 | 3 months ago | [trace_debugger](https://github.com/pulp-platform/trace_debugger)/442 | Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. |
| 15 | 1 | 0 | 3 years ago | [jarvisuk](https://github.com/shady831213/jarvisuk)/443 | Just A Really Very Impressive Systemverilog UVM Kit |
| 15 | 3 | 0 | 6 years ago | [tia-infrastructure](https://github.com/arcade-lab/tia-infrastructure)/444 | None |
| 15 | 1 | 0 | 4 years ago | [MNIST_Classification_FPGA](https://github.com/grant4001/MNIST_Classification_FPGA)/445 | None |
| 15 | 5 | 0 | 1 year, 3 months ago | [gpu](https://github.com/nockieboy/gpu)/446 | Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer. |
| 15 | 14 | 17 | 7 months ago | [fpu_div_sqrt_mvp](https://github.com/pulp-platform/fpu_div_sqrt_mvp)/447 | [UNRELEASED] FP div/sqrt unit for transprecision |
| 15 | 6 | 6 | 4 years ago | [hackdac_2018_beta](https://github.com/hackdac/hackdac_2018_beta)/448 | The SoC used for the beta phase of Hack@DAC 2018. |
| 15 | 3 | 0 | 3 years ago | [AMBA_APB](https://github.com/kumarrishav14/AMBA_APB)/449 | To design test bench of the APB protocol |
| 15 | 4 | 1 | 5 years ago | [EllipticCurves_SystemVerilog](https://github.com/ljhsiun2/EllipticCurves_SystemVerilog)/450 | Elgamal's over Elliptic Curves |
| 15 | 13 | 4 | 4 years ago | [spi_vip](https://github.com/muneebullashariff/spi_vip)/451 | Verification IP for SPI protocol |
| 15 | 5 | 1 | 5 years ago | [ariane-ethernet](https://github.com/lowRISC/ariane-ethernet)/452 | open-source Ethenet media access controller for Ariane on Genesys-2 |
| 15 | 4 | 0 | 7 years ago | [sms](https://github.com/celesteneary/sms)/453 | Sega Master System in SystemVerilog |
| 15 | 1 | 0 | 1 year, 7 months ago | [svlogger](https://github.com/dpretet/svlogger)/454 | SystemVerilog Logger  |
| 15 | 8 | 0 | 2 months ago | [ARM-Lab](https://github.com/BaylorComputerEngineering/ARM-Lab)/455 | ELC 3338 ARM lab files for students |
| 15 | 2 | 0 | 5 years ago | [sva_basics](https://github.com/openformal/sva_basics)/456 | This repository is compilation of basics of System Verilog Assertions in context of formal verification |
| 14 | 1 | 0 | 9 months ago | [simcommand](https://github.com/euphoric-hardware/simcommand)/457 | SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest. |
| 14 | 7 | 0 | 8 months ago | [Saturn](https://github.com/srg320/Saturn)/458 | None |
| 14 | 1 | 0 | 5 months ago | [epGB](https://github.com/ep2k/epGB)/459 | Game Boy / Game Boy Color emulator running on an FPGA |
| 14 | 0 | 0 | 3 years ago | [SPI-UVM-Testbench](https://github.com/Mohamed-Younis/SPI-UVM-Testbench)/460 | None |
| 14 | 3 | 0 | 3 years ago | [NF5](https://github.com/NUDT-NF5/NF5)/461 | A simple 5-stage Pipeline RISC-V core |
| 14 | 9 | 0 | a month ago | [ahb3lite_pkg](https://github.com/RoaLogic/ahb3lite_pkg)/462 | Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces |
| 14 | 3 | 0 | 6 years ago | [FFT](https://github.com/nelsoncsc/FFT)/463 | Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm |
| 14 | 10 | 0 | 5 years ago | [simple-alu-uvm](https://github.com/A-T-Kristensen/simple-alu-uvm)/464 | This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit |
| 14 | 4 | 0 | 4 years ago | [radio_modulation](https://github.com/da-steve101/radio_modulation)/465 | Classify modulation of signals |
| 14 | 5 | 0 | 13 days ago | [esp-caches](https://github.com/sld-columbia/esp-caches)/466 | SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol |
| 14 | 9 | 0 | 5 years ago | [R2FFT](https://github.com/yoonisi/R2FFT)/467 | R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC. |
| 14 | 0 | 0 | 2 years ago | [AHB-Lite-Protocol-Verification](https://github.com/WajahatRiaz/AHB-Lite-Protocol-Verification)/468 | Attempt to develop a verification IP and plan for a bus functional model of ARM based AMBA 3 AHB-LITE Protocol. Implemented object oriented programming techniques in SysteVerilog. |
| 14 | 2 | 0 | 4 years ago | [AxiCores](https://github.com/Cognoscan/AxiCores)/469 | AXI4-Compatible Verilog Cores, along with some helper modules. |
| 14 | 1 | 0 | 1 year, 7 months ago | [tinylabs-cores](https://github.com/tinylabs/tinylabs-cores)/470 | Fusesoc compatible rtl cores |
| 14 | 3 | 0 | 7 years ago | [uvm_axi4lite](https://github.com/smartfoxdata/uvm_axi4lite)/471 | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol |
| 14 | 0 | 0 | 1 year, 7 months ago | [sne](https://github.com/pulp-platform/sne)/472 | None |
| 14 | 1 | 0 | 2 years ago | [uvm_modem](https://github.com/vlotnik/uvm_modem)/473 | UVM components for DSP tasks (MODulation/DEModulation) |
| 14 | 1 | 5 | a month ago | [arcade-irem_m92](https://github.com/opengateware/arcade-irem_m92)/474 | Irem M92 Arcade Compatible Gateware IP Core |
| 14 | 0 | 0 | 1 year, 11 months ago | [uvm-mcdf](https://github.com/KafCoppelia/uvm-mcdf)/475 | Mirror of william_william/uvm-mcdf on Gitee |
| 14 | 7 | 0 | 1 year, 8 months ago | [QuadSPI](https://github.com/WajahatRiaz/QuadSPI)/476 | RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog. |
| 14 | 1 | 0 | 4 months ago | [usb_pd_monitor](https://github.com/charkster/usb_pd_monitor)/477 | USB PD cc pin monitor implemented in a Tang Nano 9K FPGA. |
| 14 | 3 | 0 | 5 years ago | [axi4lite2uart](https://github.com/JoseIuri/axi4lite2uart)/478 | This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA¬Æ) AXI4 Lite interface. |
| 14 | 2 | 0 | 5 years ago | [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)/479 | A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave‚Äôs test results. |
| 14 | 1 | 1 | 4 years ago | [Shenjing-RTL](https://github.com/Angela-WangBo/Shenjing-RTL)/480 | This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator |
| 14 | 2 | 0 | 5 years ago | [WbXbc](https://github.com/hotwolf/WbXbc)/481 | HDL components to build a customized Wishbone crossbar switch  |
| 13 | 5 | 0 | a month ago | [apb4_mux](https://github.com/RoaLogic/apb4_mux)/482 | APB4 Multiplexor |
| 13 | 1 | 0 | 9 months ago | [FPGA-Mandelbrot](https://github.com/Rain92/FPGA-Mandelbrot)/483 | A fast, parametrized Mandelbrot generator written in SystemVerilog. |
| 13 | 0 | 1 | 10 days ago | [ebrick-demo](https://github.com/zeroasiccorp/ebrick-demo)/484 | Demo: how to create a custom EBRICK |
| 13 | 9 | 0 | 9 days ago | [verilator_ext_tests](https://github.com/verilator/verilator_ext_tests)/485 | Extended and external tests for Verilator testing |
| 13 | 6 | 0 | 7 years ago | [fpga-projects](https://github.com/alisemi/fpga-projects)/486 | FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders. |
| 13 | 8 | 0 | 9 months ago | [resnet_fpga](https://github.com/nikulshr/resnet_fpga)/487 | UCSD CSE 237D Spring '20 Course Project |
| 13 | 3 | 0 | 2 years ago | [systemverilog_design_pattern](https://github.com/holdenQWER/systemverilog_design_pattern)/488 | The source code of blog |
| 13 | 9 | 1 | 20 days ago | [ofs-platform-afu-bbb](https://github.com/OFS/ofs-platform-afu-bbb)/489 | OFS Platform Components |
| 13 | 5 | 0 | 5 years ago | [rv32cpu](https://github.com/bwitherspoon/rv32cpu)/490 | A RISC-V processor |
| 13 | 2 | 2 | 7 years ago | [nand2tetris_fpga](https://github.com/theapi/nand2tetris_fpga)/491 | nand2tetris on an fpga |
| 13 | 1 | 0 | 3 years ago | [RISC-V-Pipelined-Processor](https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor)/492 | A Verilog based 5-stage fully functional pipelined RISC-V Processor code. |
| 13 | 4 | 0 | 4 years ago | [YasaUvk](https://github.com/zhajio1988/YasaUvk)/493 | :bug:UVM verification kits which uses YASA as simulation script |
| 13 | 8 | 0 | 1 year, 8 months ago | [vck190-base-trd](https://github.com/Xilinx/vck190-base-trd)/494 | None |
| 13 | 1 | 0 | 3 years ago | [DE10-GPU](https://github.com/Quaker762/DE10-GPU)/495 | GPU for OENG1167 in Verilog HDL for DE10 series boards |
| 13 | 1 | 0 | 9 months ago | [MSD-FCCM23](https://github.com/CASR-HKU/MSD-FCCM23)/496 | Open-source of MSD framework |
| 13 | 1 | 5 | 5 years ago | [verilog-c](https://github.com/rajdeep87/verilog-c)/497 | ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.   |
| 13 | 3 | 0 | 2 years ago | [iommu-rtl](https://github.com/ved-rivos/iommu-rtl)/498 | RISC-V IOMMU in verilog |
| 13 | 1 | 0 | a month ago | [ApogeoRV](https://github.com/GabbedT/ApogeoRV)/499 | A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions. |
| 13 | 3 | 0 | 2 years ago | [FINN_MatrixVector_RTL](https://github.com/asadalam/FINN_MatrixVector_RTL)/500 | Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/ |
| 13 | 9 | 0 | 7 years ago | [AES-Processor](https://github.com/kinap/AES-Processor)/501 | AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016. |
| 13 | 1 | 0 | 10 months ago | [RISC-V_Microprogrammed](https://github.com/AliLRS/RISC-V_Microprogrammed)/502 | None |
| 13 | 3 | 0 | 4 years ago | [ahb_lite_bus](https://github.com/aignacio/ahb_lite_bus)/503 | AHB Bus lite v3.0 |
| 13 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/Weierstras-s/RISCV-CPU)/504 | None |
| 13 | 6 | 17 | a month ago | [core-v-mcu-uvm](https://github.com/openhwgroup/core-v-mcu-uvm)/505 | CORE-V MCU UVM Environment and Test Bench |
| 13 | 12 | 0 | 6 years ago | [DecisionTrees](https://github.com/fpgasystems/DecisionTrees)/506 | Decision Trees Inference |
| 13 | 4 | 0 | 2 years ago | [bster](https://github.com/dpretet/bster)/507 | Implementation of a binary search tree algorithm in a FPGA/ASIC IP |
| 13 | 5 | 0 | 13 days ago | [hardware-bugbase](https://github.com/efeslab/hardware-bugbase)/508 | None |
| 12 | 2 | 7 | 3 years ago | [reflection](https://github.com/tudortimi/reflection)/509 | Reflection API for SystemVerilog |
| 12 | 1 | 0 | 6 years ago | [AXI_Verification](https://github.com/muguang123/AXI_Verification)/510 | Verification AXI-4 bus standard using UVM and System Verilog |
| 12 | 3 | 8 | 1 year, 1 month ago | [diablo](https://github.com/skudlur/diablo)/511 | diablo is an Out-Of-Order 64-bit RISC-V processor.  |
| 12 | 4 | 0 | 4 years ago | [UVM_Python_UVMC](https://github.com/JoseIuri/UVM_Python_UVMC)/512 | This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor¬Æ. |
| 12 | 9 | 0 | a month ago | [apb4_gpio](https://github.com/RoaLogic/apb4_gpio)/513 | General Purpose IO with APB4 interface |
| 12 | 3 | 1 | 2 years ago | [Spiking-Neural-Network-Accelerator-EE552-project](https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project)/514 | Spiking Neural Network Accelerator |
| 12 | 1 | 1 | 3 years ago | [HDR-Imaging-with-FPGA](https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA)/515 | High Dynamic Range imaging with Altera DE2-115. |
| 12 | 2 | 0 | 2 years ago | [falco](https://github.com/eisl-nctu/falco)/516 | A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs. |
| 12 | 3 | 0 | 1 year, 9 months ago | [dpll](https://github.com/jsloan256/dpll)/517 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment. |
| 12 | 4 | 0 | 6 years ago | [regModel](https://github.com/briandong/regModel)/518 | This script builds the UVM register model, based on pre-defined address map in markdown (mk) style |
| 12 | 5 | 0 | 9 years ago | [constraintlayering](https://github.com/tenthousandfailures/constraintlayering)/519 | SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples |
| 12 | 81 | 8 | 3 months ago | [AXI_FIFO_BFM](https://github.com/apriya-ram/AXI_FIFO_BFM)/520 | AXI4 with a FIFO integrated with VIP |
| 12 | 7 | 0 | a month ago | [ahb3lite_timer](https://github.com/RoaLogic/ahb3lite_timer)/521 | RISC-V compliant Timer IP |
| 12 | 0 | 0 | 1 year, 10 months ago | [sata-sniffer](https://github.com/azonenberg/sata-sniffer)/522 | SATA sniffing |
| 12 | 22 | 3 | 4 years ago | [apb_timer](https://github.com/pulp-platform/apb_timer)/523 | APB Timer Unit |
| 12 | 4 | 0 | 13 days ago | [serial_link](https://github.com/pulp-platform/serial_link)/524 | A simple, scalable, source-synchronous, all-digital DDR link |
| 12 | 3 | 0 | 6 years ago | [zero-riscy](https://github.com/tom01h/zero-riscy)/525 | zero-riscy CPU Core |
| 12 | 6 | 0 | 17 hours ago | [MPSoC-DMA](https://github.com/PacoReinaCampo/MPSoC-DMA)/526 | Direct Access Memory for MPSoC |
| 12 | 5 | 1 | 5 years ago | [Serial-Multiplier](https://github.com/flasonil/Serial-Multiplier)/527 | 16 bit serial multiplier in SystemVerilog |
| 12 | 0 | 0 | 4 years ago | [fpga-blit](https://github.com/aiju/fpga-blit)/528 | FPGA implementation of the Blit terminal |
| 12 | 2 | 0 | 4 years ago | [andes-vector-riscv-dv](https://github.com/chad-q/andes-vector-riscv-dv)/529 | Andes Vector Extension support added to riscv-dv |
| 12 | 2 | 0 | 9 years ago | [USB-Host](https://github.com/kkudrolli/USB-Host)/530 | Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus. |
| 12 | 4 | 1 | 3 years ago | [Synchronous-FIFO-UVM-TB](https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB)/531 | UVM Testbench for synchronus fifo |
| 12 | 9 | 1 | 3 years ago | [UVM_UART_Example](https://github.com/WeiChungWu/UVM_UART_Example)/532 | An UVM example of UART |
| 12 | 4 | 0 | 16 hours ago | [vhdl2verilog](https://github.com/PacoReinaCampo/vhdl2verilog)/533 | Hardware Description Language Translator |
| 12 | 5 | 0 | 3 years ago | [PS-GPU](https://github.com/Laxer3a/PS-GPU)/534 | GPU Re-Implementation for PS1 Game Console. |
| 12 | 0 | 0 | 1 year, 6 months ago | [mips_cpu](https://github.com/martinKindall/mips_cpu)/535 | Single Cycle 32 bit MIPS |
| 12 | 5 | 0 | 4 years ago | [Simple_UVM](https://github.com/JoseIuri/Simple_UVM)/536 | Implements a simple UVM based testbench for a simple memory DUT. |
| 12 | 5 | 2 | 2 years ago | [riscv](https://github.com/QmppmQ/riscv)/537 | None |
| 12 | 6 | 0 | 6 years ago | [clk_rst_agent](https://github.com/imokanj/clk_rst_agent)/538 | UVM Clock and Reset Agent |
| 12 | 2 | 11 | 14 days ago | [dekatronpc](https://github.com/radiolok/dekatronpc)/539 | DekatronPC - vacuum tube and cold-cathode tube based computer |
| 12 | 3 | 0 | 4 days ago | [megaboom](https://github.com/The-OpenROAD-Project/megaboom)/540 | None |
| 12 | 1 | 0 | 1 year, 7 months ago | [KFPC-XT](https://github.com/kitune-san/KFPC-XT)/541 | XT-like PC written in SystemVerilog  |
| 12 | 1 | 0 | 7 months ago | [cod22-grp64](https://github.com/c7w/cod22-grp64)/542 | >>> ÂºÇÂ∏∏‰∏≠Êñ≠ + ËôöÂ≠òÈ°µË°® + ÂàÜÊîØÈ¢ÑÊµã + TLB + Cache + Flash + VGA + uCore |
| 12 | 3 | 2 | 26 days ago | [i3c_avip](https://github.com/mbits-mirafra/i3c_avip)/543 | Verification IP project for I3C protocol  |
| 12 | 1 | 0 | 3 years ago | [SNN-FPGA-Implementation](https://github.com/oshears/SNN-FPGA-Implementation)/544 | None |
| 12 | 3 | 0 | 3 years ago | [vpi](https://github.com/tudortimi/vpi)/545 | SystemVerilog wrapper over the Verilog Programming Interface (VPI) |
| 12 | 4 | 0 | 8 months ago | [VerilogPolarCodes](https://github.com/j1s1e1/VerilogPolarCodes)/546 | Polar coding, decoding, and testing |
| 12 | 8 | 15 | 1 year, 5 months ago | [UVMF](https://github.com/muneeb-mbytes/UVMF)/547 | None |
| 12 | 7 | 0 | 1 year, 9 months ago | [apb_avip](https://github.com/mbits-mirafra/apb_avip)/548 | None |
| 12 | 1 | 0 | 4 months ago | [Digital-Circuits-and-Systems](https://github.com/krz-max/Digital-Circuits-and-Systems)/549 | [NYCU 2021 Spring] Digital Circuits and Systems |
| 12 | 7 | 0 | 4 years ago | [pulpino_soc_uvm_testbench](https://github.com/muneebullashariff/pulpino_soc_uvm_testbench)/550 | UVM testbench for verifying the Pulpino SoC   |
| 12 | 2 | 0 | 3 days ago | [MPSoC-NTM](https://github.com/PacoReinaCampo/MPSoC-NTM)/551 | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 12 | 16 | 3 | 1 year, 1 month ago | [adv_dbg_if](https://github.com/pulp-platform/adv_dbg_if)/552 | Advanced Debug Interface |
| 12 | 11 | 0 | 6 years ago | [gpio_agent](https://github.com/imokanj/gpio_agent)/553 | General Purpose I/O agent written in UVM |
| 11 | 7 | 1 | 5 years ago | [wb2axi](https://github.com/wallento/wb2axi)/554 | Wishbone to ARM AMBA 4 AXI |
| 11 | 9 | 0 | 7 months ago | [gnn-acceleration-framework-with-FPGA](https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA)/555 | including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA |
| 11 | 1 | 0 | 5 years ago | [crc_calc](https://github.com/hellgate202/crc_calc)/556 | Simple and effective parallel CRC calculator written in synthesizable SystemVerilog |
| 11 | 4 | 0 | 3 months ago | [tvip-common](https://github.com/taichi-ishitani/tvip-common)/557 | None |
| 11 | 0 | 0 | 2 years ago | [RISC-V-SoC-Design](https://github.com/nietzhuang/RISC-V-SoC-Design)/558 | Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories. |
| 11 | 1 | 0 | 8 months ago | [methane](https://github.com/enkerewpo/methane)/559 | A polyphonic synthesizer built on fpga and esp32 |
| 11 | 1 | 0 | 5 years ago | [loac-tirinhas](https://github.com/GustavoDinizMonteiro/loac-tirinhas)/560 | None |
| 11 | 5 | 0 | 1 year, 7 months ago | [BTHOWeN](https://github.com/ZSusskind/BTHOWeN)/561 | Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022 |
| 11 | 2 | 0 | 3 years ago | [Correlator](https://github.com/Jefferson-Lopes/Correlator)/562 | Autocorrelation and cross-correlation signal  |
| 11 | 1 | 0 | 7 years ago | [Ethernet_switch_verification](https://github.com/rakeshgehalot/Ethernet_switch_verification)/563 | Verification of Ethernet Switch System Verilog |
| 11 | 3 | 0 | 1 year, 2 months ago | [skid_buffer](https://github.com/iammituraj/skid_buffer)/564 | Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog. |
| 11 | 1 | 0 | 4 months ago | [15DaysofUVM](https://github.com/Artityagi123456789/15DaysofUVM)/565 | None |
| 11 | 3 | 0 | 7 months ago | [apb_uvc_verilator](https://github.com/AsFigo/apb_uvc_verilator)/566 | APB UVC ported to Verilator |
| 11 | 1 | 0 | 5 years ago | [NN_Network_On_Chip](https://github.com/eanchlia/NN_Network_On_Chip)/567 | Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC. |
| 11 | 7 | 1 | 1 year, 2 months ago | [asfigo_sva_verilator](https://github.com/svenka3/asfigo_sva_verilator)/568 | Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.  |
| 11 | 8 | 1 | 1 year, 1 month ago | [apb](https://github.com/pulp-platform/apb)/569 | APB Logic |
| 11 | 4 | 3 | 3 years ago | [DPU-TRD-ZCU104](https://github.com/luunguyen97/DPU-TRD-ZCU104)/570 | None |
| 11 | 2 | 1 | 1 year, 11 months ago | [TerraCresta](https://github.com/va7deo/TerraCresta)/571 | Nichibutsu Terra Cresta for MiSTerFPGA |
| 11 | 1 | 1 | 7 years ago | [nasti-ddrx-mc](https://github.com/diadatp/nasti-ddrx-mc)/572 | NASTI slave compliant DDRx memory controller. |
| 11 | 3 | 0 | 1 year, 11 months ago | [FIFOs](https://github.com/iammituraj/FIFOs)/573 | Register-based and RAM-based FIFOs designed in Verilog/System Verilog. |
| 11 | 9 | 0 | 3 years ago | [sv-digital-design](https://github.com/fcayci/sv-digital-design)/574 | SystemVerilog examples for a digital design course |
| 11 | 4 | 0 | 4 years ago | [Hastlayer-Hardware-Framework---Catapult](https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult)/575 | Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details. |
| 11 | 4 | 1 | 4 months ago | [PeakRDL-verilog](https://github.com/hughjackson/PeakRDL-verilog)/576 | Generate verilog register file from systemRDL description |
| 11 | 3 | 0 | 4 years ago | [pic16f-antastic](https://github.com/kiwih/pic16f-antastic)/577 | A synthesizable picmicro-midrange clone for FPGAs |
| 11 | 1 | 0 | 4 years ago | [wiphy](https://github.com/bwitherspoon/wiphy)/578 | Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog |
| 11 | 3 | 0 | a month ago | [rggen-sv-rtl](https://github.com/rggen/rggen-sv-rtl)/579 | Common SystemVerilog RTL modules for RgGen |
| 11 | 1 | 0 | 7 months ago | [SystemVerilog-Tutorials](https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials)/580 | SystemVerilog derslerinde yazdƒ±ƒüƒ±m kodlarƒ± i√ßermektedir. |
| 11 | 1 | 0 | 2 years ago | [RISC-V-core](https://github.com/yoshi-ki/RISC-V-core)/581 | None |
| 11 | 4 | 2 | 2 years ago | [UVM_AXI4-Stream](https://github.com/makararasi/UVM_AXI4-Stream)/582 | None |
| 11 | 4 | 0 | 8 years ago | [UVM-Verification-Testbench-For-FIFO](https://github.com/rdou/UVM-Verification-Testbench-For-FIFO)/583 | A complete UVM verification testbench for FIFO |
| 11 | 4 | 1 | 18 hours ago | [verilator-verification-features-tests](https://github.com/antmicro/verilator-verification-features-tests)/584 | None |
| 11 | 10 | 0 | 2 years ago | [iob-interconnect](https://github.com/IObundle/iob-interconnect)/585 | handle bus interconnection |
| 11 | 5 | 0 | 9 years ago | [cagt](https://github.com/amiq-consulting/cagt)/586 | Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol. |
| 11 | 0 | 0 | 6 hours ago | [spiking-neural-networks-hardware](https://github.com/NikhilMukraj/spiking-neural-networks-hardware)/587 | An FPGA design for simulating biological neurons |
| 11 | 4 | 0 | 8 months ago | [SH](https://github.com/srg320/SH)/588 | None |
| 11 | 0 | 0 | 5 years ago | [configgpgpu](https://github.com/gjlies/configgpgpu)/589 | A configurable general purpose graphics processing unit for  |
| 11 | 1 | 1 | 2 years ago | [FabricHDL](https://github.com/MinecraftMachina/FabricHDL)/590 | A Verilog synthesis flow for Minecraft redstone circuits |
| 10 | 0 | 1 | 3 years ago | [leg](https://github.com/Matt8898/leg)/591 | None |
| 10 | 1 | 0 | 2 years ago | [Ria](https://github.com/UMJI-VE450-21SU/Ria)/592 | UM-SJTU JI VE450 2021 Summer Capstone Design Project |
| 10 | 0 | 0 | 6 months ago | [AGNA-FCCM2023](https://github.com/CASR-HKU/AGNA-FCCM2023)/593 | None |
| 10 | 5 | 0 | 4 years ago | [UVM-example](https://github.com/chenyangbing/UVM-example)/594 | UVM  |
| 10 | 5 | 5 | 10 months ago | [MathLib](https://github.com/AsFigo/MathLib)/595 | MathLib DAC 2023 version |
| 10 | 2 | 0 | 9 months ago | [SVNES](https://github.com/zhiyb/SVNES)/596 | NES implementation using SystemVerilog (WIP) |
| 10 | 2 | 0 | 1 year, 7 months ago | [ne16](https://github.com/pulp-platform/ne16)/597 | Neural Engine, 16 input channels |
| 10 | 0 | 3 | 1 year, 11 months ago | [waveform-generator](https://github.com/semify-eda/waveform-generator)/598 | Waveform Generator |
| 10 | 1 | 0 | 3 years ago | [I2C_UVM_APB](https://github.com/Harshil1995/I2C_UVM_APB)/599 | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface |
| 10 | 5 | 0 | 4 years ago | [SpikingNeuralNet](https://github.com/nikitabuzov/SpikingNeuralNet)/600 | Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons |
| 10 | 1 | 0 | 2 years ago | [RiSC-16](https://github.com/Ashwin-Rajesh/RiSC-16)/601 | RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python |
| 10 | 4 | 0 | 4 years ago | [vdf-fpga-round1-results](https://github.com/supranational/vdf-fpga-round1-results)/602 | None |
| 10 | 0 | 0 | 1 year, 9 months ago | [CDIM-SoC](https://github.com/cyyself/CDIM-SoC)/603 | SoC for CQU Dual Issue Machine |
| 10 | 3 | 0 | 8 years ago | [UVM-Verification-Testbench-For-SimpleBus](https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus)/604 | None |
| 10 | 9 | 2 | 23 days ago | [hci](https://github.com/pulp-platform/hci)/605 | Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores |
| 10 | 1 | 0 | 3 days ago | [verilog-basic](https://github.com/OpenEDF/verilog-basic)/606 | learn the combinational and sequential logic circuit. |
| 10 | 1 | 0 | 2 years ago | [fpga_cnn](https://github.com/liuch00/fpga_cnn)/607 | Âü∫‰∫éFPGAÁöÑCNNÂõæÂÉèÂàÜÁ±ªÁ≥ªÁªü |
| 10 | 2 | 0 | 1 year, 3 months ago | [e32e](https://github.com/ecilasun/e32e)/608 | Latest in the line of the E32 processors with better/generic cache placement |
| 10 | 0 | 0 | 5 years ago | [VLSI_Lab2](https://github.com/mediaic/VLSI_Lab2)/609 | RTL + Verfication + Synthesis + APR |
| 10 | 0 | 0 | 8 months ago | [SV_Examples](https://github.com/jnestor/SV_Examples)/610 | SystemVerilog examples - common building blocks |
| 10 | 3 | 1 | 16 hours ago | [verilog2vhdl](https://github.com/PacoReinaCampo/verilog2vhdl)/611 | Hardware Description Language Translator |
| 10 | 3 | 5 | 11 years ago | [freecellera-uvm](https://github.com/Freecellera/freecellera-uvm)/612 | Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org) |
| 10 | 1 | 0 | 7 years ago | [uvm_starter](https://github.com/smartfoxdata/uvm_starter)/613 | uvm_starter is a simple template for starting uvm projects |
| 10 | 14 | 2 | 6 years ago | [apb_uart_sv](https://github.com/pulp-platform/apb_uart_sv)/614 | None |
| 10 | 9 | 0 | 6 years ago | [Tri-Mode-Ethernet-MAC-10-100-1000-](https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-)/615 | Ethernet-MAC System verilog |
| 10 | 2 | 0 | 2 years ago | [go.debug](https://github.com/semify-eda/go.debug)/616 | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster |
| 10 | 1 | 0 | 6 years ago | [BPSKModem](https://github.com/stephanosio/BPSKModem)/617 | Binary Phase Shift Keying (BPSK) Modem |
| 10 | 6 | 0 | 4 years ago | [System-Verilog-Practice](https://github.com/AbhishekTaur/System-Verilog-Practice)/618 | Repository for system verilog labs from cadence |
| 10 | 4 | 0 | 7 years ago | [Last-Level-Cache-Simulator](https://github.com/vinodsake/Last-Level-Cache-Simulator)/619 | None |
| 10 | 0 | 0 | 2 years ago | [AXI2APB-Bridge-Design-and-Verification](https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification)/620 | In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.  |
| 10 | 1 | 0 | 3 years ago | [yuu_clock](https://github.com/seabeam/yuu_clock)/621 | UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available |
| 10 | 3 | 0 | 2 years ago | [FIFO_SystemVerilog_Assertion](https://github.com/avashist003/FIFO_SystemVerilog_Assertion)/622 | Synchronous FIFO design & verification using systemVerilog Assertions |
| 10 | 6 | 3 | 5 years ago | [Verification-of-APB-Protocol-using-UVM](https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM)/623 | Built a test environment using UVM Methodology to verify APB Protocol. |
| 10 | 2 | 0 | 7 years ago | [MAC_BFM](https://github.com/jchengX/MAC_BFM)/624 | wifi |
| 10 | 5 | 0 | 10 years ago | [aes_decrypt_fpga](https://github.com/freecores/aes_decrypt_fpga)/625 | AES Decryption Core for FPGA |
| 10 | 2 | 0 | 3 years ago | [meduram](https://github.com/dpretet/meduram)/626 | Multi-port BRAM IP for ASIC and FPGA |
| 10 | 4 | 1 | 11 days ago | [sauria](https://github.com/bsc-loca/sauria)/627 | SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine. |
| 10 | 5 | 0 | 5 years ago | [apb_vip](https://github.com/asveske/apb_vip)/628 | APB VIP (UVM) |
| 10 | 1 | 1 | 2 years ago | [cherrycore](https://github.com/evanmays/cherrycore)/629 | AI Training Chip |
| 10 | 1 | 0 | 2 years ago | [SE-VGA](https://github.com/techav-homebrew/SE-VGA)/630 | Mirror the Mac SE video over VGA |
| 9 | 3 | 0 | 4 years ago | [uvmBasics](https://github.com/adibis/uvmBasics)/631 | Basics of UVM via an APB slave |
| 9 | 3 | 0 | 3 years ago | [image-processing](https://github.com/hdl-util/image-processing)/632 | SystemVerilog code for image processing tasks like demosaicing |
| 9 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/kang-0909/mips-cpu)/633 | MIPS CPU in verilog |
| 9 | 1 | 0 | 1 year, 4 months ago | [sim_3do](https://github.com/ElectronAsh/sim_3do)/634 | Verilator / Imgui sim for 3DO FPGA core attempt |
| 9 | 1 | 0 | 9 months ago | [fpga_dsp](https://github.com/ghz-ws/fpga_dsp)/635 | DSP by FPGA |
| 9 | 4 | 0 | 3 months ago | [ofs-agx7-pcie-attach](https://github.com/OFS/ofs-agx7-pcie-attach)/636 | None |
| 9 | 4 | 3 | 1 year, 13 days ago | [gpio](https://github.com/pulp-platform/gpio)/637 | Parametric GPIO Peripheral  |
| 9 | 2 | 0 | 10 months ago | [FlexRV32](https://github.com/andreili/FlexRV32)/638 | The second implementation of RISC-V architecture, step-by-step. |
| 9 | 1 | 0 | 6 years ago | [basic_uvmc_oct](https://github.com/nelsoncsc/basic_uvmc_oct)/639 | A simple UVM testbench using UVM Connect and Octave |
| 9 | 0 | 0 | 3 months ago | [SVK-AMBA-VIP](https://github.com/JakodYuan/SVK-AMBA-VIP)/640 | Simple AMBA VIP, Include axi/ahb/apb |
| 9 | 2 | 0 | 2 years ago | [vga_interface](https://github.com/Rain92/vga_interface)/641 | None |
| 9 | 1 | 0 | 2 months ago | [-100dasofSystemVerilog](https://github.com/Artityagi123456789/-100dasofSystemVerilog)/642 | System Verilog using Functional Verification |
| 9 | 5 | 0 | 8 months ago | [VerilogTurboCodeMaxProduct](https://github.com/j1s1e1/VerilogTurboCodeMaxProduct)/643 | Turbo coder and decoder |
| 9 | 2 | 1 | 1 year, 3 months ago | [6th-AI-Edge-Contest](https://github.com/shin-yamashita/6th-AI-Edge-Contest)/644 | RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds. |
| 9 | 2 | 1 | a month ago | [neureka](https://github.com/pulp-platform/neureka)/645 | 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters |
| 9 | 1 | 0 | 4 years ago | [SystemVerilog-Assertions](https://github.com/chandanpalai/SystemVerilog-Assertions)/646 | Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas |
| 9 | 2 | 0 | 3 months ago | [Pre_Silicon-AHB-to_APB-Verification](https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification)/647 | Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. üåâüöÄ |
| 9 | 4 | 0 | 7 years ago | [sva_traces](https://github.com/go2uvm/sva_traces)/648 | Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors |
| 9 | 1 | 0 | 4 years ago | [NUSADC](https://github.com/USCPOSH/NUSADC)/649 | Repository for ISSCC 2020 paper. |
| 9 | 0 | 0 | 8 months ago | [Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor)/650 | Design and UVM-TB of RISC -V Microprocessor |
| 9 | 4 | 24 | 2 days ago | [fpga_mafia](https://github.com/FPGA-MAFIA/fpga_mafia)/651 | Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.  |
| 9 | 5 | 0 | 17 hours ago | [MPSoC-RISCV](https://github.com/PacoReinaCampo/MPSoC-RISCV)/652 | Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 9 | 4 | 0 | 7 years ago | [systemverilog](https://github.com/zstechly/systemverilog)/653 | System Verilog Presentation / example code I wrote to use as a template for future test benches |
| 9 | 2 | 0 | 2 years ago | [adsbenchmark](https://github.com/Infineon/adsbenchmark)/654 | Benchmark circuits for analog defect simulation including P2427 standard validation |
| 9 | 0 | 0 | 7 years ago | [stack](https://github.com/drom/stack)/655 | Stack machine blocks. |
| 9 | 12 | 1 | 4 months ago | [memory](https://github.com/RoaLogic/memory)/656 | Generic memory implementations |
| 9 | 6 | 0 | 5 years ago | [QCM](https://github.com/yeehui1988/QCM)/657 | Quantum Circuit Modelling Using State Vector and Heisenberg Representations |
| 9 | 5 | 0 | a month ago | [universal_jtag_tap](https://github.com/RoaLogic/universal_jtag_tap)/658 | Universal JTAG TAP Controller |
| 9 | 0 | 0 | 2 years ago | [rv5stage](https://github.com/monkey2000/rv5stage)/659 | My very first attempt on pipelined RV32I processor |
| 9 | 1 | 3 | 4 months ago | [mapache64](https://github.com/ucsbieee/mapache64)/660 | Custom 6502 Video Game Console |
| 9 | 1 | 0 | 5 years ago | [ahb3lite_dma](https://github.com/vfinotti/ahb3lite_dma)/661 | DMA core compatible with AHB3-Lite  |
| 9 | 5 | 0 | 17 days ago | [synth_school_verif_tasks](https://github.com/serge0699/synth_school_verif_tasks)/662 | None |
| 9 | 1 | 0 | 1 year, 11 months ago | [axi4_lib](https://github.com/hellgate202/axi4_lib)/663 | AXI4 Interface Library |
| 9 | 3 | 8 | 1 year, 1 month ago | [rvc_asap](https://github.com/amichai-bd/rvc_asap)/664 | riscv-core-as-simple-as-passible |
| 9 | 21 | 1 | 6 years ago | [apb_spi_master](https://github.com/pulp-platform/apb_spi_master)/665 | None |
| 9 | 2 | 0 | 8 years ago | [Func_Verif_MMU_Code_Source](https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source)/666 | Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache |
| 9 | 0 | 0 | 7 months ago | [PocketAlphaMission](https://github.com/RndMnkIII/PocketAlphaMission)/667 | SNK ASO/Alpha Mission gateware IP Core |
| 9 | 1 | 0 | 3 years ago | [config_policy_pattern](https://github.com/jmcneal/config_policy_pattern)/668 | Support code for DVCon 2021 paper submission |
| 9 | 3 | 2 | 3 years ago | [arm_watchdog](https://github.com/kumarrishav14/arm_watchdog)/669 | Verification IP for Watchdog |
| 9 | 6 | 0 | 5 years ago | [amba_sys_ip](https://github.com/mballance/amba_sys_ip)/670 | AMBA-protocol system IP |
| 9 | 3 | 13 | 6 years ago | [hardcloud](https://github.com/omphardcloud/hardcloud)/671 | FPGA as an OpenMP Offloading Device. |
| 9 | 1 | 0 | 1 year, 9 months ago | [tbcm](https://github.com/taichi-ishitani/tbcm)/672 | Basic Common Modules |
| 9 | 4 | 0 | 1 year, 2 months ago | [procyon](https://github.com/0ctobyte/procyon)/673 | Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor. |
| 9 | 3 | 2 | 1 year, 30 days ago | [sigasi_demos](https://github.com/sigasi/sigasi_demos)/674 | None |
| 9 | 9 | 2 | 3 years ago | [hier-icache](https://github.com/pulp-platform/hier-icache)/675 | None |
| 9 | 9 | 0 | 9 years ago | [802.15.4](https://github.com/jkopanski/802.15.4)/676 | Medium Access Control layer of 802.15.4 |
| 9 | 6 | 0 | 5 years ago | [ROUTER-1-3](https://github.com/kumarswamy12/ROUTER-1-3)/677 | verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL |
| 9 | 1 | 1 | 2 months ago | [BBQ](https://github.com/cmu-snap/BBQ)/678 | Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24. |
| 9 | 1 | 0 | 11 days ago | [esnet-fpga-library](https://github.com/esnet/esnet-fpga-library)/679 | ESnet general-purpose FPGA design library. |
| 9 | 2 | 1 | 7 months ago | [sv_waveterm](https://github.com/PeterMonsson/sv_waveterm)/680 | None |
| 9 | 3 | 0 | 5 years ago | [wishbone](https://github.com/semahawk/wishbone)/681 | Trying to learn Wishbone by implementing few master/slave devices |
| 9 | 14 | 3 | 21 days ago | [cluster_interconnect](https://github.com/pulp-platform/cluster_interconnect)/682 | None |
| 8 | 1 | 0 | 3 years ago | [MIPS-CPU](https://github.com/hakula139/MIPS-CPU)/683 | A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog |
| 8 | 4 | 0 | 7 years ago | [GNSS-verilog-signal-simulator](https://github.com/iDoka/GNSS-verilog-signal-simulator)/684 | GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF) |
| 8 | 3 | 0 | 3 years ago | [router_verification](https://github.com/Mr-southerly/router_verification)/685 | Ë∑ØÁßëÈ™åËØÅV0ÂÆûÈ™åÔºåÂÆåÊàê‰∏Ä‰∏™routerËÆæËÆ°ÁöÑÈ™åËØÅÂ∑•‰Ωú |
| 8 | 4 | 0 | 5 years ago | [alu_tb](https://github.com/adibis/alu_tb)/686 | Basic ALU testbench written in UVM for experiments |
| 8 | 3 | 0 | 6 years ago | [FP51_fast_core](https://github.com/PulseRain/FP51_fast_core)/687 | PulseRain FP51-1T MCU core |
| 8 | 4 | 0 | 5 years ago | [Distributed-DecisionTrees](https://github.com/fpgasystems/Distributed-DecisionTrees)/688 | None |
| 8 | 2 | 0 | 3 years ago | [ez-risc-v-cpu](https://github.com/risc-v-cpu/ez-risc-v-cpu)/689 | risc-v cpu core and soc |
| 8 | 2 | 0 | 3 years ago | [SRAM_UVM](https://github.com/kumarrishav14/SRAM_UVM)/690 | UVM Testbench for a SRAM |
| 8 | 1 | 0 | 11 hours ago | [nscscc2023](https://github.com/renfei147/nscscc2023)/691 | None |
| 8 | 1 | 0 | 4 years ago | [MLP-FeedForward-RTL-Acceleration](https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration)/692 | Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3) |
| 8 | 0 | 0 | a month ago | [SUSTech_CS202_MineCPU](https://github.com/wLUOw/SUSTech_CS202_MineCPU)/693 | SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU |
| 8 | 8 | 6 | 1 year, 4 months ago | [ibex_super_system](https://github.com/GregAC/ibex_super_system)/694 | Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC. |
| 8 | 2 | 0 | 1 year, 1 month ago | [pci-edu](https://github.com/JasonBrave/pci-edu)/695 | SystemVerilog implemention of QEMU PCI edu device |
| 8 | 1 | 0 | 4 years ago | [fpga-filter-implementation](https://github.com/nmikstas/fpga-filter-implementation)/696 | FIR and LMS filter implementations in FPGAs |
| 8 | 1 | 0 | 4 years ago | [ARM-Single-Cycle-Processor](https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor)/697 | Design and simulate a simplified ARM single-cycle processor using SystemVerilog. |
| 8 | 2 | 0 | 5 years ago | [Matrix-MAC-Unit](https://github.com/AleksandarKostovic/Matrix-MAC-Unit)/698 | Matrix Multiply and Accumulate unit written in System Verilog |
| 8 | 1 | 0 | 5 years ago | [AHB_APB-Bridge](https://github.com/Shivanagender123/AHB_APB-Bridge)/699 | This is normal basic UVM testbench for AMBA Bridge AHB_APB |
| 8 | 0 | 0 | 3 years ago | [ECE385-Tank-World-on-FPGA](https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA)/700 | Repos for ECE385 final project |
| 8 | 9 | 0 | 6 years ago | [Implementation-of-AMBA-AXI3-protocol](https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol)/701 | Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator. |
| 8 | 4 | 0 | 2 years ago | [wav-d2d-hw](https://github.com/waviousllc/wav-d2d-hw)/702 | Wavious High Speed Die-to-die |
| 8 | 5 | 0 | 2 years ago | [minimal-risc-v-cpu](https://github.com/Ludini1/minimal-risc-v-cpu)/703 | None |
| 8 | 3 | 2 | 2 years ago | [vsdfpga](https://github.com/shivanishah269/vsdfpga)/704 | Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA |
| 8 | 0 | 0 | 2 months ago | [CedarSim.jl](https://github.com/CedarEDA/CedarSim.jl)/705 | Analog Circuit Simulator |
| 8 | 0 | 0 | 1 year, 4 months ago | [LeNet-Verilog-Simulate-FP16](https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16)/706 | ÁõÆÂâçÂú®ËøõË°åÂç∑ÁßØÁ•ûÁªèÁΩëÁªúÁöÑÁÆóÂ≠êËÆæËÆ°ÔºåËØ•ÁâàÊú¨‰∏∫Âü∫‰∫éLeNetÁΩëÁªúÁöÑÁ∫Ø‰ªøÁúüÁâàÊú¨ |
| 8 | 2 | 0 | 1 year, 11 months ago | [G76-Mini](https://github.com/mtabini/G76-Mini)/707 | An inexpensive VGA circuit designed specifically for homebrew 8-bit computers |
| 8 | 0 | 0 | 10 months ago | [simple_loong_cpu](https://github.com/LainChip/simple_loong_cpu)/708 | simple version of Lain Core, loongarch32r cpu core |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Codes](https://github.com/Hazem-ali/SystemVerilog-Codes)/709 | System Verilog codes with their testbench |
| 8 | 1 | 0 | 1 year, 8 months ago | [EECS-470-FinalProject](https://github.com/wshenyi/EECS-470-FinalProject)/710 | A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture. |
| 8 | 0 | 0 | 4 years ago | [zedboard_cnn](https://github.com/ZivFung/zedboard_cnn)/711 | Vivado project of hardware Implementation of CNN on Xilinx Zedboard.   |
| 8 | 3 | 0 | 3 years ago | [cpubook-code](https://github.com/amane-uehara/cpubook-code)/712 | Êõ∏Á±ç„Äå‰Ωú„Çç„ÅÜÔºÅCPU„Äç„ÅÆ„Çµ„É≥„Éó„É´„Ç≥„Éº„Éâ |
| 8 | 14 | 3 | 1 year, 6 months ago | [udma_core](https://github.com/pulp-platform/udma_core)/713 | None |
| 8 | 1 | 1 | 6 months ago | [core_tile](https://github.com/bsc-loca/core_tile)/714 | None |
| 8 | 2 | 15 | 4 years ago | [DMA8237A_VERIF](https://github.com/srishis/DMA8237A_VERIF)/715 | Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench |
| 8 | 4 | 0 | 16 years ago | [i2c_master_slave_core](https://github.com/freecores/i2c_master_slave_core)/716 | I2C master/slave Core |
| 8 | 12 | 2 | 1 year, 4 months ago | [hwpe-mac-engine](https://github.com/pulp-platform/hwpe-mac-engine)/717 | An example Hardware Processing Engine |
| 8 | 0 | 0 | 3 years ago | [stBlitter](https://github.com/ijor/stBlitter)/718 | None |
| 8 | 7 | 1 | 8 months ago | [fpu_ss](https://github.com/pulp-platform/fpu_ss)/719 | CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor |
| 8 | 3 | 1 | 9 months ago | [rp32](https://github.com/jeras/rp32)/720 | RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). |
| 8 | 9 | 1 | 2 years ago | [azadi](https://github.com/merledu/azadi)/721 | [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. |
| 8 | 1 | 0 | 2 years ago | [UVM_RAL_DMA](https://github.com/Nimausfi/UVM_RAL_DMA)/722 | None |
| 8 | 6 | 9 | 10 years ago | [NetEmulation](https://github.com/UCLONG/NetEmulation)/723 | Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks |
| 8 | 1 | 0 | 2 years ago | [UVM](https://github.com/XinlueLiu/UVM)/724 | Learn UVM by small projects |
| 8 | 1 | 0 | 3 years ago | [manila-ice](https://github.com/joshtyler/manila-ice)/725 | Lattice iCE HX4K Development Board |
| 8 | 5 | 1 | 4 years ago | [pulpissimo-zcu102](https://github.com/cmcmicrosystems/pulpissimo-zcu102)/726 | Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board |
| 8 | 2 | 0 | 4 months ago | [RISCV-SuperScalar--BLAZE-CORE](https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE)/727 | A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance |
| 8 | 2 | 0 | 2 years ago | [sgbm](https://github.com/tishi43/sgbm)/728 | implementation of opencv sgbm(disparity map extract) on FPGA |
| 8 | 2 | 0 | 1 year, 6 months ago | [Universal_Verification_Methodology](https://github.com/Psichico/Universal_Verification_Methodology)/729 | None |
| 8 | 4 | 0 | 16 hours ago | [UVM](https://github.com/PacoReinaCampo/UVM)/730 | Standard Universal Verification Methodology |
| 8 | 0 | 0 | 6 years ago | [FPGABreakout](https://github.com/lewis262626/FPGABreakout)/731 | ES3B2 Breakout/Pong clone |
| 8 | 0 | 0 | 4 years ago | [fpnew-wrapper](https://github.com/jiegec/fpnew-wrapper)/732 | A chisel3 wrapper for pulp-platform/fpnew |
| 8 | 18 | 10 | 19 days ago | [testbenches](https://github.com/analogdevicesinc/testbenches)/733 | Testbenches for HDL projects |
| 8 | 0 | 1 | 6 months ago | [CS202-CS214-Computer-Organization-Project](https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project)/734 | SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple. |
| 8 | 2 | 0 | 7 years ago | [axi4lite_gpio](https://github.com/smartfoxdata/axi4lite_gpio)/735 | General purpose IO port with AXI4-Lite interface |
| 8 | 2 | 0 | 4 years ago | [SV_I2S_RX_CORE](https://github.com/rubinsteina13/SV_I2S_RX_CORE)/736 | Synthesizable SystemVerilog IP-Core of the I2S Receiver |
| 8 | 0 | 0 | 4 months ago | [MiSTer-Discrete](https://github.com/jopdorp/MiSTer-Discrete)/737 | None |
| 8 | 2 | 0 | 6 years ago | [DualCoreProcessor](https://github.com/ghosh17/DualCoreProcessor)/738 | ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor |
| 8 | 0 | 0 | 1 year, 7 months ago | [UART-Design-simulation-using-verilog](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog)/739 | None |
| 8 | 5 | 0 | 3 years ago | [yuu_common](https://github.com/seabeam/yuu_common)/740 | Common SV utils library |
| 8 | 2 | 0 | 8 years ago | [Bloom_pattern_search](https://github.com/m1a1x1/Bloom_pattern_search)/741 | Pattern searche based on Bloom algorithm. |
| 8 | 2 | 0 | 2 years ago | [hdl_common](https://github.com/joshtyler/hdl_common)/742 | None |
| 8 | 2 | 0 | 2 years ago | [riscv-processor](https://github.com/mmxsrup/riscv-processor)/743 | RV32I Single Cycle Processor (CPU) |
| 8 | 7 | 0 | 26 days ago | [Async_FIFO](https://github.com/Verdvana/Async_FIFO)/744 | ‰ΩçÂÆΩÂíåÊ∑±Â∫¶ÂèØÂÆöÂà∂ÁöÑÂºÇÊ≠•FIFO |
| 8 | 1 | 0 | 2 years ago | [riscv-processor](https://github.com/hashi0203/riscv-processor)/745 | None |
| 8 | 7 | 6 | 5 days ago | [redundancy_cells](https://github.com/pulp-platform/redundancy_cells)/746 | None |
| 8 | 1 | 0 | 4 years ago | [twn_generator](https://github.com/da-steve101/twn_generator)/747 | Generate an FPGA design for a TWN |
| 8 | 2 | 0 | a month ago | [CIMulator](https://github.com/adervay1/CIMulator)/748 | a Computing In Memory emULATOR framework |
| 8 | 2 | 0 | 2 years ago | [MIPSVerification_UVM](https://github.com/Elias-Rosales/MIPSVerification_UVM)/749 | Verification of a MIPS Multi-Cycle Microprocessor using UVM |
| 8 | 0 | 0 | 4 months ago | [GDD_MCU](https://github.com/AndreyyTs/GDD_MCU)/750 | None |
| 8 | 2 | 0 | 2 years ago | [JSON.sv](https://github.com/milestone12/JSON.sv)/751 | SystemVerilog package for reading, manipulating, and writing JSON-formatted data |
| 8 | 2 | 0 | 5 years ago | [AES_GCM](https://github.com/Yucao42/AES_GCM)/752 | Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software. |
| 7 | 5 | 0 | 4 years ago | [RISCV_MCU_CYCLONEV](https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV)/753 | A basic implementation of the RISCV core into a DE10nano FPGA board. |
| 7 | 0 | 1 | 4 months ago | [LaunchMIPS](https://github.com/Maxpicca-Li/LaunchMIPS)/754 | None |
| 7 | 1 | 0 | 3 years ago | [RNN_Accelerator](https://github.com/CPEN-391-TEAM-7/RNN_Accelerator)/755 | Verilog Code for RNN accelerator module/submodules |
| 7 | 0 | 0 | 7 years ago | [LC3-Verification](https://github.com/kbbuch/LC3-Verification)/756 | Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim |
| 7 | 0 | 0 | 3 years ago | [risc-uproc](https://github.com/stong/risc-uproc)/757 | Toy RISC microprocessor in Verilog for Altera FPGA |
| 7 | 4 | 5 | 3 months ago | [Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)/758 | FPGA implementation of distributed union find algorithm |
| 7 | 0 | 0 | 3 years ago | [pipeline](https://github.com/Menci/pipeline)/759 | Pipelined MIPS processor in Verilog |
| 7 | 4 | 1 | 8 months ago | [PokemonMini_MiSTer](https://github.com/MiSTer-devel/PokemonMini_MiSTer)/760 | Pokemon Mini for MiSTer |
| 7 | 4 | 0 | 1 year, 9 months ago | [pulpino__spi_master__subsystem_verification](https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification)/761 | None |
| 7 | 1 | 0 | 1 year, 5 months ago | [RISC-pipelined-processor](https://github.com/SarahElzayat/RISC-pipelined-processor)/762 | 5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture. |
| 7 | 2 | 1 | 9 months ago | [svlint-action](https://github.com/dalance/svlint-action)/763 | None |
| 7 | 0 | 0 | 1 year, 1 month ago | [HIT-CS32201-Assignments-Fall-2022](https://github.com/vonbrank/HIT-CS32201-Assignments-Fall-2022)/764 | ÂìàÂ∑•Â§ß„ÄäËÆ°ÁÆóÊú∫ÁªÑÁªá‰∏é‰ΩìÁ≥ªÁªìÊûÑ„ÄãÂÆûÈ™å - 2022Âπ¥Áßã | HIT Computer Architecture Course Assignments - Fall 2022 |
| 7 | 0 | 0 | 2 months ago | [pztb-core](https://github.com/pezy-computing/pztb-core)/765 | None |
| 7 | 8 | 1 | 4 years ago | [OpenIP](https://github.com/nbdd0121/OpenIP)/766 | Open source IP collection |
| 7 | 0 | 0 | 11 months ago | [ARM-SingleCycle-Instructions-Implementation](https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation)/767 | None |
| 7 | 23 | 3 | 2 years ago | [rv_plic](https://github.com/lowRISC/rv_plic)/768 | Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic |
| 7 | 1 | 0 | 2 years ago | [apb_watchdog-](https://github.com/flashbangout/apb_watchdog-)/769 | apb_watchdogÁöÑuvmÈ™åËØÅ‰ª£Á†Å |
| 7 | 2 | 0 | 6 years ago | [fpga-ssd1306-to-vga](https://github.com/afiskon/fpga-ssd1306-to-vga)/770 | ICE40 FPGA configuration: SSD1306 to VGA converter |
| 7 | 0 | 0 | 4 years ago | [UVM_Python](https://github.com/JoseIuri/UVM_Python)/771 | This repository contains an example of the connection between an UVM Testbench and a Python reference model. |
| 7 | 0 | 0 | 9 years ago | [rp8](https://github.com/jeras/rp8)/772 | RISC processor 8bit (AVR ISA), RTL based on 'navre' |
| 7 | 0 | 0 | 1 year, 2 months ago | [GA](https://github.com/Space-Odie/GA)/773 | Genetic Algo - Verilog |
| 7 | 2 | 0 | 6 months ago | [Verilog_TCP](https://github.com/ZiyangYE/Verilog_TCP)/774 | Highly specialized TCP module. Simple and high-performance. No ARP support. |
| 7 | 4 | 1 | 6 years ago | [Portable-Stimulus](https://github.com/kariannekk/Portable-Stimulus)/775 | None |
| 7 | 1 | 0 | 11 months ago | [tinyvers](https://github.com/KULeuven-MICAS/tinyvers)/776 | TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system. |
| 7 | 1 | 0 | 6 years ago | [APB_PWM](https://github.com/flasonil/APB_PWM)/777 | Pulse Width Modulator programmed through an Advanced Peripheral Bus interface |
| 7 | 3 | 0 | 1 year, 9 months ago | [spi_avip](https://github.com/mbits-mirafra/spi_avip)/778 | None |
| 7 | 1 | 0 | 4 years ago | [SimpleAdder-UVM](https://github.com/tamannarupani/SimpleAdder-UVM)/779 | A simple adder implementation and verification using UVM 1.2 |
| 7 | 9 | 2 | 3 years ago | [keccak-verilog](https://github.com/jmoles/keccak-verilog)/780 | A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak. |
| 7 | 1 | 0 | 2 years ago | [MultilevelTLB](https://github.com/NazerkeT/MultilevelTLB)/781 | Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21 |
| 7 | 16 | 1 | 8 years ago | [apb_i2c](https://github.com/pulp-platform/apb_i2c)/782 | None |
| 7 | 9 | 0 | 6 years ago | [DDR4-Memory-Controller](https://github.com/sriramvb/DDR4-Memory-Controller)/783 | None |
| 7 | 7 | 0 | 3 years ago | [PulseRain_RISCV_MCU](https://github.com/PulseRain/PulseRain_RISCV_MCU)/784 | PulseRain RISC-V MCU |
| 7 | 1 | 16 | 2 years ago | [RV32I-MAF-project](https://github.com/ChrisShakkour/RV32I-MAF-project)/785 | Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF |
| 7 | 1 | 0 | 3 years ago | [Kotsu2Risc](https://github.com/U-Ar/Kotsu2Risc)/786 | system verilog implementation of RISC-V ISA for FPGA |
| 7 | 3 | 0 | 6 years ago | [Neural-Network-Layer-Generator](https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator)/787 | Application Specific Integrated Circuit(ASIC) |
| 7 | 1 | 0 | 10 months ago | [fpga_screensaver](https://github.com/sifferman/fpga_screensaver)/788 | This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board. |
| 7 | 1 | 0 | 2 years ago | [OoO_processor](https://github.com/guanzetong/OoO_processor)/789 | An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog |
| 7 | 1 | 0 | 7 years ago | [apb_uvm](https://github.com/chan-henry/apb_uvm)/790 | Advanced Peripheral Bus (APB) UVM testbench project |
| 7 | 18 | 0 | 3 years ago | [apb_gpio](https://github.com/pulp-platform/apb_gpio)/791 | None |
| 7 | 8 | 3 | 4 months ago | [verible-formatter-action](https://github.com/chipsalliance/verible-formatter-action)/792 | None |
| 7 | 0 | 7 | 2 months ago | [rip-cpu](https://github.com/Reservoir-In-Processor/rip-cpu)/793 | "Reservoir in Processor" implemented in SystemVerilog based on RISC-V ISA |
| 7 | 3 | 1 | 3 years ago | [digital_circuits](https://github.com/anthonyabeo/digital_circuits)/794 | A collection of digital logic circuits |
| 7 | 1 | 0 | 4 months ago | [Songs](https://github.com/ridvancelikcs/Songs)/795 | monophonic songs on the fpga board (BASYS3) |
| 7 | 1 | 0 | 5 months ago | [udma_uart_vip](https://github.com/accelr-net/udma_uart_vip)/796 | VIP and simulation scripts for PULP's UDMA UART module |
| 7 | 0 | 0 | 5 years ago | [Router1x3-Design-Verification](https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification)/797 | Maven Silicon Project |
| 7 | 3 | 0 | 3 days ago | [verilog_library](https://github.com/hyf6661669/verilog_library)/798 | HYF's high quality verilog codes |
| 7 | 0 | 0 | 17 hours ago | [SoC-FinTech](https://github.com/PacoReinaCampo/SoC-FinTech)/799 | Financial Technology with SoC-NTM verified with UVM/OSVVM/FV |
| 7 | 3 | 0 | 8 years ago | [hawkins](https://github.com/advanced-uvm/hawkins)/800 | None |
| 7 | 2 | 0 | 5 years ago | [4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased](https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased)/801 | None |
| 7 | 4 | 0 | 4 years ago | [uvm-phase-jumping](https://github.com/PedroHSCavalcante/uvm-phase-jumping)/802 | Simple UVM phase jumping |
| 7 | 2 | 0 | 4 years ago | [FPGA_UNDERWAY_SALES_MACHINE](https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE)/803 | ËøôÊòØ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÁßëÂ≠¶‰∏éÂ∑•Á®ãÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüÁöÑFPGAÂºÄÂèëÔºåÊàë‰ª¨Ë¶ÅÂÅö‰∏Ä‰∏™Âçó‰∫¨Âú∞ÈìÅÂîÆÁ•®Êú∫ |
| 7 | 1 | 0 | 2 years ago | [uCodedRiscV](https://github.com/andmiele/uCodedRiscV)/804 | A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog |
| 7 | 2 | 1 | 2 years ago | [nekoyon](https://github.com/ecilasun/nekoyon)/805 | Fourth iteration of the Neko series of SoC |
| 7 | 2 | 0 | 6 years ago | [nnFPGA](https://github.com/elegz/nnFPGA)/806 | RTL for neural nets |
| 7 | 5 | 1 | 2 years ago | [FIFO_UVM_Verification](https://github.com/ishfaqahmed29/FIFO_UVM_Verification)/807 | Synchronous FIFO Testbench  |
| 7 | 0 | 0 | 9 months ago | [EE405-Advanced-Digital-Systems-Design](https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design)/808 | Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator |
| 7 | 3 | 2 | 3 months ago | [ace](https://github.com/pulp-platform/ace)/809 | None |
| 7 | 1 | 0 | 4 years ago | [FPGA_AudioVisualizer](https://github.com/kennych418/FPGA_AudioVisualizer)/810 | Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display. |
| 7 | 0 | 0 | 3 years ago | [CORDIC-UART-Artix-7](https://github.com/grant4001/CORDIC-UART-Artix-7)/811 | None |
| 7 | 3 | 0 | 4 years ago | [AXI_BFM](https://github.com/C-L-G/AXI_BFM)/812 | AXI ÊÄªÁ∫øÈ™åËØÅ Ê®°Âùó |
| 7 | 2 | 0 | 6 years ago | [dnn-rtl](https://github.com/Csuk0914/dnn-rtl)/813 | Verilog RTL Implementation of DNN |
| 7 | 1 | 0 | 1 year, 11 months ago | [RISC-V-vector-processor](https://github.com/Nikola2444/RISC-V-vector-processor)/814 | None |
| 7 | 4 | 0 | 1 year, 5 months ago | [advanced-riscv-verification-methodologies](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)/815 | Advanced Verification Methodologies for RISC-V and related IP |
| 7 | 0 | 0 | 3 years ago | [tage-predictor](https://github.com/aaronshappell/tage-predictor)/816 | SystemVerilog implemention of the TAGE branch predictor |
| 7 | 2 | 0 | 4 years ago | [Memory](https://github.com/chenyangbing/Memory)/817 | None |
| 7 | 2 | 0 | 6 years ago | [sv_math](https://github.com/nelsoncsc/sv_math)/818 | Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog |
| 7 | 1 | 0 | 3 years ago | [Karatsuba_multiplier_HDL](https://github.com/JC-S/Karatsuba_multiplier_HDL)/819 | This is a SystemVerilog HDL implementation of Karatsuba multiplier. |
| 7 | 3 | 0 | 2 years ago | [Phigent_Heimdallr](https://github.com/PhigentRobotics/Phigent_Heimdallr)/820 | Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc. |
| 7 | 2 | 1 | 4 years ago | [tlrb_aib_phy](https://github.com/lmco/tlrb_aib_phy)/821 | TLRB AIB PHY RTL |
| 7 | 3 | 1 | 4 years ago | [NaplesPU](https://github.com/AlessandroCilardo/NaplesPU)/822 | The official NaplesPU hardware code repository |
| 7 | 0 | 0 | 1 year, 3 months ago | [KF8259](https://github.com/kitune-san/KF8259)/823 | 8259/8259A-like Interrupt Controller written in SystemVerilog |
| 7 | 7 | 0 | 5 years ago | [UPF](https://github.com/mayurkubavat/UPF)/824 | Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs |
| 7 | 1 | 0 | 10 months ago | [ethernet_w5300](https://github.com/zhang-stephen/ethernet_w5300)/825 | Wiznet w5300 driver code, powered by SystemVerilog |
| 7 | 1 | 0 | 2 months ago | [muntjac-soc](https://github.com/nbdd0121/muntjac-soc)/826 | SoC for muntjac |
| 7 | 0 | 0 | 9 months ago | [AMBA](https://github.com/tom-urkin/AMBA)/827 | AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog |
| 7 | 4 | 0 | 5 years ago | [uvm_study](https://github.com/kdurant/uvm_study)/828 | study uvm step by step |
| 7 | 1 | 0 | 2 years ago | [DPU_DAG_Processing_Unit](https://github.com/nimish15shah/DPU_DAG_Processing_Unit)/829 | RTL code for the DPU chip designed for irregular graphs |
| 7 | 2 | 0 | 4 years ago | [HDLBits](https://github.com/kenzhang82/HDLBits)/830 | None |
| 7 | 1 | 0 | 2 years ago | [SystemVerilog-HDMI-encoder-serializer-PLL-generator](https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator)/831 | SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1. |
| 7 | 4 | 0 | 8 years ago | [verification-gentleman-blog-code](https://github.com/tudortimi/verification-gentleman-blog-code)/832 | Example code for Verification Gentleman blog |
| 7 | 2 | 2 | 2 years ago | [axi-io-pmp](https://github.com/pulp-platform/axi-io-pmp)/833 | Input / Output Physical Memory Protection Unit for RISC-V |
| 7 | 0 | 0 | 5 months ago | [Encoder_JPEG](https://github.com/BigPig-Bro/Encoder_JPEG)/834 | Âú®FPGAÁ´ØÂÆûÁé∞JPEGÁºñÁ†ÅÔºàÂºÄÂèë‰∏≠‚Ä¶‚Ä¶ |
| 7 | 2 | 0 | 5 years ago | [verilog_ips](https://github.com/GuzTech/verilog_ips)/835 | Various IPs implemented in Verilog |
| 7 | 0 | 0 | 3 months ago | [SUSTech_CS202-Organization_2023s_Project-CPU](https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU)/836 | (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG. |
| 7 | 5 | 0 | 3 years ago | [APB-SPI-Controller-Verification](https://github.com/VimfulDang/APB-SPI-Controller-Verification)/837 | UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification. |
| 7 | 3 | 0 | 5 years ago | [zpu-avalanche](https://github.com/sergev/zpu-avalanche)/838 | Implementation of ZPU processor in Verilog |
| 7 | 2 | 0 | 3 years ago | [pynq-audio](https://github.com/reed-foster/pynq-audio)/839 | RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL |
| 7 | 13 | 6 | 13 days ago | [verif_elective_miet](https://github.com/serge0699/verif_elective_miet)/840 | None |
| 7 | 2 | 0 | 9 months ago | [rice](https://github.com/taichi-ishitani/rice)/841 | None |
| 6 | 0 | 0 | 6 years ago | [NibblerCPU](https://github.com/bchangip/NibblerCPU)/842 | 4-bit CPU written in SystemVerilog |
| 6 | 0 | 0 | 4 years ago | [optimus-intel-fpga-bbb](https://github.com/efeslab/optimus-intel-fpga-bbb)/843 | Forked from OPAE/intel-fpga-bbb, modified for Optimus FPGA Hypervisor |
| 6 | 0 | 0 | 1 year, 1 month ago | [AMBA-SVA](https://github.com/xiaochuang-lxc/AMBA-SVA)/844 | ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063 |
| 6 | 1 | 1 | 4 years ago | [Design-and-Verification-of-DDR3-SDRAM-memory-controller](https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller)/845 | Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT. |
| 6 | 0 | 0 | 2 years ago | [icesugar-playground](https://github.com/yodalee/icesugar-playground)/846 | repository to store some of my icesugar-pro verilog project |
| 6 | 2 | 0 | 3 months ago | [soc_model_rt_analysis](https://github.com/pulp-platform/soc_model_rt_analysis)/847 | None |
| 6 | 0 | 2 | a day ago | [sar6502-sync](https://github.com/CompuSAR/sar6502-sync)/848 | A synchronous bus version of the cycle and bus accurate 6502 |
| 6 | 4 | 0 | a day ago | [wolv-z7](https://github.com/taneroksuz/wolv-z7)/849 | Wolv Z7 is a RISC-V CPU core with floating point unit |
| 6 | 1 | 0 | 7 years ago | [LEGv8-ISA](https://github.com/miguelangelo78/LEGv8-ISA)/850 | Implementation of the ARMv8's subset Instruction Set Architecture from the Book "Computer Organization and Design: The Hardware Software Interface: ARM Edition" by David A. Patterson and John L. Hennessy |
| 6 | 3 | 0 | 3 years ago | [amiq_reg_agt](https://github.com/amiq-consulting/amiq_reg_agt)/851 | Register Agent |
| 6 | 0 | 0 | 2 years ago | [MIPS-CPU](https://github.com/TrymenT-AlphA/MIPS-CPU)/852 | MIPS CPU |
| 6 | 0 | 0 | 6 months ago | [RippleCarryAdder](https://github.com/SahilPrabhu/RippleCarryAdder)/853 | Project For Computer Aided Digital Design Course - UE22EC252A |
| 6 | 0 | 0 | 1 year, 8 months ago | [otherverify](https://github.com/chiselverify/otherverify)/854 |  Examples of verification solutions (e.g., UVM, cocotb,...) |
| 6 | 0 | 0 | 3 years ago | [vitis_rtl](https://github.com/carljohnsen/vitis_rtl)/855 | Examples of Vitis projects, which utilize RTL kernels. |
| 6 | 1 | 0 | 4 months ago | [rggen-sv-ral](https://github.com/rggen/rggen-sv-ral)/856 | UVM RAL class package for RgGen |
| 6 | 14 | 0 | 4 years ago | [axi_slice](https://github.com/pulp-platform/axi_slice)/857 | Pipelines the AXI path with FIFOs |
| 6 | 2 | 0 | 1 year, 10 months ago | [timer](https://github.com/joselcuevam/timer)/858 | Timer implemented in verilog |
| 6 | 2 | 0 | 8 years ago | [JZ-Wentworth-Cache-Now](https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now)/859 | None |
| 6 | 0 | 0 | 3 years ago | [UVM_AMBA3_APB_FUNCTIONAL-COVERAGE](https://github.com/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE)/860 | None |
| 6 | 1 | 0 | 7 years ago | [ECE-385-Final-Project](https://github.com/ministrike3/ECE-385-Final-Project)/861 | System Verilog code to create a basic side scrolling, coin collecting mario-styled game for ECE 385 at UIUC |
| 6 | 4 | 1 | 6 years ago | [CDC_FIFO_Design](https://github.com/jomonkjoy/CDC_FIFO_Design)/862 | Multi-bit Synchronization across Clock Domains |
| 6 | 0 | 2 | 3 months ago | [obi](https://github.com/pulp-platform/obi)/863 | None |
| 6 | 2 | 0 | 9 years ago | [ADCinterface](https://github.com/ericgineer/ADCinterface)/864 | A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board |
| 6 | 1 | 0 | 7 years ago | [aes128](https://github.com/smartfoxdata/aes128)/865 | The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key |
| 6 | 8 | 1 | 3 years ago | [vBlake-RTL](https://github.com/VeriBlock/vBlake-RTL)/866 | vBlake-RTL |
| 6 | 2 | 1 | 3 years ago | [easy_fifo](https://github.com/QianfengClarkShen/easy_fifo)/867 | a low latency FIFO wrote in systemverilog |
| 6 | 1 | 0 | 2 years ago | [APB-Verification](https://github.com/shashwat2707/APB-Verification)/868 | verification of APB bus on System Verilog. creating a testbench consisting of modules to check and improve the functional coverage. |
| 6 | 4 | 2 | 3 years ago | [x-ava-core](https://github.com/AI-Vector-Accelerator/x-ava-core)/869 | None |
| 6 | 0 | 0 | 1 year, 11 months ago | [uvm-mcdf_v2](https://github.com/KafCoppelia/uvm-mcdf_v2)/870 | Mirror of william_william/uvm-mcdf_v2 on Gitee |
| 6 | 0 | 0 | 1 year, 3 months ago | [SystemVerilog](https://github.com/suisuisi/SystemVerilog)/871 | SystemVerilog of syntax and Practices |
| 6 | 1 | 0 | 4 years ago | [AHB-with-FIFO](https://github.com/Emi-Pushpam/AHB-with-FIFO)/872 | UVM methodology |
| 6 | 1 | 1 | 3 years ago | [ahb_pkg](https://github.com/gchinna/ahb_pkg)/873 | AHB package with UVM master and slave agents. |
| 6 | 16 | 0 | 4 years ago | [apb_node](https://github.com/pulp-platform/apb_node)/874 | None |
| 6 | 1 | 2 | 1 year, 8 months ago | [ProcessORC](https://github.com/LTDS-Capo/ProcessORC)/875 | None |
| 6 | 2 | 0 | 2 months ago | [ample](https://github.com/pgimenes/ample)/876 | Graph Neural Network inference accelerator for Ultrascale+ FPGAs designed for multi-precision inference on large graphs. |
| 6 | 2 | 0 | 6 years ago | [ahb2apb_bridge_verification](https://github.com/bharathp04/ahb2apb_bridge_verification)/877 | Verification using Mentor Veloce Emulator in TBX mode |
| 6 | 0 | 0 | 4 years ago | [xc7a50t_microblaze_FDAF](https://github.com/ZivFung/xc7a50t_microblaze_FDAF)/878 | Vivado project of frequency domain adaptive filter. Implemented on Xilinx xc7a50t FPGA |
| 6 | 0 | 1 | 2 years ago | [MiSTer_KonixMultisystem](https://github.com/SavourySnaX/MiSTer_KonixMultisystem)/879 | MiSTer Implementation of the Konix Multi System - Based on the original Net Lists - And a new 8088 core based on https://www.reenigne.org/blog/8086-microcode-disassembled/ |
| 6 | 0 | 0 | 11 months ago | [100-days-of-rtl](https://github.com/Sulekha231/100-days-of-rtl)/880 | None |
| 6 | 1 | 0 | 7 months ago | [GettingVerilatorStartedWithUVM](https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM)/881 | Simple UVM environment for experimenting with Verilator. |
| 6 | 2 | 0 | 1 year, 9 months ago | [ahb-tl-bridge](https://github.com/antmicro/ahb-tl-bridge)/882 | SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge |
| 6 | 2 | 4 | 1 year, 9 months ago | [iceberg](https://github.com/erickahmed/iceberg)/883 | Iceberg is a virtual FPGA computer built from scratch using Systemverilog |
| 6 | 1 | 1 | a month ago | [openFPGA-Athena](https://github.com/rolandking/openFPGA-Athena)/884 | None |
| 6 | 5 | 1 | 5 years ago | [shared-buffer-hw](https://github.com/apsarras/shared-buffer-hw)/885 | A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB |
| 6 | 4 | 0 | 9 months ago | [Super_SPI_Master_Verilog](https://github.com/0xArt/Super_SPI_Master_Verilog)/886 | SPI Master Verilog module |
| 6 | 1 | 0 | 3 years ago | [UVM_TestBench_For_Single_Port_RAM](https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM)/887 | A complete UVM TB for verification of single port 64KB RAM |
| 6 | 1 | 0 | 5 years ago | [mips-CPU54](https://github.com/Harrypotterrrr/mips-CPU54)/888 | The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity |
| 6 | 1 | 0 | 1 year, 8 months ago | [XLR8_VGA_HDMI_XB](https://github.com/PaulZC/XLR8_VGA_HDMI_XB)/889 | An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a VGA text display over HDMI. Includes dual-port video memory. |
| 6 | 4 | 0 | 2 years ago | [hdl_generics](https://github.com/hypernyan/hdl_generics)/890 | Generic HDL components to be used in different projects |
| 6 | 1 | 0 | 6 years ago | [Verilog-PS2-LCD-Interface](https://github.com/EliasManj/Verilog-PS2-LCD-Interface)/891 | Quartus II project for a basic interface for writing in a LCD screen using a PS2 keyboard using Altera DE2-70 board |
| 6 | 0 | 0 | 6 months ago | [DCD_MultiBankMemory](https://github.com/Vor-Art/DCD_MultiBankMemory)/892 | SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course |
| 6 | 4 | 0 | 5 years ago | [fpga_cnn_train](https://github.com/GkyHub/fpga_cnn_train)/893 | None |
| 6 | 0 | 0 | 4 years ago | [FLOG_BFLOAT16](https://github.com/artemglukhov/FLOG_BFLOAT16)/894 | SystemVerilog implementation of the natural logarithm for a Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat). |
| 6 | 1 | 0 | 6 years ago | [Dual-issue-Pipelined-Multimedia-Processor-Architecture-](https://github.com/sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-)/895 | Developed a Dual-issue Pipelined Multimedia Processor based on SONY Cell SIMD ISA with 2 block direct mapped cache. ‚Ä¢ The functional design was created in System Verilog and parser script in PERL that converts Assembly language to 32 bit of instructions. ‚Ä¢ Successfully detected and resolved all the hazards like Data Hazards (RAW & WAW), Structural Hazards and Control hazards |
| 6 | 1 | 0 | 2 years ago | [SystemVerilog_Coursework](https://github.com/zli87/SystemVerilog_Coursework)/896 | These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU. |
| 6 | 3 | 0 | 6 years ago | [NAND-Flash-Controller](https://github.com/jomonkjoy/NAND-Flash-Controller)/897 | 2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory |
| 6 | 5 | 0 | 2 months ago | [ZX8X_MiST](https://github.com/gyurco/ZX8X_MiST)/898 | ZX80-ZX81 core for the MiST board |
| 6 | 5 | 4 | 8 days ago | [cheriot-safe](https://github.com/microsoft/cheriot-safe)/899 | Repo for CHERI development system |
| 6 | 0 | 1 | 1 year, 5 months ago | [AccelGraph](https://github.com/atmughrabi/AccelGraph)/900 | Graph Processing Framework that supports || OpenMP || CAPI |
| 6 | 1 | 0 | 3 years ago | [PandaZero](https://github.com/Panda-Cores/PandaZero)/901 | A pipelined, in-order implementation of the RV32I ISA |
| 6 | 1 | 0 | 1 year, 11 months ago | [Apple2plus](https://github.com/CompuSAR/Apple2plus)/902 | Apple 2 plus compatible implementation on an FPGA |
| 6 | 1 | 0 | 8 months ago | [cnn_base_fpga](https://github.com/TRILLER599/cnn_base_fpga)/903 | None |
| 6 | 0 | 0 | 3 years ago | [UART_UVM_Project](https://github.com/mehaltalukder/UART_UVM_Project)/904 | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog |
| 6 | 3 | 0 | 6 months ago | [HWMgmt-Module-DCSCM-LTPI](https://github.com/opencomputeproject/HWMgmt-Module-DCSCM-LTPI)/905 | DC-SCM LTPI Reference Implementation |
| 6 | 1 | 0 | 8 years ago | [wishbone_uvc](https://github.com/alexzhang007/wishbone_uvc)/906 | Wishbone protocol open source universal verification component (UVC). It is easy to be used in UVM verification environment for opencpu.  |
| 6 | 1 | 0 | 10 months ago | [UVM-30DAYS](https://github.com/asimkhan8107/UVM-30DAYS)/907 | 30 days of UVM to cover all-most all concept of UVM  |
| 6 | 0 | 0 | 1 year, 9 months ago | [pokemon_mini](https://github.com/Grieverheart/pokemon_mini)/908 | Attempt to implement Pokemon Mini in Verilog |
| 6 | 1 | 0 | 5 years ago | [ELEC6234_picoMIPS_processor_Coursework](https://github.com/lx2u16/ELEC6234_picoMIPS_processor_Coursework)/909 | None |
| 6 | 1 | 0 | 1 year, 11 months ago | [amiq_fifo](https://github.com/amiq-consulting/amiq_fifo)/910 | Functional Coverage Patterns for FIFO |
| 6 | 2 | 0 | 3 years ago | [FirstX2P](https://github.com/nguyenquanicd/FirstX2P)/911 | This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit |
| 6 | 1 | 0 | 3 years ago | [Sudoku-SV](https://github.com/david-fong/Sudoku-SV)/912 | Goal: Write an even higher performing solution generator |
| 6 | 1 | 0 | 2 months ago | [CNN-FC-accelerator](https://github.com/bautistasch/CNN-FC-accelerator)/913 | Basic convolutional neural network and fully connected layer accelerator |
| 6 | 0 | 9 | 16 days ago | [svjson](https://github.com/esynr3z/svjson)/914 | üáØ JSON encoder and decoder in pure SystemVerilog |
| 6 | 0 | 0 | 2 days ago | [LivroComputadoresEVideogames](https://github.com/jeceljr/LivroComputadoresEVideogames)/915 | Material do Livro "Computadores E Videogames" |
| 6 | 1 | 0 | 3 years ago | [adapters](https://github.com/Yummot/adapters)/916 | Common SOC interconnect protocols adapters for learning |
| 6 | 2 | 0 | 6 years ago | [AHB5](https://github.com/aunics/AHB5)/917 | AMBA AHB 5.0 VIP in SystemVerilog based on UVM |
| 6 | 1 | 0 | 1 year, 1 month ago | [rfPhoenix](https://github.com/robfinch/rfPhoenix)/918 | rfPhoenix CPU / GPGPU core |
| 6 | 1 | 0 | 3 years ago | [100BT1_DV](https://github.com/Travissss/100BT1_DV)/919 | An uvm environment for 100Base-T1 (IEEE 802.3bw) Phy |
| 6 | 1 | 0 | a month ago | [mlp-ondevice-training](https://github.com/souryadey/mlp-ondevice-training)/920 | FPGA on-device training and inference of a MLP neural network |
| 6 | 0 | 0 | 1 year, 4 months ago | [SystolicArray-1D-FP16](https://github.com/SuperLiaoXH/SystolicArray-1D-FP16)/921 | Âü∫‰∫éFP16ÁöÑ‰∏ÄÁª¥ËÑâÂä®ÈòµÂàóËÆæËÆ° |
| 6 | 1 | 0 | 3 years ago | [memory_verification_using_system_verilog](https://github.com/teekamkhandelwal/memory_verification_using_system_verilog)/922 | In this respiratory having two verification methods first have without scoreboard and monitor and second with includes all component |
| 6 | 2 | 2 | 3 years ago | [fpga-vr-remap](https://github.com/colinpate/fpga-vr-remap)/923 | None |
| 6 | 2 | 0 | 4 months ago | [Float](https://github.com/robfinch/Float)/924 | Floating point code in System Verilog |
| 6 | 0 | 0 | 3 years ago | [gemmm2s](https://github.com/sthornington/gemmm2s)/925 | Verilog module for converting from AXI4 MM of Zynq GEM Ethernet DMA to AXI-Stream with packet boundaries |
| 6 | 3 | 0 | 3 years ago | [yuu_amba](https://github.com/seabeam/yuu_amba)/926 | UVM amba infrastructure |
| 6 | 0 | 0 | 3 days ago | [tiny-tpu](https://github.com/eevaain/tiny-tpu)/927 | [IN PROGRESS] A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1. |
| 6 | 3 | 0 | 8 years ago | [jtag_vip_uvm](https://github.com/emmanouil-komninos/jtag_vip_uvm)/928 | None |
| 6 | 2 | 0 | 6 years ago | [svReadWrite_pcap](https://github.com/theSergeyGusev/svReadWrite_pcap)/929 | simple read/write pcap tasks for SystemVerilog test |
| 6 | 0 | 0 | 2 years ago | [DCLab](https://github.com/victoresque/DCLab)/930 | Digital Circuits Lab (2017 Spring) @ National Taiwan University |
| 6 | 4 | 0 | 5 years ago | [i2c_wb_sv_uvm](https://github.com/rajkumarraval/i2c_wb_sv_uvm)/931 | None |
| 6 | 1 | 0 | 2 years ago | [HDL_Simulation](https://github.com/pineapple-one/HDL_Simulation)/932 | None |
| 6 | 2 | 1 | 1 year, 6 months ago | [RISCV-32I-Single-Cycle-Processor](https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor)/933 | Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U). |
| 6 | 15 | 5 | 3 months ago | [hwpe-ctrl](https://github.com/pulp-platform/hwpe-ctrl)/934 | IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 6 | 3 | 1 | 2 months ago | [spif](https://github.com/SpiNNakerManchester/spif)/935 | SpiNNaker peripheral interface |
| 6 | 0 | 0 | 6 months ago | [Tiny-TPU](https://github.com/guanrenyang/Tiny-TPU)/936 | None |
| 6 | 16 | 0 | 3 years ago | [SVGameBoy](https://github.com/kitsuneh/SVGameBoy)/937 | A systemVerilog implementation of Game Boy on DE1-SoC |
| 6 | 0 | 1 | 1 year, 1 month ago | [xsofs](https://github.com/parsa-epfl/xsofs)/938 | XiangShan over FireSim |
| 6 | 1 | 0 | 3 years ago | [axi-vip](https://github.com/SymbiFlow/axi-vip)/939 | None |
| 6 | 0 | 0 | 3 years ago | [sdhci](https://github.com/nbdd0121/sdhci)/940 | Open-source SD host controller interface |
| 6 | 3 | 0 | 4 years ago | [riffa_arria10_stratix5](https://github.com/saleh1204/riffa_arria10_stratix5)/941 | RIFFA Interface for Intel (Altera) Arria 10 GX & Stratix V GS Development Boards |
| 6 | 5 | 0 | 5 years ago | [sv_bfms](https://github.com/mballance/sv_bfms)/942 | SystemVerilog BFMs with bindings for UVM, etc |
| 6 | 5 | 0 | 5 years ago | [Design-verification](https://github.com/AkshayXPatil/Design-verification)/943 | UVM  and Systemverilog based test benches for functional verification of a RAM module |
| 6 | 8 | 0 | 9 years ago | [uvm_agent_gen](https://github.com/blargony/uvm_agent_gen)/944 | UVM Agent Generator |
| 6 | 1 | 0 | 3 years ago | [w8086](https://github.com/openx86/w8086)/945 | 8086-compatible cpu |
| 6 | 0 | 0 | 7 years ago | [SonyCellSPU](https://github.com/ppujari24/SonyCellSPU)/946 | Implementation of a Dual Issue Pipelined Multimedia Processor Architecture (SONY Cell SPU) in SystemVerilog |
| 6 | 1 | 0 | 1 year, 4 months ago | [ELEC6234_Coursework_picoMIPS_processor](https://github.com/HaosenYu/ELEC6234_Coursework_picoMIPS_processor)/947 | picoMIPS processor implementation |
| 6 | 1 | 0 | 6 years ago | [picomips-assignment](https://github.com/mafull/picomips-assignment)/948 | ELEC6234 - Embedded Processor Synthesis assignment |
| 6 | 1 | 0 | 4 years ago | [sound](https://github.com/hdl-util/sound)/949 | Various sound waves and audio mixing capabilities |
| 6 | 0 | 0 | 7 years ago | [tiny8v1](https://github.com/mgoldio/tiny8v1)/950 | None |
| 6 | 2 | 0 | 2 years ago | [RISCV_Formal_Verification](https://github.com/shrutiprakashgupta/RISCV_Formal_Verification)/951 | Formal Verification of RISC V IM Processor  |
| 6 | 0 | 0 | 4 years ago | [Enc8b10b](https://github.com/Verdvana/Enc8b10b)/952 | Âü∫‰∫éLUTÁöÑ8B/10BÁºñÁ†ÅÂô® |
| 6 | 0 | 0 | 2 years ago | [HDLBits](https://github.com/HDLForBeginners/HDLBits)/953 | None |
| 6 | 3 | 0 | 16 years ago | [ahb2wishbone](https://github.com/freecores/ahb2wishbone)/954 | AHB to Wishbone Bridge |
| 6 | 1 | 0 | 1 year, 1 month ago | [Coyote-CIRCT](https://github.com/fpgasystems/Coyote-CIRCT)/955 | Deploy CIRCT generated circuits with a streaming abstraction (circt-stream) effortlessly through Coyote. |
| 5 | 3 | 0 | 5 years ago | [giraffe](https://github.com/pepper-project/giraffe)/956 | An implementation of "Full accounting for verifiable outsourcing" (CCS17) |
| 5 | 2 | 0 | 5 years ago | [YM2149](https://github.com/EisernSchild/YM2149)/957 | Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core |
| 5 | 0 | 0 | 5 years ago | [riscv-cpu](https://github.com/mrLSD/riscv-cpu)/958 | RISC-V five stage pipline CPU |
| 5 | 1 | 1 | 4 years ago | [Purple_Jade](https://github.com/chaseemory/Purple_Jade)/959 | the best processor ever designed |
| 5 | 0 | 0 | 2 years ago | [nekoichiarticle](https://github.com/ecilasun/nekoichiarticle)/960 | Files for each part of the article |
| 5 | 0 | 0 | 8 years ago | [uvm](https://github.com/kippy620/uvm)/961 | Learning uvm step by step. |
| 5 | 0 | 0 | 9 days ago | [riscv32-cosim-model](https://github.com/ssayin/riscv32-cosim-model)/962 | RISC-V processor co-simulation using SystemVerilog HDL and UVM. |
| 5 | 0 | 13 | a month ago | [AI-Robotics](https://github.com/angelus9/AI-Robotics)/963 | The vision of this group is to create a Forth based AI Computer where you can communicate with the system using an English conversational approach.  We will add many high level Words for string manipulation, arrays, and other structures as we develop this computer.  We will extend Forth to include AI words too.  All of this will be built into FPGAs which are really parallel computers written in Behavioral System Verilog (the Assembler). |
| 5 | 4 | 0 | 6 years ago | [socip](https://github.com/lowRISC/socip)/964 | Collection of IP cores usable to lowRISC SoC |
| 5 | 2 | 0 | 8 years ago | [ASIC-Implementation-of-2D-GPU](https://github.com/apoorvvw/ASIC-Implementation-of-2D-GPU)/965 | ASIC Implementation of 2D GPU |
| 5 | 1 | 15 | 3 years ago | [AMBA-APB-I2C-Project](https://github.com/SamarSarda/AMBA-APB-I2C-Project)/966 | SystemVerilog project where we design a processor and a I2C peripheral to interact with an AMBA APB interface. |
| 5 | 4 | 0 | 2 years ago | [PSMA-benchmark](https://github.com/KULeuven-MICAS/PSMA-benchmark)/967 | Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs) |
| 5 | 7 | 0 | 8 months ago | [Tbps_CRC](https://github.com/QianfengClarkShen/Tbps_CRC)/968 | A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second |
| 5 | 0 | 0 | 3 months ago | [capstone-VP](https://github.com/BadSofa233/capstone-VP)/969 | UWO Eng Capstone Project Repo - Value Predictor  |
| 5 | 1 | 0 | 6 months ago | [UVM_based_Verification_of_APB_protocol](https://github.com/Raghavi9860/UVM_based_Verification_of_APB_protocol)/970 | APB Protocol is designed and verified using System Verilog based UVM. The tool used in designing and simulation is EDA Playground. |
| 5 | 1 | 1 | 1 year, 10 months ago | [AHB_GPIO](https://github.com/ninglixin98/AHB_GPIO)/971 | None |
| 5 | 1 | 2 | a month ago | [tree-sitter-systemverilog](https://github.com/gmlarumbe/tree-sitter-systemverilog)/972 | Rewrite of tree-sitter-verilog |
| 5 | 0 | 0 | 3 years ago | [RISC_V_MultiCycle_Processor](https://github.com/Danny1379/RISC_V_MultiCycle_Processor)/973 | RISC V multicycle processor in system verilog for final project of Comuter Architecture and Orginization |
| 5 | 0 | 0 | 2 days ago | [Prop-eller](https://github.com/dh73/Prop-eller)/974 | Formal Property Verification Components to Speedup Complex Checks |
| 5 | 1 | 0 | 1 year, 2 months ago | [KFMMC](https://github.com/kitune-san/KFMMC)/975 | Multi media card access controller written in SystemVerilog  |
| 5 | 0 | 0 | 11 months ago | [BHG_I2C_init_RS232_debugger](https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger)/976 | A Verilog I2C initializer with integrated RS232 debugger. *** New v1.1 Supports I2C CLK stretch and separate IO buffers for driving Efinix's IO primitive. |
| 5 | 1 | 0 | 8 years ago | [aes-encryption-engine](https://github.com/pradyuman/aes-encryption-engine)/977 | XTS-AES Hardware Encryption Engine for use in an SOC design |
| 5 | 0 | 0 | 8 months ago | [PYNQ-BitPack](https://github.com/nfproc/PYNQ-BitPack)/978 | An evaluation framework for stochastic computing circuits on PYNQ |
| 5 | 0 | 0 | a month ago | [mreg](https://github.com/verification-explorer/mreg)/979 | UVM register model course |
| 5 | 3 | 0 | 1 year, 10 months ago | [tl-ahb-bridge](https://github.com/antmicro/tl-ahb-bridge)/980 | This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge. |
| 5 | 0 | 0 | 8 years ago | [hawkins](https://github.com/bphunter1972/hawkins)/981 | An example of chained sequencers using the Hawkins Interface |
| 5 | 1 | 0 | 4 years ago | [gcd_uvm](https://github.com/matandalmeida/gcd_uvm)/982 | Basic UVM environment for GCD IP |
| 5 | 0 | 3 | 5 years ago | [SpiFlash](https://github.com/stasOR4ik/SpiFlash)/983 | None |
| 5 | 1 | 2 | 3 years ago | [shrv32](https://github.com/gotti/shrv32)/984 | RISC-V SystemVerilog implementation with AES accelerator and RNG |
| 5 | 2 | 0 | 3 years ago | [i2c_uvm](https://github.com/hiremathpriyag/i2c_uvm)/985 | None |
| 5 | 2 | 0 | 3 years ago | [clock-domain-crossing](https://github.com/hdl-util/clock-domain-crossing)/986 | Utilities for clock-domain crossing with an FPGA |
| 5 | 10 | 2 | a month ago | [udma_qspi](https://github.com/pulp-platform/udma_qspi)/987 | None |
| 5 | 3 | 0 | 5 years ago | [ring_oscilator](https://github.com/farshad112/ring_oscilator)/988 | Parameterized Ring Oscillator and Testbench. The design is written in Verilog and testbench is developed in SystemVerilog. |
| 5 | 3 | 0 | 5 years ago | [uvm_ahb_lite](https://github.com/zhelnio/uvm_ahb_lite)/989 | uvm ahb lite environment |
| 5 | 2 | 0 | 3 years ago | [Elektronika-digitalaren-oinarrizko-kontzeptuak](https://github.com/Lorea-Aldabaldetreku/Elektronika-digitalaren-oinarrizko-kontzeptuak)/990 | Curso con FPGA para alumnos de secundaria y bachiller |
| 5 | 2 | 0 | 6 years ago | [FPGA-GPU](https://github.com/JamesG321/FPGA-GPU)/991 | None |
| 5 | 0 | 0 | 5 years ago | [lcs35](https://github.com/supranational/lcs35)/992 | Code related to solving the LCS35 timelock puzzle.  |
| 5 | 1 | 0 | 3 years ago | [r2rv](https://github.com/yujixr/r2rv)/993 | R2 RISC-V implementation  |
| 5 | 6 | 4 | 9 months ago | [ofd](https://github.com/smirnovich/ofd)/994 | Open FPGA Debug core |
| 5 | 1 | 0 | 9 months ago | [100DaysofRTL](https://github.com/kalai-rajan/100DaysofRTL)/995 | Collection of basic RTL Design and Verification Codes.  |
| 5 | 1 | 0 | 10 years ago | [asic-edge-detector](https://github.com/sidharthms/asic-edge-detector)/996 | Canny Edge Detector in Verilog |
| 5 | 1 | 1 | 1 year, 10 months ago | [hw_pq](https://github.com/jnestor/hw_pq)/997 | A family of hardware priority queue implementations |
| 5 | 1 | 0 | 2 years ago | [e32](https://github.com/ecilasun/e32)/998 | E32 is a minimal RISC-V implementation (rv32i) with a built-in UART, and 64KBytes of block RAM. |
| 5 | 2 | 0 | 3 years ago | [HW_SW_Codesign](https://github.com/FranzLuepke/HW_SW_Codesign)/999 | Hardware-Software codesign project. |
| 5 | 1 | 0 | 5 months ago | [spi-bfm](https://github.com/midimaster21b/spi-bfm)/1000 | A quick SPI BFM to assist in SPI device testing and development |