1 AND Command Read Address Correct
2 AND Command properly updates accumulator
3 stall is asserted when required
4 stall is de-asserted when required
5 AND Command consumed correct number of clock cycles
6 JMP Command updates program counter with supplied adx
7 Program Counter value updated correctly for all instructions
8 JMS Command writes to expected memory address
9 JMS Command writes correct data to memory (next PC value)
10 JMS Instruction takes 3 cycles to de-assert stall
11 JMS PC_value updated to requested memory address + 1