{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576234687117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576234687118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 05:58:06 2019 " "Processing started: Fri Dec 13 05:58:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576234687118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576234687118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong-cyclone2 -c Pong-cyclone2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong-cyclone2 -c Pong-cyclone2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576234687118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576234687607 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(501) " "Verilog HDL Expression warning at Pong_cyclone2.v(501): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 501 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687666 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(579) " "Verilog HDL Expression warning at Pong_cyclone2.v(579): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 579 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(620) " "Verilog HDL Expression warning at Pong_cyclone2.v(620): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 620 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(655) " "Verilog HDL Expression warning at Pong_cyclone2.v(655): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 655 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(671) " "Verilog HDL Expression warning at Pong_cyclone2.v(671): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 671 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(687) " "Verilog HDL Expression warning at Pong_cyclone2.v(687): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 687 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Pong_cyclone2.v(703) " "Verilog HDL Expression warning at Pong_cyclone2.v(703): truncated literal to match 20 bits" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 703 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1576234687667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_cyclone2.v 2 2 " "Found 2 design units, including 2 entities, in source file pong_cyclone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pong_cyclone2 " "Found entity 1: Pong_cyclone2" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576234687670 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga640x480 " "Found entity 2: vga640x480" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576234687670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576234687670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/barmove.v " "Can't analyze file -- file output_files/barmove.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boundaryBoxBottom Pong_cyclone2.v(282) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(282): created implicit net for \"boundaryBoxBottom\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPR Pong_cyclone2.v(434) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(434): created implicit net for \"collisionPR\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPL Pong_cyclone2.v(435) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(435): created implicit net for \"collisionPL\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 435 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionTop Pong_cyclone2.v(436) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(436): created implicit net for \"collisionTop\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionBottom Pong_cyclone2.v(437) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(437): created implicit net for \"collisionBottom\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionLeft Pong_cyclone2.v(438) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(438): created implicit net for \"collisionLeft\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 438 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionRight Pong_cyclone2.v(439) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(439): created implicit net for \"collisionRight\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 439 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPlayerRlow Pong_cyclone2.v(440) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(440): created implicit net for \"collisionPlayerRlow\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 440 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPlayerRhigh Pong_cyclone2.v(441) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(441): created implicit net for \"collisionPlayerRhigh\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 441 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPlayerLlow Pong_cyclone2.v(442) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(442): created implicit net for \"collisionPlayerLlow\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 442 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collisionPlayerLhigh Pong_cyclone2.v(443) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(443): created implicit net for \"collisionPlayerLhigh\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 443 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ballMovement Pong_cyclone2.v(445) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(445): created implicit net for \"ballMovement\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 445 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yheight Pong_cyclone2.v(468) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(468): created implicit net for \"yheight\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 468 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ballwidth Pong_cyclone2.v(469) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(469): created implicit net for \"ballwidth\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ballheight Pong_cyclone2.v(470) " "Verilog HDL Implicit Net warning at Pong_cyclone2.v(470): created implicit net for \"ballheight\"" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234687682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong_cyclone2 " "Elaborating entity \"Pong_cyclone2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576234687718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(43) " "Verilog HDL assignment warning at Pong_cyclone2.v(43): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687721 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(47) " "Verilog HDL assignment warning at Pong_cyclone2.v(47): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687721 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(49) " "Verilog HDL assignment warning at Pong_cyclone2.v(49): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(51) " "Verilog HDL assignment warning at Pong_cyclone2.v(51): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(53) " "Verilog HDL assignment warning at Pong_cyclone2.v(53): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(55) " "Verilog HDL assignment warning at Pong_cyclone2.v(55): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(57) " "Verilog HDL assignment warning at Pong_cyclone2.v(57): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(59) " "Verilog HDL assignment warning at Pong_cyclone2.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(63) " "Verilog HDL assignment warning at Pong_cyclone2.v(63): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687722 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(65) " "Verilog HDL assignment warning at Pong_cyclone2.v(65): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(67) " "Verilog HDL assignment warning at Pong_cyclone2.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(69) " "Verilog HDL assignment warning at Pong_cyclone2.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(71) " "Verilog HDL assignment warning at Pong_cyclone2.v(71): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(73) " "Verilog HDL assignment warning at Pong_cyclone2.v(73): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(75) " "Verilog HDL assignment warning at Pong_cyclone2.v(75): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(77) " "Verilog HDL assignment warning at Pong_cyclone2.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687723 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(79) " "Verilog HDL assignment warning at Pong_cyclone2.v(79): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(84) " "Verilog HDL assignment warning at Pong_cyclone2.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(86) " "Verilog HDL assignment warning at Pong_cyclone2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(88) " "Verilog HDL assignment warning at Pong_cyclone2.v(88): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(90) " "Verilog HDL assignment warning at Pong_cyclone2.v(90): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(92) " "Verilog HDL assignment warning at Pong_cyclone2.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687724 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(94) " "Verilog HDL assignment warning at Pong_cyclone2.v(94): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(96) " "Verilog HDL assignment warning at Pong_cyclone2.v(96): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(98) " "Verilog HDL assignment warning at Pong_cyclone2.v(98): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(100) " "Verilog HDL assignment warning at Pong_cyclone2.v(100): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(102) " "Verilog HDL assignment warning at Pong_cyclone2.v(102): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(104) " "Verilog HDL assignment warning at Pong_cyclone2.v(104): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(106) " "Verilog HDL assignment warning at Pong_cyclone2.v(106): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687725 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(110) " "Verilog HDL assignment warning at Pong_cyclone2.v(110): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(112) " "Verilog HDL assignment warning at Pong_cyclone2.v(112): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(114) " "Verilog HDL assignment warning at Pong_cyclone2.v(114): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(116) " "Verilog HDL assignment warning at Pong_cyclone2.v(116): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(118) " "Verilog HDL assignment warning at Pong_cyclone2.v(118): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(120) " "Verilog HDL assignment warning at Pong_cyclone2.v(120): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(122) " "Verilog HDL assignment warning at Pong_cyclone2.v(122): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687726 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(124) " "Verilog HDL assignment warning at Pong_cyclone2.v(124): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(126) " "Verilog HDL assignment warning at Pong_cyclone2.v(126): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(128) " "Verilog HDL assignment warning at Pong_cyclone2.v(128): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(130) " "Verilog HDL assignment warning at Pong_cyclone2.v(130): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(132) " "Verilog HDL assignment warning at Pong_cyclone2.v(132): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(136) " "Verilog HDL assignment warning at Pong_cyclone2.v(136): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(138) " "Verilog HDL assignment warning at Pong_cyclone2.v(138): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687727 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(140) " "Verilog HDL assignment warning at Pong_cyclone2.v(140): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(142) " "Verilog HDL assignment warning at Pong_cyclone2.v(142): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(144) " "Verilog HDL assignment warning at Pong_cyclone2.v(144): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(146) " "Verilog HDL assignment warning at Pong_cyclone2.v(146): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(148) " "Verilog HDL assignment warning at Pong_cyclone2.v(148): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(152) " "Verilog HDL assignment warning at Pong_cyclone2.v(152): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(154) " "Verilog HDL assignment warning at Pong_cyclone2.v(154): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687728 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(156) " "Verilog HDL assignment warning at Pong_cyclone2.v(156): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(158) " "Verilog HDL assignment warning at Pong_cyclone2.v(158): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(160) " "Verilog HDL assignment warning at Pong_cyclone2.v(160): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(164) " "Verilog HDL assignment warning at Pong_cyclone2.v(164): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(166) " "Verilog HDL assignment warning at Pong_cyclone2.v(166): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(168) " "Verilog HDL assignment warning at Pong_cyclone2.v(168): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(170) " "Verilog HDL assignment warning at Pong_cyclone2.v(170): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687729 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(172) " "Verilog HDL assignment warning at Pong_cyclone2.v(172): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(174) " "Verilog HDL assignment warning at Pong_cyclone2.v(174): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(176) " "Verilog HDL assignment warning at Pong_cyclone2.v(176): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(178) " "Verilog HDL assignment warning at Pong_cyclone2.v(178): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(180) " "Verilog HDL assignment warning at Pong_cyclone2.v(180): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(182) " "Verilog HDL assignment warning at Pong_cyclone2.v(182): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(184) " "Verilog HDL assignment warning at Pong_cyclone2.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687730 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(186) " "Verilog HDL assignment warning at Pong_cyclone2.v(186): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(190) " "Verilog HDL assignment warning at Pong_cyclone2.v(190): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(192) " "Verilog HDL assignment warning at Pong_cyclone2.v(192): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(194) " "Verilog HDL assignment warning at Pong_cyclone2.v(194): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(196) " "Verilog HDL assignment warning at Pong_cyclone2.v(196): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(198) " "Verilog HDL assignment warning at Pong_cyclone2.v(198): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(200) " "Verilog HDL assignment warning at Pong_cyclone2.v(200): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(202) " "Verilog HDL assignment warning at Pong_cyclone2.v(202): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687731 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(206) " "Verilog HDL assignment warning at Pong_cyclone2.v(206): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687732 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(208) " "Verilog HDL assignment warning at Pong_cyclone2.v(208): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687732 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(210) " "Verilog HDL assignment warning at Pong_cyclone2.v(210): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687732 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(212) " "Verilog HDL assignment warning at Pong_cyclone2.v(212): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687732 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(214) " "Verilog HDL assignment warning at Pong_cyclone2.v(214): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687732 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(216) " "Verilog HDL assignment warning at Pong_cyclone2.v(216): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687733 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(221) " "Verilog HDL assignment warning at Pong_cyclone2.v(221): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687733 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(223) " "Verilog HDL assignment warning at Pong_cyclone2.v(223): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687733 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(228) " "Verilog HDL assignment warning at Pong_cyclone2.v(228): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687733 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(230) " "Verilog HDL assignment warning at Pong_cyclone2.v(230): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(232) " "Verilog HDL assignment warning at Pong_cyclone2.v(232): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(237) " "Verilog HDL assignment warning at Pong_cyclone2.v(237): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(239) " "Verilog HDL assignment warning at Pong_cyclone2.v(239): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(241) " "Verilog HDL assignment warning at Pong_cyclone2.v(241): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(243) " "Verilog HDL assignment warning at Pong_cyclone2.v(243): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687734 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(248) " "Verilog HDL assignment warning at Pong_cyclone2.v(248): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687735 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(250) " "Verilog HDL assignment warning at Pong_cyclone2.v(250): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687735 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(252) " "Verilog HDL assignment warning at Pong_cyclone2.v(252): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687735 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(254) " "Verilog HDL assignment warning at Pong_cyclone2.v(254): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687735 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(259) " "Verilog HDL assignment warning at Pong_cyclone2.v(259): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687736 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(261) " "Verilog HDL assignment warning at Pong_cyclone2.v(261): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687736 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(263) " "Verilog HDL assignment warning at Pong_cyclone2.v(263): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687736 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(265) " "Verilog HDL assignment warning at Pong_cyclone2.v(265): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687736 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(270) " "Verilog HDL assignment warning at Pong_cyclone2.v(270): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687737 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(272) " "Verilog HDL assignment warning at Pong_cyclone2.v(272): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687737 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(274) " "Verilog HDL assignment warning at Pong_cyclone2.v(274): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687737 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(276) " "Verilog HDL assignment warning at Pong_cyclone2.v(276): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687738 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(278) " "Verilog HDL assignment warning at Pong_cyclone2.v(278): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687738 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(279) " "Verilog HDL assignment warning at Pong_cyclone2.v(279): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687738 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(280) " "Verilog HDL assignment warning at Pong_cyclone2.v(280): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687738 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(281) " "Verilog HDL assignment warning at Pong_cyclone2.v(281): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687739 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(282) " "Verilog HDL assignment warning at Pong_cyclone2.v(282): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687739 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(286) " "Verilog HDL assignment warning at Pong_cyclone2.v(286): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687739 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(288) " "Verilog HDL assignment warning at Pong_cyclone2.v(288): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687739 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(290) " "Verilog HDL assignment warning at Pong_cyclone2.v(290): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687740 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(292) " "Verilog HDL assignment warning at Pong_cyclone2.v(292): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687740 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(294) " "Verilog HDL assignment warning at Pong_cyclone2.v(294): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687740 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(296) " "Verilog HDL assignment warning at Pong_cyclone2.v(296): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687741 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(298) " "Verilog HDL assignment warning at Pong_cyclone2.v(298): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687741 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(300) " "Verilog HDL assignment warning at Pong_cyclone2.v(300): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687741 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(302) " "Verilog HDL assignment warning at Pong_cyclone2.v(302): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687741 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(304) " "Verilog HDL assignment warning at Pong_cyclone2.v(304): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687742 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(309) " "Verilog HDL assignment warning at Pong_cyclone2.v(309): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687742 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(311) " "Verilog HDL assignment warning at Pong_cyclone2.v(311): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687742 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(313) " "Verilog HDL assignment warning at Pong_cyclone2.v(313): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687743 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(315) " "Verilog HDL assignment warning at Pong_cyclone2.v(315): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687743 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(317) " "Verilog HDL assignment warning at Pong_cyclone2.v(317): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687743 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(319) " "Verilog HDL assignment warning at Pong_cyclone2.v(319): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687743 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(323) " "Verilog HDL assignment warning at Pong_cyclone2.v(323): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687743 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(325) " "Verilog HDL assignment warning at Pong_cyclone2.v(325): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687744 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(327) " "Verilog HDL assignment warning at Pong_cyclone2.v(327): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687744 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(329) " "Verilog HDL assignment warning at Pong_cyclone2.v(329): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687744 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(331) " "Verilog HDL assignment warning at Pong_cyclone2.v(331): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687745 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(333) " "Verilog HDL assignment warning at Pong_cyclone2.v(333): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687745 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(338) " "Verilog HDL assignment warning at Pong_cyclone2.v(338): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687745 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(340) " "Verilog HDL assignment warning at Pong_cyclone2.v(340): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687745 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(342) " "Verilog HDL assignment warning at Pong_cyclone2.v(342): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687746 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(344) " "Verilog HDL assignment warning at Pong_cyclone2.v(344): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687746 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(346) " "Verilog HDL assignment warning at Pong_cyclone2.v(346): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687746 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(348) " "Verilog HDL assignment warning at Pong_cyclone2.v(348): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687746 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(350) " "Verilog HDL assignment warning at Pong_cyclone2.v(350): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687747 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(354) " "Verilog HDL assignment warning at Pong_cyclone2.v(354): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687747 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(356) " "Verilog HDL assignment warning at Pong_cyclone2.v(356): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687747 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(358) " "Verilog HDL assignment warning at Pong_cyclone2.v(358): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687747 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(360) " "Verilog HDL assignment warning at Pong_cyclone2.v(360): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687748 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(362) " "Verilog HDL assignment warning at Pong_cyclone2.v(362): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687748 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(364) " "Verilog HDL assignment warning at Pong_cyclone2.v(364): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687748 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(366) " "Verilog HDL assignment warning at Pong_cyclone2.v(366): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687748 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(368) " "Verilog HDL assignment warning at Pong_cyclone2.v(368): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687749 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(370) " "Verilog HDL assignment warning at Pong_cyclone2.v(370): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687749 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(372) " "Verilog HDL assignment warning at Pong_cyclone2.v(372): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687749 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(374) " "Verilog HDL assignment warning at Pong_cyclone2.v(374): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687750 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(376) " "Verilog HDL assignment warning at Pong_cyclone2.v(376): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687750 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(381) " "Verilog HDL assignment warning at Pong_cyclone2.v(381): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687750 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(383) " "Verilog HDL assignment warning at Pong_cyclone2.v(383): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687750 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(385) " "Verilog HDL assignment warning at Pong_cyclone2.v(385): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687751 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(387) " "Verilog HDL assignment warning at Pong_cyclone2.v(387): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687751 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(389) " "Verilog HDL assignment warning at Pong_cyclone2.v(389): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687751 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(391) " "Verilog HDL assignment warning at Pong_cyclone2.v(391): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687751 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(393) " "Verilog HDL assignment warning at Pong_cyclone2.v(393): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687752 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(397) " "Verilog HDL assignment warning at Pong_cyclone2.v(397): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687752 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(399) " "Verilog HDL assignment warning at Pong_cyclone2.v(399): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687752 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(401) " "Verilog HDL assignment warning at Pong_cyclone2.v(401): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687752 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(403) " "Verilog HDL assignment warning at Pong_cyclone2.v(403): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687752 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(405) " "Verilog HDL assignment warning at Pong_cyclone2.v(405): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687753 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(407) " "Verilog HDL assignment warning at Pong_cyclone2.v(407): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687753 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(409) " "Verilog HDL assignment warning at Pong_cyclone2.v(409): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687753 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(413) " "Verilog HDL assignment warning at Pong_cyclone2.v(413): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687754 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(415) " "Verilog HDL assignment warning at Pong_cyclone2.v(415): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687754 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(417) " "Verilog HDL assignment warning at Pong_cyclone2.v(417): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687754 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(419) " "Verilog HDL assignment warning at Pong_cyclone2.v(419): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687754 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(421) " "Verilog HDL assignment warning at Pong_cyclone2.v(421): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687754 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(423) " "Verilog HDL assignment warning at Pong_cyclone2.v(423): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687755 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(425) " "Verilog HDL assignment warning at Pong_cyclone2.v(425): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687755 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(427) " "Verilog HDL assignment warning at Pong_cyclone2.v(427): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687755 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(429) " "Verilog HDL assignment warning at Pong_cyclone2.v(429): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687755 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(445) " "Verilog HDL assignment warning at Pong_cyclone2.v(445): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687756 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(468) " "Verilog HDL assignment warning at Pong_cyclone2.v(468): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687756 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(469) " "Verilog HDL assignment warning at Pong_cyclone2.v(469): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687756 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(470) " "Verilog HDL assignment warning at Pong_cyclone2.v(470): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687756 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(474) " "Verilog HDL assignment warning at Pong_cyclone2.v(474): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687757 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pong_cyclone2.v(475) " "Verilog HDL assignment warning at Pong_cyclone2.v(475): truncated value with size 32 to match size of target (1)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687757 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Pong_cyclone2.v(496) " "Verilog HDL assignment warning at Pong_cyclone2.v(496): truncated value with size 32 to match size of target (20)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687758 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Pong_cyclone2.v(504) " "Verilog HDL assignment warning at Pong_cyclone2.v(504): truncated value with size 32 to match size of target (20)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687758 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(589) " "Verilog HDL assignment warning at Pong_cyclone2.v(589): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687760 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(590) " "Verilog HDL assignment warning at Pong_cyclone2.v(590): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687760 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(600) " "Verilog HDL assignment warning at Pong_cyclone2.v(600): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687761 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(601) " "Verilog HDL assignment warning at Pong_cyclone2.v(601): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687761 "|Pong_cyclone2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Pong_cyclone2.v(571) " "Verilog HDL Case Statement information at Pong_cyclone2.v(571): all case item expressions in this case statement are onehot" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 571 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576234687761 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(630) " "Verilog HDL assignment warning at Pong_cyclone2.v(630): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687762 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(631) " "Verilog HDL assignment warning at Pong_cyclone2.v(631): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687762 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(641) " "Verilog HDL assignment warning at Pong_cyclone2.v(641): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687762 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(642) " "Verilog HDL assignment warning at Pong_cyclone2.v(642): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687762 "|Pong_cyclone2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Pong_cyclone2.v(612) " "Verilog HDL Case Statement information at Pong_cyclone2.v(612): all case item expressions in this case statement are onehot" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 612 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1576234687762 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(657) " "Verilog HDL assignment warning at Pong_cyclone2.v(657): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687763 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(658) " "Verilog HDL assignment warning at Pong_cyclone2.v(658): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687763 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(659) " "Verilog HDL assignment warning at Pong_cyclone2.v(659): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687763 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(660) " "Verilog HDL assignment warning at Pong_cyclone2.v(660): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687763 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(673) " "Verilog HDL assignment warning at Pong_cyclone2.v(673): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687764 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(674) " "Verilog HDL assignment warning at Pong_cyclone2.v(674): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687764 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(675) " "Verilog HDL assignment warning at Pong_cyclone2.v(675): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687764 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(676) " "Verilog HDL assignment warning at Pong_cyclone2.v(676): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687764 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(689) " "Verilog HDL assignment warning at Pong_cyclone2.v(689): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687765 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(690) " "Verilog HDL assignment warning at Pong_cyclone2.v(690): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687765 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(691) " "Verilog HDL assignment warning at Pong_cyclone2.v(691): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687765 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(692) " "Verilog HDL assignment warning at Pong_cyclone2.v(692): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687765 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(705) " "Verilog HDL assignment warning at Pong_cyclone2.v(705): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687766 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(706) " "Verilog HDL assignment warning at Pong_cyclone2.v(706): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687766 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(707) " "Verilog HDL assignment warning at Pong_cyclone2.v(707): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687767 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(708) " "Verilog HDL assignment warning at Pong_cyclone2.v(708): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687767 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2..0\] Pong_cyclone2.v(6) " "Output port \"VGA_R\[2..0\]\" at Pong_cyclone2.v(6) has no driver" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576234687779 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[2..0\] Pong_cyclone2.v(7) " "Output port \"VGA_G\[2..0\]\" at Pong_cyclone2.v(7) has no driver" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576234687779 "|Pong_cyclone2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[2..0\] Pong_cyclone2.v(8) " "Output port \"VGA_B\[2..0\]\" at Pong_cyclone2.v(8) has no driver" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1576234687779 "|Pong_cyclone2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"vga640x480:display\"" {  } { { "Pong_cyclone2.v" "display" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576234687929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(836) " "Verilog HDL assignment warning at Pong_cyclone2.v(836): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687932 "|Pong_cyclone2|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Pong_cyclone2.v(837) " "Verilog HDL assignment warning at Pong_cyclone2.v(837): truncated value with size 32 to match size of target (9)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687932 "|Pong_cyclone2|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(863) " "Verilog HDL assignment warning at Pong_cyclone2.v(863): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687934 "|Pong_cyclone2|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Pong_cyclone2.v(866) " "Verilog HDL assignment warning at Pong_cyclone2.v(866): truncated value with size 32 to match size of target (10)" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576234687934 "|Pong_cyclone2|vga640x480:display"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1576234689238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Pong_cyclone2.v" "" { Text "C:/altera/13.0/Pong_cyclone2/Pong_cyclone2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576234690099 "|Pong_cyclone2|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576234690099 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576234691050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576234691268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576234691268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "866 " "Implemented 866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576234691391 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576234691391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "845 " "Implemented 845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576234691391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576234691391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576234691421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 05:58:11 2019 " "Processing ended: Fri Dec 13 05:58:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576234691421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576234691421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576234691421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576234691421 ""}
