0.6
2018.3
Dec  6 2018
23:39:36
/home/cedar/lab11/lab11.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/cedar/lab11/lab11.srcs/sources_1/new/tlc_controller.v,1605720142,verilog,,,,synchronizer;tlc_controller;tlc_fsm,,,,,,,,
