
BluePillTest_Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002384  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002490  08002490  00012490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002508  08002508  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002508  08002508  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002508  08002508  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002508  08002508  00012508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800250c  0800250c  0001250c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002510  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  2000005c  0800256c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  0800256c  00020258  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ab39  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001857  00000000  00000000  0002ac01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b60  00000000  00000000  0002c458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008ed  00000000  00000000  0002cfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016d9c  00000000  00000000  0002d8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bfef  00000000  00000000  00044641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008853a  00000000  00000000  00050630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000034cc  00000000  00000000  000d8b6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000dc038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002478 	.word	0x08002478

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002478 	.word	0x08002478

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	; 0x38
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa7d 	bl	8000650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f831 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8f3 	bl	8000344 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800015e:	f000 f8c7 	bl	80002f0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000162:	f000 f871 	bl	8000248 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t message[50] = {'\0'};
 8000166:	2300      	movs	r3, #0
 8000168:	603b      	str	r3, [r7, #0]
 800016a:	1d3b      	adds	r3, r7, #4
 800016c:	222e      	movs	r2, #46	; 0x2e
 800016e:	2100      	movs	r1, #0
 8000170:	4618      	mov	r0, r3
 8000172:	f001 fcef 	bl	8001b54 <memset>
  int num = 0;
 8000176:	2300      	movs	r3, #0
 8000178:	637b      	str	r3, [r7, #52]	; 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800017a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800017e:	480c      	ldr	r0, [pc, #48]	; (80001b0 <main+0x64>)
 8000180:	f000 fd6c 	bl	8000c5c <HAL_GPIO_TogglePin>
	  sprintf(message, "Encoder Ticks = %d\n\r", ((TIM2->CNT)>>2));
 8000184:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018a:	089a      	lsrs	r2, r3, #2
 800018c:	463b      	mov	r3, r7
 800018e:	4909      	ldr	r1, [pc, #36]	; (80001b4 <main+0x68>)
 8000190:	4618      	mov	r0, r3
 8000192:	f001 fcbf 	bl	8001b14 <siprintf>
      HAL_UART_Transmit(&huart1, message, sizeof(message), 100);
 8000196:	4639      	mov	r1, r7
 8000198:	2364      	movs	r3, #100	; 0x64
 800019a:	2232      	movs	r2, #50	; 0x32
 800019c:	4806      	ldr	r0, [pc, #24]	; (80001b8 <main+0x6c>)
 800019e:	f001 fb39 	bl	8001814 <HAL_UART_Transmit>

      HAL_Delay(200);
 80001a2:	20c8      	movs	r0, #200	; 0xc8
 80001a4:	f000 fab6 	bl	8000714 <HAL_Delay>
      num++;
 80001a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80001aa:	3301      	adds	r3, #1
 80001ac:	637b      	str	r3, [r7, #52]	; 0x34
  {
 80001ae:	e7e4      	b.n	800017a <main+0x2e>
 80001b0:	40011000 	.word	0x40011000
 80001b4:	08002490 	.word	0x08002490
 80001b8:	200000c0 	.word	0x200000c0

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b090      	sub	sp, #64	; 0x40
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0318 	add.w	r3, r7, #24
 80001c6:	2228      	movs	r2, #40	; 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f001 fcc2 	bl	8001b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001de:	2301      	movs	r3, #1
 80001e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001e8:	2300      	movs	r3, #0
 80001ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ec:	2301      	movs	r3, #1
 80001ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f0:	2302      	movs	r3, #2
 80001f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fd43 	bl	8000c90 <HAL_RCC_OscConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000210:	f000 f8e4 	bl	80003dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000214:	230f      	movs	r3, #15
 8000216:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000218:	2302      	movs	r3, #2
 800021a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2102      	movs	r1, #2
 800022e:	4618      	mov	r0, r3
 8000230:	f000 ffb0 	bl	8001194 <HAL_RCC_ClockConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800023a:	f000 f8cf 	bl	80003dc <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	3740      	adds	r7, #64	; 0x40
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
	...

08000248 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b08c      	sub	sp, #48	; 0x30
 800024c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800024e:	f107 030c 	add.w	r3, r7, #12
 8000252:	2224      	movs	r2, #36	; 0x24
 8000254:	2100      	movs	r1, #0
 8000256:	4618      	mov	r0, r3
 8000258:	f001 fc7c 	bl	8001b54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800025c:	1d3b      	adds	r3, r7, #4
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000264:	4b21      	ldr	r3, [pc, #132]	; (80002ec <MX_TIM2_Init+0xa4>)
 8000266:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800026a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800026c:	4b1f      	ldr	r3, [pc, #124]	; (80002ec <MX_TIM2_Init+0xa4>)
 800026e:	2200      	movs	r2, #0
 8000270:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000272:	4b1e      	ldr	r3, [pc, #120]	; (80002ec <MX_TIM2_Init+0xa4>)
 8000274:	2200      	movs	r2, #0
 8000276:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000278:	4b1c      	ldr	r3, [pc, #112]	; (80002ec <MX_TIM2_Init+0xa4>)
 800027a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800027e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000280:	4b1a      	ldr	r3, [pc, #104]	; (80002ec <MX_TIM2_Init+0xa4>)
 8000282:	2200      	movs	r2, #0
 8000284:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000286:	4b19      	ldr	r3, [pc, #100]	; (80002ec <MX_TIM2_Init+0xa4>)
 8000288:	2280      	movs	r2, #128	; 0x80
 800028a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800028c:	2303      	movs	r3, #3
 800028e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000290:	2300      	movs	r3, #0
 8000292:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000294:	2301      	movs	r3, #1
 8000296:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800029c:	230a      	movs	r3, #10
 800029e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80002a0:	2300      	movs	r3, #0
 80002a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80002a4:	2301      	movs	r3, #1
 80002a6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80002a8:	2300      	movs	r3, #0
 80002aa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80002ac:	230a      	movs	r3, #10
 80002ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80002b0:	f107 030c 	add.w	r3, r7, #12
 80002b4:	4619      	mov	r1, r3
 80002b6:	480d      	ldr	r0, [pc, #52]	; (80002ec <MX_TIM2_Init+0xa4>)
 80002b8:	f001 f8fa 	bl	80014b0 <HAL_TIM_Encoder_Init>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80002c2:	f000 f88b 	bl	80003dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002c6:	2300      	movs	r3, #0
 80002c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	4619      	mov	r1, r3
 80002d2:	4806      	ldr	r0, [pc, #24]	; (80002ec <MX_TIM2_Init+0xa4>)
 80002d4:	f001 f9f0 	bl	80016b8 <HAL_TIMEx_MasterConfigSynchronization>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80002de:	f000 f87d 	bl	80003dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002e2:	bf00      	nop
 80002e4:	3730      	adds	r7, #48	; 0x30
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	20000078 	.word	0x20000078

080002f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <MX_USART1_UART_Init+0x4c>)
 80002f6:	4a12      	ldr	r2, [pc, #72]	; (8000340 <MX_USART1_UART_Init+0x50>)
 80002f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002fa:	4b10      	ldr	r3, [pc, #64]	; (800033c <MX_USART1_UART_Init+0x4c>)
 80002fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000300:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000302:	4b0e      	ldr	r3, [pc, #56]	; (800033c <MX_USART1_UART_Init+0x4c>)
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000308:	4b0c      	ldr	r3, [pc, #48]	; (800033c <MX_USART1_UART_Init+0x4c>)
 800030a:	2200      	movs	r2, #0
 800030c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800030e:	4b0b      	ldr	r3, [pc, #44]	; (800033c <MX_USART1_UART_Init+0x4c>)
 8000310:	2200      	movs	r2, #0
 8000312:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000314:	4b09      	ldr	r3, [pc, #36]	; (800033c <MX_USART1_UART_Init+0x4c>)
 8000316:	220c      	movs	r2, #12
 8000318:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031a:	4b08      	ldr	r3, [pc, #32]	; (800033c <MX_USART1_UART_Init+0x4c>)
 800031c:	2200      	movs	r2, #0
 800031e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <MX_USART1_UART_Init+0x4c>)
 8000322:	2200      	movs	r2, #0
 8000324:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000326:	4805      	ldr	r0, [pc, #20]	; (800033c <MX_USART1_UART_Init+0x4c>)
 8000328:	f001 fa24 	bl	8001774 <HAL_UART_Init>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000332:	f000 f853 	bl	80003dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	200000c0 	.word	0x200000c0
 8000340:	40013800 	.word	0x40013800

08000344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b088      	sub	sp, #32
 8000348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034a:	f107 0310 	add.w	r3, r7, #16
 800034e:	2200      	movs	r2, #0
 8000350:	601a      	str	r2, [r3, #0]
 8000352:	605a      	str	r2, [r3, #4]
 8000354:	609a      	str	r2, [r3, #8]
 8000356:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000358:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <MX_GPIO_Init+0x90>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a1d      	ldr	r2, [pc, #116]	; (80003d4 <MX_GPIO_Init+0x90>)
 800035e:	f043 0310 	orr.w	r3, r3, #16
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b1b      	ldr	r3, [pc, #108]	; (80003d4 <MX_GPIO_Init+0x90>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0310 	and.w	r3, r3, #16
 800036c:	60fb      	str	r3, [r7, #12]
 800036e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000370:	4b18      	ldr	r3, [pc, #96]	; (80003d4 <MX_GPIO_Init+0x90>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	4a17      	ldr	r2, [pc, #92]	; (80003d4 <MX_GPIO_Init+0x90>)
 8000376:	f043 0320 	orr.w	r3, r3, #32
 800037a:	6193      	str	r3, [r2, #24]
 800037c:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <MX_GPIO_Init+0x90>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	f003 0320 	and.w	r3, r3, #32
 8000384:	60bb      	str	r3, [r7, #8]
 8000386:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000388:	4b12      	ldr	r3, [pc, #72]	; (80003d4 <MX_GPIO_Init+0x90>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a11      	ldr	r2, [pc, #68]	; (80003d4 <MX_GPIO_Init+0x90>)
 800038e:	f043 0304 	orr.w	r3, r3, #4
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <MX_GPIO_Init+0x90>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f003 0304 	and.w	r3, r3, #4
 800039c:	607b      	str	r3, [r7, #4]
 800039e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a6:	480c      	ldr	r0, [pc, #48]	; (80003d8 <MX_GPIO_Init+0x94>)
 80003a8:	f000 fc40 	bl	8000c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	2301      	movs	r3, #1
 80003b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b6:	2300      	movs	r3, #0
 80003b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ba:	2302      	movs	r3, #2
 80003bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	4619      	mov	r1, r3
 80003c4:	4804      	ldr	r0, [pc, #16]	; (80003d8 <MX_GPIO_Init+0x94>)
 80003c6:	f000 faad 	bl	8000924 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003ca:	bf00      	nop
 80003cc:	3720      	adds	r7, #32
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40011000 	.word	0x40011000

080003dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e0:	b672      	cpsid	i
}
 80003e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <Error_Handler+0x8>
	...

080003e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <HAL_MspInit+0x40>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	4a0d      	ldr	r2, [pc, #52]	; (8000428 <HAL_MspInit+0x40>)
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <HAL_MspInit+0x40>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0301 	and.w	r3, r3, #1
 8000402:	607b      	str	r3, [r7, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <HAL_MspInit+0x40>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a07      	ldr	r2, [pc, #28]	; (8000428 <HAL_MspInit+0x40>)
 800040c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	4b05      	ldr	r3, [pc, #20]	; (8000428 <HAL_MspInit+0x40>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800041a:	603b      	str	r3, [r7, #0]
 800041c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	40021000 	.word	0x40021000

0800042c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b088      	sub	sp, #32
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 0310 	add.w	r3, r7, #16
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800044a:	d123      	bne.n	8000494 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800044c:	4b13      	ldr	r3, [pc, #76]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 800044e:	69db      	ldr	r3, [r3, #28]
 8000450:	4a12      	ldr	r2, [pc, #72]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 8000452:	f043 0301 	orr.w	r3, r3, #1
 8000456:	61d3      	str	r3, [r2, #28]
 8000458:	4b10      	ldr	r3, [pc, #64]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 800045a:	69db      	ldr	r3, [r3, #28]
 800045c:	f003 0301 	and.w	r3, r3, #1
 8000460:	60fb      	str	r3, [r7, #12]
 8000462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000464:	4b0d      	ldr	r3, [pc, #52]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	4a0c      	ldr	r2, [pc, #48]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 800046a:	f043 0304 	orr.w	r3, r3, #4
 800046e:	6193      	str	r3, [r2, #24]
 8000470:	4b0a      	ldr	r3, [pc, #40]	; (800049c <HAL_TIM_Encoder_MspInit+0x70>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	f003 0304 	and.w	r3, r3, #4
 8000478:	60bb      	str	r3, [r7, #8]
 800047a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800047c:	2303      	movs	r3, #3
 800047e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000480:	2300      	movs	r3, #0
 8000482:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	2300      	movs	r3, #0
 8000486:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000488:	f107 0310 	add.w	r3, r7, #16
 800048c:	4619      	mov	r1, r3
 800048e:	4804      	ldr	r0, [pc, #16]	; (80004a0 <HAL_TIM_Encoder_MspInit+0x74>)
 8000490:	f000 fa48 	bl	8000924 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000494:	bf00      	nop
 8000496:	3720      	adds	r7, #32
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40021000 	.word	0x40021000
 80004a0:	40010800 	.word	0x40010800

080004a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b088      	sub	sp, #32
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
 80004b4:	605a      	str	r2, [r3, #4]
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1c      	ldr	r2, [pc, #112]	; (8000530 <HAL_UART_MspInit+0x8c>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d131      	bne.n	8000528 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004c4:	4b1b      	ldr	r3, [pc, #108]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	4a1a      	ldr	r2, [pc, #104]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004ce:	6193      	str	r3, [r2, #24]
 80004d0:	4b18      	ldr	r3, [pc, #96]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004d8:	60fb      	str	r3, [r7, #12]
 80004da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004dc:	4b15      	ldr	r3, [pc, #84]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004de:	699b      	ldr	r3, [r3, #24]
 80004e0:	4a14      	ldr	r2, [pc, #80]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004e2:	f043 0304 	orr.w	r3, r3, #4
 80004e6:	6193      	str	r3, [r2, #24]
 80004e8:	4b12      	ldr	r3, [pc, #72]	; (8000534 <HAL_UART_MspInit+0x90>)
 80004ea:	699b      	ldr	r3, [r3, #24]
 80004ec:	f003 0304 	and.w	r3, r3, #4
 80004f0:	60bb      	str	r3, [r7, #8]
 80004f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004fa:	2302      	movs	r3, #2
 80004fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fe:	2303      	movs	r3, #3
 8000500:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000502:	f107 0310 	add.w	r3, r7, #16
 8000506:	4619      	mov	r1, r3
 8000508:	480b      	ldr	r0, [pc, #44]	; (8000538 <HAL_UART_MspInit+0x94>)
 800050a:	f000 fa0b 	bl	8000924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800050e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000512:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000518:	2300      	movs	r3, #0
 800051a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800051c:	f107 0310 	add.w	r3, r7, #16
 8000520:	4619      	mov	r1, r3
 8000522:	4805      	ldr	r0, [pc, #20]	; (8000538 <HAL_UART_MspInit+0x94>)
 8000524:	f000 f9fe 	bl	8000924 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000528:	bf00      	nop
 800052a:	3720      	adds	r7, #32
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40013800 	.word	0x40013800
 8000534:	40021000 	.word	0x40021000
 8000538:	40010800 	.word	0x40010800

0800053c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <NMI_Handler+0x4>

08000542 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000546:	e7fe      	b.n	8000546 <HardFault_Handler+0x4>

08000548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800054c:	e7fe      	b.n	800054c <MemManage_Handler+0x4>

0800054e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000552:	e7fe      	b.n	8000552 <BusFault_Handler+0x4>

08000554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000558:	e7fe      	b.n	8000558 <UsageFault_Handler+0x4>

0800055a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr

08000566 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000566:	b480      	push	{r7}
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr

08000572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000572:	b480      	push	{r7}
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000576:	bf00      	nop
 8000578:	46bd      	mov	sp, r7
 800057a:	bc80      	pop	{r7}
 800057c:	4770      	bx	lr

0800057e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000582:	f000 f8ab 	bl	80006dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
	...

0800058c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000594:	4a14      	ldr	r2, [pc, #80]	; (80005e8 <_sbrk+0x5c>)
 8000596:	4b15      	ldr	r3, [pc, #84]	; (80005ec <_sbrk+0x60>)
 8000598:	1ad3      	subs	r3, r2, r3
 800059a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005a0:	4b13      	ldr	r3, [pc, #76]	; (80005f0 <_sbrk+0x64>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d102      	bne.n	80005ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <_sbrk+0x64>)
 80005aa:	4a12      	ldr	r2, [pc, #72]	; (80005f4 <_sbrk+0x68>)
 80005ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005ae:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <_sbrk+0x64>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4413      	add	r3, r2
 80005b6:	693a      	ldr	r2, [r7, #16]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d207      	bcs.n	80005cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005bc:	f001 fad2 	bl	8001b64 <__errno>
 80005c0:	4603      	mov	r3, r0
 80005c2:	220c      	movs	r2, #12
 80005c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005ca:	e009      	b.n	80005e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <_sbrk+0x64>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <_sbrk+0x64>)
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4413      	add	r3, r2
 80005da:	4a05      	ldr	r2, [pc, #20]	; (80005f0 <_sbrk+0x64>)
 80005dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005de:	68fb      	ldr	r3, [r7, #12]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3718      	adds	r7, #24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20005000 	.word	0x20005000
 80005ec:	00000400 	.word	0x00000400
 80005f0:	20000108 	.word	0x20000108
 80005f4:	20000258 	.word	0x20000258

080005f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr

08000604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000604:	f7ff fff8 	bl	80005f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480b      	ldr	r0, [pc, #44]	; (8000638 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800060a:	490c      	ldr	r1, [pc, #48]	; (800063c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800060c:	4a0c      	ldr	r2, [pc, #48]	; (8000640 <LoopFillZerobss+0x16>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a09      	ldr	r2, [pc, #36]	; (8000644 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000620:	4c09      	ldr	r4, [pc, #36]	; (8000648 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800062e:	f001 fa9f 	bl	8001b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000632:	f7ff fd8b 	bl	800014c <main>
  bx lr
 8000636:	4770      	bx	lr
  ldr r0, =_sdata
 8000638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800063c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000640:	08002510 	.word	0x08002510
  ldr r2, =_sbss
 8000644:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000648:	20000258 	.word	0x20000258

0800064c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800064c:	e7fe      	b.n	800064c <ADC1_2_IRQHandler>
	...

08000650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <HAL_Init+0x28>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_Init+0x28>)
 800065a:	f043 0310 	orr.w	r3, r3, #16
 800065e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f92b 	bl	80008bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000666:	200f      	movs	r0, #15
 8000668:	f000 f808 	bl	800067c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800066c:	f7ff febc 	bl	80003e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_InitTick+0x54>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x58>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000692:	fbb3 f3f1 	udiv	r3, r3, r1
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f935 	bl	800090a <HAL_SYSTICK_Config>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e00e      	b.n	80006c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b0f      	cmp	r3, #15
 80006ae:	d80a      	bhi.n	80006c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006b8:	f000 f90b 	bl	80008d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006bc:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <HAL_InitTick+0x5c>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006c2:	2300      	movs	r3, #0
 80006c4:	e000      	b.n	80006c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000008 	.word	0x20000008
 80006d8:	20000004 	.word	0x20000004

080006dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <HAL_IncTick+0x1c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <HAL_IncTick+0x20>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	4a03      	ldr	r2, [pc, #12]	; (80006fc <HAL_IncTick+0x20>)
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	20000008 	.word	0x20000008
 80006fc:	2000010c 	.word	0x2000010c

08000700 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return uwTick;
 8000704:	4b02      	ldr	r3, [pc, #8]	; (8000710 <HAL_GetTick+0x10>)
 8000706:	681b      	ldr	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	2000010c 	.word	0x2000010c

08000714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800071c:	f7ff fff0 	bl	8000700 <HAL_GetTick>
 8000720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800072c:	d005      	beq.n	800073a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <HAL_Delay+0x44>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	461a      	mov	r2, r3
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	4413      	add	r3, r2
 8000738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800073a:	bf00      	nop
 800073c:	f7ff ffe0 	bl	8000700 <HAL_GetTick>
 8000740:	4602      	mov	r2, r0
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	429a      	cmp	r2, r3
 800074a:	d8f7      	bhi.n	800073c <HAL_Delay+0x28>
  {
  }
}
 800074c:	bf00      	nop
 800074e:	bf00      	nop
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000008 	.word	0x20000008

0800075c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f003 0307 	and.w	r3, r3, #7
 800076a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <__NVIC_SetPriorityGrouping+0x44>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000772:	68ba      	ldr	r2, [r7, #8]
 8000774:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000778:	4013      	ands	r3, r2
 800077a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800078c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800078e:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	60d3      	str	r3, [r2, #12]
}
 8000794:	bf00      	nop
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <__NVIC_GetPriorityGrouping+0x18>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	0a1b      	lsrs	r3, r3, #8
 80007ae:	f003 0307 	and.w	r3, r3, #7
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	db0a      	blt.n	80007ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	490c      	ldr	r1, [pc, #48]	; (800080c <__NVIC_SetPriority+0x4c>)
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	0112      	lsls	r2, r2, #4
 80007e0:	b2d2      	uxtb	r2, r2
 80007e2:	440b      	add	r3, r1
 80007e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e8:	e00a      	b.n	8000800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4908      	ldr	r1, [pc, #32]	; (8000810 <__NVIC_SetPriority+0x50>)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	f003 030f 	and.w	r3, r3, #15
 80007f6:	3b04      	subs	r3, #4
 80007f8:	0112      	lsls	r2, r2, #4
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	440b      	add	r3, r1
 80007fe:	761a      	strb	r2, [r3, #24]
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	e000e100 	.word	0xe000e100
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	60f8      	str	r0, [r7, #12]
 800081c:	60b9      	str	r1, [r7, #8]
 800081e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	f003 0307 	and.w	r3, r3, #7
 8000826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	f1c3 0307 	rsb	r3, r3, #7
 800082e:	2b04      	cmp	r3, #4
 8000830:	bf28      	it	cs
 8000832:	2304      	movcs	r3, #4
 8000834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	3304      	adds	r3, #4
 800083a:	2b06      	cmp	r3, #6
 800083c:	d902      	bls.n	8000844 <NVIC_EncodePriority+0x30>
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3b03      	subs	r3, #3
 8000842:	e000      	b.n	8000846 <NVIC_EncodePriority+0x32>
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000848:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	43da      	mvns	r2, r3
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	401a      	ands	r2, r3
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800085c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	fa01 f303 	lsl.w	r3, r1, r3
 8000866:	43d9      	mvns	r1, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086c:	4313      	orrs	r3, r2
         );
}
 800086e:	4618      	mov	r0, r3
 8000870:	3724      	adds	r7, #36	; 0x24
 8000872:	46bd      	mov	sp, r7
 8000874:	bc80      	pop	{r7}
 8000876:	4770      	bx	lr

08000878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3b01      	subs	r3, #1
 8000884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000888:	d301      	bcc.n	800088e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800088a:	2301      	movs	r3, #1
 800088c:	e00f      	b.n	80008ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800088e:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <SysTick_Config+0x40>)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3b01      	subs	r3, #1
 8000894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000896:	210f      	movs	r1, #15
 8000898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800089c:	f7ff ff90 	bl	80007c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <SysTick_Config+0x40>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008a6:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <SysTick_Config+0x40>)
 80008a8:	2207      	movs	r2, #7
 80008aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	e000e010 	.word	0xe000e010

080008bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff ff49 	bl	800075c <__NVIC_SetPriorityGrouping>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b086      	sub	sp, #24
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	60b9      	str	r1, [r7, #8]
 80008dc:	607a      	str	r2, [r7, #4]
 80008de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008e4:	f7ff ff5e 	bl	80007a4 <__NVIC_GetPriorityGrouping>
 80008e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	68b9      	ldr	r1, [r7, #8]
 80008ee:	6978      	ldr	r0, [r7, #20]
 80008f0:	f7ff ff90 	bl	8000814 <NVIC_EncodePriority>
 80008f4:	4602      	mov	r2, r0
 80008f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008fa:	4611      	mov	r1, r2
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff5f 	bl	80007c0 <__NVIC_SetPriority>
}
 8000902:	bf00      	nop
 8000904:	3718      	adds	r7, #24
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b082      	sub	sp, #8
 800090e:	af00      	add	r7, sp, #0
 8000910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f7ff ffb0 	bl	8000878 <SysTick_Config>
 8000918:	4603      	mov	r3, r0
}
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000924:	b480      	push	{r7}
 8000926:	b08b      	sub	sp, #44	; 0x2c
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000932:	2300      	movs	r3, #0
 8000934:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000936:	e169      	b.n	8000c0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000938:	2201      	movs	r2, #1
 800093a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093c:	fa02 f303 	lsl.w	r3, r2, r3
 8000940:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	69fa      	ldr	r2, [r7, #28]
 8000948:	4013      	ands	r3, r2
 800094a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800094c:	69ba      	ldr	r2, [r7, #24]
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	429a      	cmp	r2, r3
 8000952:	f040 8158 	bne.w	8000c06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	4a9a      	ldr	r2, [pc, #616]	; (8000bc4 <HAL_GPIO_Init+0x2a0>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d05e      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
 8000960:	4a98      	ldr	r2, [pc, #608]	; (8000bc4 <HAL_GPIO_Init+0x2a0>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d875      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 8000966:	4a98      	ldr	r2, [pc, #608]	; (8000bc8 <HAL_GPIO_Init+0x2a4>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d058      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
 800096c:	4a96      	ldr	r2, [pc, #600]	; (8000bc8 <HAL_GPIO_Init+0x2a4>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d86f      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 8000972:	4a96      	ldr	r2, [pc, #600]	; (8000bcc <HAL_GPIO_Init+0x2a8>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d052      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
 8000978:	4a94      	ldr	r2, [pc, #592]	; (8000bcc <HAL_GPIO_Init+0x2a8>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d869      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 800097e:	4a94      	ldr	r2, [pc, #592]	; (8000bd0 <HAL_GPIO_Init+0x2ac>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d04c      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
 8000984:	4a92      	ldr	r2, [pc, #584]	; (8000bd0 <HAL_GPIO_Init+0x2ac>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d863      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 800098a:	4a92      	ldr	r2, [pc, #584]	; (8000bd4 <HAL_GPIO_Init+0x2b0>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d046      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
 8000990:	4a90      	ldr	r2, [pc, #576]	; (8000bd4 <HAL_GPIO_Init+0x2b0>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d85d      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 8000996:	2b12      	cmp	r3, #18
 8000998:	d82a      	bhi.n	80009f0 <HAL_GPIO_Init+0xcc>
 800099a:	2b12      	cmp	r3, #18
 800099c:	d859      	bhi.n	8000a52 <HAL_GPIO_Init+0x12e>
 800099e:	a201      	add	r2, pc, #4	; (adr r2, 80009a4 <HAL_GPIO_Init+0x80>)
 80009a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a4:	08000a1f 	.word	0x08000a1f
 80009a8:	080009f9 	.word	0x080009f9
 80009ac:	08000a0b 	.word	0x08000a0b
 80009b0:	08000a4d 	.word	0x08000a4d
 80009b4:	08000a53 	.word	0x08000a53
 80009b8:	08000a53 	.word	0x08000a53
 80009bc:	08000a53 	.word	0x08000a53
 80009c0:	08000a53 	.word	0x08000a53
 80009c4:	08000a53 	.word	0x08000a53
 80009c8:	08000a53 	.word	0x08000a53
 80009cc:	08000a53 	.word	0x08000a53
 80009d0:	08000a53 	.word	0x08000a53
 80009d4:	08000a53 	.word	0x08000a53
 80009d8:	08000a53 	.word	0x08000a53
 80009dc:	08000a53 	.word	0x08000a53
 80009e0:	08000a53 	.word	0x08000a53
 80009e4:	08000a53 	.word	0x08000a53
 80009e8:	08000a01 	.word	0x08000a01
 80009ec:	08000a15 	.word	0x08000a15
 80009f0:	4a79      	ldr	r2, [pc, #484]	; (8000bd8 <HAL_GPIO_Init+0x2b4>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d013      	beq.n	8000a1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009f6:	e02c      	b.n	8000a52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	623b      	str	r3, [r7, #32]
          break;
 80009fe:	e029      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	3304      	adds	r3, #4
 8000a06:	623b      	str	r3, [r7, #32]
          break;
 8000a08:	e024      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	68db      	ldr	r3, [r3, #12]
 8000a0e:	3308      	adds	r3, #8
 8000a10:	623b      	str	r3, [r7, #32]
          break;
 8000a12:	e01f      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	330c      	adds	r3, #12
 8000a1a:	623b      	str	r3, [r7, #32]
          break;
 8000a1c:	e01a      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d102      	bne.n	8000a2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a26:	2304      	movs	r3, #4
 8000a28:	623b      	str	r3, [r7, #32]
          break;
 8000a2a:	e013      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d105      	bne.n	8000a40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a34:	2308      	movs	r3, #8
 8000a36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	69fa      	ldr	r2, [r7, #28]
 8000a3c:	611a      	str	r2, [r3, #16]
          break;
 8000a3e:	e009      	b.n	8000a54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a40:	2308      	movs	r3, #8
 8000a42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	69fa      	ldr	r2, [r7, #28]
 8000a48:	615a      	str	r2, [r3, #20]
          break;
 8000a4a:	e003      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	623b      	str	r3, [r7, #32]
          break;
 8000a50:	e000      	b.n	8000a54 <HAL_GPIO_Init+0x130>
          break;
 8000a52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a54:	69bb      	ldr	r3, [r7, #24]
 8000a56:	2bff      	cmp	r3, #255	; 0xff
 8000a58:	d801      	bhi.n	8000a5e <HAL_GPIO_Init+0x13a>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	e001      	b.n	8000a62 <HAL_GPIO_Init+0x13e>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	3304      	adds	r3, #4
 8000a62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	2bff      	cmp	r3, #255	; 0xff
 8000a68:	d802      	bhi.n	8000a70 <HAL_GPIO_Init+0x14c>
 8000a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	e002      	b.n	8000a76 <HAL_GPIO_Init+0x152>
 8000a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a72:	3b08      	subs	r3, #8
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	210f      	movs	r1, #15
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	fa01 f303 	lsl.w	r3, r1, r3
 8000a84:	43db      	mvns	r3, r3
 8000a86:	401a      	ands	r2, r3
 8000a88:	6a39      	ldr	r1, [r7, #32]
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a90:	431a      	orrs	r2, r3
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f000 80b1 	beq.w	8000c06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000aa4:	4b4d      	ldr	r3, [pc, #308]	; (8000bdc <HAL_GPIO_Init+0x2b8>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	4a4c      	ldr	r2, [pc, #304]	; (8000bdc <HAL_GPIO_Init+0x2b8>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6193      	str	r3, [r2, #24]
 8000ab0:	4b4a      	ldr	r3, [pc, #296]	; (8000bdc <HAL_GPIO_Init+0x2b8>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000abc:	4a48      	ldr	r2, [pc, #288]	; (8000be0 <HAL_GPIO_Init+0x2bc>)
 8000abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac0:	089b      	lsrs	r3, r3, #2
 8000ac2:	3302      	adds	r3, #2
 8000ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	f003 0303 	and.w	r3, r3, #3
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	220f      	movs	r2, #15
 8000ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	68fa      	ldr	r2, [r7, #12]
 8000adc:	4013      	ands	r3, r2
 8000ade:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a40      	ldr	r2, [pc, #256]	; (8000be4 <HAL_GPIO_Init+0x2c0>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d013      	beq.n	8000b10 <HAL_GPIO_Init+0x1ec>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a3f      	ldr	r2, [pc, #252]	; (8000be8 <HAL_GPIO_Init+0x2c4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d00d      	beq.n	8000b0c <HAL_GPIO_Init+0x1e8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a3e      	ldr	r2, [pc, #248]	; (8000bec <HAL_GPIO_Init+0x2c8>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d007      	beq.n	8000b08 <HAL_GPIO_Init+0x1e4>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4a3d      	ldr	r2, [pc, #244]	; (8000bf0 <HAL_GPIO_Init+0x2cc>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d101      	bne.n	8000b04 <HAL_GPIO_Init+0x1e0>
 8000b00:	2303      	movs	r3, #3
 8000b02:	e006      	b.n	8000b12 <HAL_GPIO_Init+0x1ee>
 8000b04:	2304      	movs	r3, #4
 8000b06:	e004      	b.n	8000b12 <HAL_GPIO_Init+0x1ee>
 8000b08:	2302      	movs	r3, #2
 8000b0a:	e002      	b.n	8000b12 <HAL_GPIO_Init+0x1ee>
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	e000      	b.n	8000b12 <HAL_GPIO_Init+0x1ee>
 8000b10:	2300      	movs	r3, #0
 8000b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b14:	f002 0203 	and.w	r2, r2, #3
 8000b18:	0092      	lsls	r2, r2, #2
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	68fa      	ldr	r2, [r7, #12]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b22:	492f      	ldr	r1, [pc, #188]	; (8000be0 <HAL_GPIO_Init+0x2bc>)
 8000b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b26:	089b      	lsrs	r3, r3, #2
 8000b28:	3302      	adds	r3, #2
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d006      	beq.n	8000b4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b3c:	4b2d      	ldr	r3, [pc, #180]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b3e:	689a      	ldr	r2, [r3, #8]
 8000b40:	492c      	ldr	r1, [pc, #176]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	608b      	str	r3, [r1, #8]
 8000b48:	e006      	b.n	8000b58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b4c:	689a      	ldr	r2, [r3, #8]
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	43db      	mvns	r3, r3
 8000b52:	4928      	ldr	r1, [pc, #160]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b54:	4013      	ands	r3, r2
 8000b56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d006      	beq.n	8000b72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b64:	4b23      	ldr	r3, [pc, #140]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b66:	68da      	ldr	r2, [r3, #12]
 8000b68:	4922      	ldr	r1, [pc, #136]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b6a:	69bb      	ldr	r3, [r7, #24]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	60cb      	str	r3, [r1, #12]
 8000b70:	e006      	b.n	8000b80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b72:	4b20      	ldr	r3, [pc, #128]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b74:	68da      	ldr	r2, [r3, #12]
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	491e      	ldr	r1, [pc, #120]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d006      	beq.n	8000b9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b8c:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	4918      	ldr	r1, [pc, #96]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	604b      	str	r3, [r1, #4]
 8000b98:	e006      	b.n	8000ba8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b9a:	4b16      	ldr	r3, [pc, #88]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000b9c:	685a      	ldr	r2, [r3, #4]
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	4914      	ldr	r1, [pc, #80]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d021      	beq.n	8000bf8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	490e      	ldr	r1, [pc, #56]	; (8000bf4 <HAL_GPIO_Init+0x2d0>)
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	600b      	str	r3, [r1, #0]
 8000bc0:	e021      	b.n	8000c06 <HAL_GPIO_Init+0x2e2>
 8000bc2:	bf00      	nop
 8000bc4:	10320000 	.word	0x10320000
 8000bc8:	10310000 	.word	0x10310000
 8000bcc:	10220000 	.word	0x10220000
 8000bd0:	10210000 	.word	0x10210000
 8000bd4:	10120000 	.word	0x10120000
 8000bd8:	10110000 	.word	0x10110000
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40010000 	.word	0x40010000
 8000be4:	40010800 	.word	0x40010800
 8000be8:	40010c00 	.word	0x40010c00
 8000bec:	40011000 	.word	0x40011000
 8000bf0:	40011400 	.word	0x40011400
 8000bf4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <HAL_GPIO_Init+0x304>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	4909      	ldr	r1, [pc, #36]	; (8000c28 <HAL_GPIO_Init+0x304>)
 8000c02:	4013      	ands	r3, r2
 8000c04:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	3301      	adds	r3, #1
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c12:	fa22 f303 	lsr.w	r3, r2, r3
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f47f ae8e 	bne.w	8000938 <HAL_GPIO_Init+0x14>
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	372c      	adds	r7, #44	; 0x2c
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr
 8000c28:	40010400 	.word	0x40010400

08000c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	807b      	strh	r3, [r7, #2]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c3c:	787b      	ldrb	r3, [r7, #1]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d003      	beq.n	8000c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c42:	887a      	ldrh	r2, [r7, #2]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c48:	e003      	b.n	8000c52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c4a:	887b      	ldrh	r3, [r7, #2]
 8000c4c:	041a      	lsls	r2, r3, #16
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	611a      	str	r2, [r3, #16]
}
 8000c52:	bf00      	nop
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bc80      	pop	{r7}
 8000c5a:	4770      	bx	lr

08000c5c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	460b      	mov	r3, r1
 8000c66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c6e:	887a      	ldrh	r2, [r7, #2]
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4013      	ands	r3, r2
 8000c74:	041a      	lsls	r2, r3, #16
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	43d9      	mvns	r1, r3
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	400b      	ands	r3, r1
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	611a      	str	r2, [r3, #16]
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bc80      	pop	{r7}
 8000c8c:	4770      	bx	lr
	...

08000c90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d101      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e272      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0301 	and.w	r3, r3, #1
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	f000 8087 	beq.w	8000dbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cb0:	4b92      	ldr	r3, [pc, #584]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 030c 	and.w	r3, r3, #12
 8000cb8:	2b04      	cmp	r3, #4
 8000cba:	d00c      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cbc:	4b8f      	ldr	r3, [pc, #572]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f003 030c 	and.w	r3, r3, #12
 8000cc4:	2b08      	cmp	r3, #8
 8000cc6:	d112      	bne.n	8000cee <HAL_RCC_OscConfig+0x5e>
 8000cc8:	4b8c      	ldr	r3, [pc, #560]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd4:	d10b      	bne.n	8000cee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd6:	4b89      	ldr	r3, [pc, #548]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d06c      	beq.n	8000dbc <HAL_RCC_OscConfig+0x12c>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d168      	bne.n	8000dbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e24c      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cf6:	d106      	bne.n	8000d06 <HAL_RCC_OscConfig+0x76>
 8000cf8:	4b80      	ldr	r3, [pc, #512]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a7f      	ldr	r2, [pc, #508]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	e02e      	b.n	8000d64 <HAL_RCC_OscConfig+0xd4>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d10c      	bne.n	8000d28 <HAL_RCC_OscConfig+0x98>
 8000d0e:	4b7b      	ldr	r3, [pc, #492]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a7a      	ldr	r2, [pc, #488]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d18:	6013      	str	r3, [r2, #0]
 8000d1a:	4b78      	ldr	r3, [pc, #480]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a77      	ldr	r2, [pc, #476]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d24:	6013      	str	r3, [r2, #0]
 8000d26:	e01d      	b.n	8000d64 <HAL_RCC_OscConfig+0xd4>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d30:	d10c      	bne.n	8000d4c <HAL_RCC_OscConfig+0xbc>
 8000d32:	4b72      	ldr	r3, [pc, #456]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a71      	ldr	r2, [pc, #452]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d3c:	6013      	str	r3, [r2, #0]
 8000d3e:	4b6f      	ldr	r3, [pc, #444]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a6e      	ldr	r2, [pc, #440]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d48:	6013      	str	r3, [r2, #0]
 8000d4a:	e00b      	b.n	8000d64 <HAL_RCC_OscConfig+0xd4>
 8000d4c:	4b6b      	ldr	r3, [pc, #428]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a6a      	ldr	r2, [pc, #424]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d56:	6013      	str	r3, [r2, #0]
 8000d58:	4b68      	ldr	r3, [pc, #416]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a67      	ldr	r2, [pc, #412]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d013      	beq.n	8000d94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fcc8 	bl	8000700 <HAL_GetTick>
 8000d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d72:	e008      	b.n	8000d86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d74:	f7ff fcc4 	bl	8000700 <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b64      	cmp	r3, #100	; 0x64
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e200      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d86:	4b5d      	ldr	r3, [pc, #372]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0f0      	beq.n	8000d74 <HAL_RCC_OscConfig+0xe4>
 8000d92:	e014      	b.n	8000dbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d94:	f7ff fcb4 	bl	8000700 <HAL_GetTick>
 8000d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d9a:	e008      	b.n	8000dae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d9c:	f7ff fcb0 	bl	8000700 <HAL_GetTick>
 8000da0:	4602      	mov	r2, r0
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	2b64      	cmp	r3, #100	; 0x64
 8000da8:	d901      	bls.n	8000dae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000daa:	2303      	movs	r3, #3
 8000dac:	e1ec      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dae:	4b53      	ldr	r3, [pc, #332]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1f0      	bne.n	8000d9c <HAL_RCC_OscConfig+0x10c>
 8000dba:	e000      	b.n	8000dbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d063      	beq.n	8000e92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dca:	4b4c      	ldr	r3, [pc, #304]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 030c 	and.w	r3, r3, #12
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d00b      	beq.n	8000dee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dd6:	4b49      	ldr	r3, [pc, #292]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f003 030c 	and.w	r3, r3, #12
 8000dde:	2b08      	cmp	r3, #8
 8000de0:	d11c      	bne.n	8000e1c <HAL_RCC_OscConfig+0x18c>
 8000de2:	4b46      	ldr	r3, [pc, #280]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d116      	bne.n	8000e1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dee:	4b43      	ldr	r3, [pc, #268]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d005      	beq.n	8000e06 <HAL_RCC_OscConfig+0x176>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	691b      	ldr	r3, [r3, #16]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d001      	beq.n	8000e06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e1c0      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e06:	4b3d      	ldr	r3, [pc, #244]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	4939      	ldr	r1, [pc, #228]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e16:	4313      	orrs	r3, r2
 8000e18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e1a:	e03a      	b.n	8000e92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d020      	beq.n	8000e66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e24:	4b36      	ldr	r3, [pc, #216]	; (8000f00 <HAL_RCC_OscConfig+0x270>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e2a:	f7ff fc69 	bl	8000700 <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e30:	e008      	b.n	8000e44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e32:	f7ff fc65 	bl	8000700 <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d901      	bls.n	8000e44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e1a1      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e44:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 0302 	and.w	r3, r3, #2
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d0f0      	beq.n	8000e32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e50:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	695b      	ldr	r3, [r3, #20]
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	4927      	ldr	r1, [pc, #156]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e60:	4313      	orrs	r3, r2
 8000e62:	600b      	str	r3, [r1, #0]
 8000e64:	e015      	b.n	8000e92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e66:	4b26      	ldr	r3, [pc, #152]	; (8000f00 <HAL_RCC_OscConfig+0x270>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6c:	f7ff fc48 	bl	8000700 <HAL_GetTick>
 8000e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e72:	e008      	b.n	8000e86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e74:	f7ff fc44 	bl	8000700 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	2b02      	cmp	r3, #2
 8000e80:	d901      	bls.n	8000e86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e82:	2303      	movs	r3, #3
 8000e84:	e180      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e86:	4b1d      	ldr	r3, [pc, #116]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f0      	bne.n	8000e74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f003 0308 	and.w	r3, r3, #8
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d03a      	beq.n	8000f14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d019      	beq.n	8000eda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ea6:	4b17      	ldr	r3, [pc, #92]	; (8000f04 <HAL_RCC_OscConfig+0x274>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eac:	f7ff fc28 	bl	8000700 <HAL_GetTick>
 8000eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb2:	e008      	b.n	8000ec6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eb4:	f7ff fc24 	bl	8000700 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d901      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	e160      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d0f0      	beq.n	8000eb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f000 face 	bl	8001474 <RCC_Delay>
 8000ed8:	e01c      	b.n	8000f14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eda:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <HAL_RCC_OscConfig+0x274>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fc0e 	bl	8000700 <HAL_GetTick>
 8000ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee6:	e00f      	b.n	8000f08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ee8:	f7ff fc0a 	bl	8000700 <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d908      	bls.n	8000f08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e146      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
 8000efa:	bf00      	nop
 8000efc:	40021000 	.word	0x40021000
 8000f00:	42420000 	.word	0x42420000
 8000f04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f08:	4b92      	ldr	r3, [pc, #584]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1e9      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0304 	and.w	r3, r3, #4
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	f000 80a6 	beq.w	800106e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f22:	2300      	movs	r3, #0
 8000f24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f26:	4b8b      	ldr	r3, [pc, #556]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10d      	bne.n	8000f4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f32:	4b88      	ldr	r3, [pc, #544]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	4a87      	ldr	r2, [pc, #540]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f3c:	61d3      	str	r3, [r2, #28]
 8000f3e:	4b85      	ldr	r3, [pc, #532]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f4e:	4b82      	ldr	r3, [pc, #520]	; (8001158 <HAL_RCC_OscConfig+0x4c8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d118      	bne.n	8000f8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f5a:	4b7f      	ldr	r3, [pc, #508]	; (8001158 <HAL_RCC_OscConfig+0x4c8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a7e      	ldr	r2, [pc, #504]	; (8001158 <HAL_RCC_OscConfig+0x4c8>)
 8000f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f66:	f7ff fbcb 	bl	8000700 <HAL_GetTick>
 8000f6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6c:	e008      	b.n	8000f80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f6e:	f7ff fbc7 	bl	8000700 <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b64      	cmp	r3, #100	; 0x64
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e103      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f80:	4b75      	ldr	r3, [pc, #468]	; (8001158 <HAL_RCC_OscConfig+0x4c8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0f0      	beq.n	8000f6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d106      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x312>
 8000f94:	4b6f      	ldr	r3, [pc, #444]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	4a6e      	ldr	r2, [pc, #440]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6213      	str	r3, [r2, #32]
 8000fa0:	e02d      	b.n	8000ffe <HAL_RCC_OscConfig+0x36e>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d10c      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x334>
 8000faa:	4b6a      	ldr	r3, [pc, #424]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fac:	6a1b      	ldr	r3, [r3, #32]
 8000fae:	4a69      	ldr	r2, [pc, #420]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fb0:	f023 0301 	bic.w	r3, r3, #1
 8000fb4:	6213      	str	r3, [r2, #32]
 8000fb6:	4b67      	ldr	r3, [pc, #412]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fb8:	6a1b      	ldr	r3, [r3, #32]
 8000fba:	4a66      	ldr	r2, [pc, #408]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fbc:	f023 0304 	bic.w	r3, r3, #4
 8000fc0:	6213      	str	r3, [r2, #32]
 8000fc2:	e01c      	b.n	8000ffe <HAL_RCC_OscConfig+0x36e>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	2b05      	cmp	r3, #5
 8000fca:	d10c      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x356>
 8000fcc:	4b61      	ldr	r3, [pc, #388]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	4a60      	ldr	r2, [pc, #384]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	f043 0304 	orr.w	r3, r3, #4
 8000fd6:	6213      	str	r3, [r2, #32]
 8000fd8:	4b5e      	ldr	r3, [pc, #376]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	4a5d      	ldr	r2, [pc, #372]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6213      	str	r3, [r2, #32]
 8000fe4:	e00b      	b.n	8000ffe <HAL_RCC_OscConfig+0x36e>
 8000fe6:	4b5b      	ldr	r3, [pc, #364]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	6a1b      	ldr	r3, [r3, #32]
 8000fea:	4a5a      	ldr	r2, [pc, #360]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	f023 0301 	bic.w	r3, r3, #1
 8000ff0:	6213      	str	r3, [r2, #32]
 8000ff2:	4b58      	ldr	r3, [pc, #352]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	4a57      	ldr	r2, [pc, #348]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	f023 0304 	bic.w	r3, r3, #4
 8000ffc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d015      	beq.n	8001032 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001006:	f7ff fb7b 	bl	8000700 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800100c:	e00a      	b.n	8001024 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800100e:	f7ff fb77 	bl	8000700 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	f241 3288 	movw	r2, #5000	; 0x1388
 800101c:	4293      	cmp	r3, r2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e0b1      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001024:	4b4b      	ldr	r3, [pc, #300]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	f003 0302 	and.w	r3, r3, #2
 800102c:	2b00      	cmp	r3, #0
 800102e:	d0ee      	beq.n	800100e <HAL_RCC_OscConfig+0x37e>
 8001030:	e014      	b.n	800105c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001032:	f7ff fb65 	bl	8000700 <HAL_GetTick>
 8001036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001038:	e00a      	b.n	8001050 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800103a:	f7ff fb61 	bl	8000700 <HAL_GetTick>
 800103e:	4602      	mov	r2, r0
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	f241 3288 	movw	r2, #5000	; 0x1388
 8001048:	4293      	cmp	r3, r2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e09b      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001050:	4b40      	ldr	r3, [pc, #256]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	f003 0302 	and.w	r3, r3, #2
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1ee      	bne.n	800103a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800105c:	7dfb      	ldrb	r3, [r7, #23]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d105      	bne.n	800106e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001062:	4b3c      	ldr	r3, [pc, #240]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	4a3b      	ldr	r2, [pc, #236]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 8001068:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800106c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	69db      	ldr	r3, [r3, #28]
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 8087 	beq.w	8001186 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001078:	4b36      	ldr	r3, [pc, #216]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 030c 	and.w	r3, r3, #12
 8001080:	2b08      	cmp	r3, #8
 8001082:	d061      	beq.n	8001148 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d146      	bne.n	800111a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800108c:	4b33      	ldr	r3, [pc, #204]	; (800115c <HAL_RCC_OscConfig+0x4cc>)
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001092:	f7ff fb35 	bl	8000700 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109a:	f7ff fb31 	bl	8000700 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e06d      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ac:	4b29      	ldr	r3, [pc, #164]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1f0      	bne.n	800109a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c0:	d108      	bne.n	80010d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010c2:	4b24      	ldr	r3, [pc, #144]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	4921      	ldr	r1, [pc, #132]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a19      	ldr	r1, [r3, #32]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e4:	430b      	orrs	r3, r1
 80010e6:	491b      	ldr	r1, [pc, #108]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 80010e8:	4313      	orrs	r3, r2
 80010ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <HAL_RCC_OscConfig+0x4cc>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f2:	f7ff fb05 	bl	8000700 <HAL_GetTick>
 80010f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010f8:	e008      	b.n	800110c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff fb01 	bl	8000700 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e03d      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0f0      	beq.n	80010fa <HAL_RCC_OscConfig+0x46a>
 8001118:	e035      	b.n	8001186 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <HAL_RCC_OscConfig+0x4cc>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001120:	f7ff faee 	bl	8000700 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001128:	f7ff faea 	bl	8000700 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e026      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x498>
 8001146:	e01e      	b.n	8001186 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	69db      	ldr	r3, [r3, #28]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d107      	bne.n	8001160 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e019      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
 8001154:	40021000 	.word	0x40021000
 8001158:	40007000 	.word	0x40007000
 800115c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001160:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <HAL_RCC_OscConfig+0x500>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a1b      	ldr	r3, [r3, #32]
 8001170:	429a      	cmp	r2, r3
 8001172:	d106      	bne.n	8001182 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800117e:	429a      	cmp	r2, r3
 8001180:	d001      	beq.n	8001186 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021000 	.word	0x40021000

08001194 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e0d0      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011a8:	4b6a      	ldr	r3, [pc, #424]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0307 	and.w	r3, r3, #7
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d910      	bls.n	80011d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011b6:	4b67      	ldr	r3, [pc, #412]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f023 0207 	bic.w	r2, r3, #7
 80011be:	4965      	ldr	r1, [pc, #404]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c6:	4b63      	ldr	r3, [pc, #396]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d001      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e0b8      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d020      	beq.n	8001226 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d005      	beq.n	80011fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011f0:	4b59      	ldr	r3, [pc, #356]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4a58      	ldr	r2, [pc, #352]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 80011f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80011fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0308 	and.w	r3, r3, #8
 8001204:	2b00      	cmp	r3, #0
 8001206:	d005      	beq.n	8001214 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001208:	4b53      	ldr	r3, [pc, #332]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	4a52      	ldr	r2, [pc, #328]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 800120e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001212:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001214:	4b50      	ldr	r3, [pc, #320]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	494d      	ldr	r1, [pc, #308]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	4313      	orrs	r3, r2
 8001224:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	2b00      	cmp	r3, #0
 8001230:	d040      	beq.n	80012b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d107      	bne.n	800124a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123a:	4b47      	ldr	r3, [pc, #284]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d115      	bne.n	8001272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e07f      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	2b02      	cmp	r3, #2
 8001250:	d107      	bne.n	8001262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001252:	4b41      	ldr	r3, [pc, #260]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d109      	bne.n	8001272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e073      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001262:	4b3d      	ldr	r3, [pc, #244]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e06b      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001272:	4b39      	ldr	r3, [pc, #228]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f023 0203 	bic.w	r2, r3, #3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	4936      	ldr	r1, [pc, #216]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001280:	4313      	orrs	r3, r2
 8001282:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001284:	f7ff fa3c 	bl	8000700 <HAL_GetTick>
 8001288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128a:	e00a      	b.n	80012a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800128c:	f7ff fa38 	bl	8000700 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	f241 3288 	movw	r2, #5000	; 0x1388
 800129a:	4293      	cmp	r3, r2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e053      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012a2:	4b2d      	ldr	r3, [pc, #180]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f003 020c 	and.w	r2, r3, #12
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d1eb      	bne.n	800128c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012b4:	4b27      	ldr	r3, [pc, #156]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0307 	and.w	r3, r3, #7
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d210      	bcs.n	80012e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c2:	4b24      	ldr	r3, [pc, #144]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f023 0207 	bic.w	r2, r3, #7
 80012ca:	4922      	ldr	r1, [pc, #136]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d2:	4b20      	ldr	r3, [pc, #128]	; (8001354 <HAL_RCC_ClockConfig+0x1c0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0307 	and.w	r3, r3, #7
 80012da:	683a      	ldr	r2, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e032      	b.n	800134a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0304 	and.w	r3, r3, #4
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d008      	beq.n	8001302 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012f0:	4b19      	ldr	r3, [pc, #100]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	4916      	ldr	r1, [pc, #88]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0308 	and.w	r3, r3, #8
 800130a:	2b00      	cmp	r3, #0
 800130c:	d009      	beq.n	8001322 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	490e      	ldr	r1, [pc, #56]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 800131e:	4313      	orrs	r3, r2
 8001320:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001322:	f000 f821 	bl	8001368 <HAL_RCC_GetSysClockFreq>
 8001326:	4602      	mov	r2, r0
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	091b      	lsrs	r3, r3, #4
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	490a      	ldr	r1, [pc, #40]	; (800135c <HAL_RCC_ClockConfig+0x1c8>)
 8001334:	5ccb      	ldrb	r3, [r1, r3]
 8001336:	fa22 f303 	lsr.w	r3, r2, r3
 800133a:	4a09      	ldr	r2, [pc, #36]	; (8001360 <HAL_RCC_ClockConfig+0x1cc>)
 800133c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <HAL_RCC_ClockConfig+0x1d0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f99a 	bl	800067c <HAL_InitTick>

  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40022000 	.word	0x40022000
 8001358:	40021000 	.word	0x40021000
 800135c:	080024a8 	.word	0x080024a8
 8001360:	20000000 	.word	0x20000000
 8001364:	20000004 	.word	0x20000004

08001368 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b087      	sub	sp, #28
 800136c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001382:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <HAL_RCC_GetSysClockFreq+0x94>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b04      	cmp	r3, #4
 8001390:	d002      	beq.n	8001398 <HAL_RCC_GetSysClockFreq+0x30>
 8001392:	2b08      	cmp	r3, #8
 8001394:	d003      	beq.n	800139e <HAL_RCC_GetSysClockFreq+0x36>
 8001396:	e027      	b.n	80013e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001398:	4b19      	ldr	r3, [pc, #100]	; (8001400 <HAL_RCC_GetSysClockFreq+0x98>)
 800139a:	613b      	str	r3, [r7, #16]
      break;
 800139c:	e027      	b.n	80013ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	0c9b      	lsrs	r3, r3, #18
 80013a2:	f003 030f 	and.w	r3, r3, #15
 80013a6:	4a17      	ldr	r2, [pc, #92]	; (8001404 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013a8:	5cd3      	ldrb	r3, [r2, r3]
 80013aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d010      	beq.n	80013d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013b6:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_RCC_GetSysClockFreq+0x94>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	0c5b      	lsrs	r3, r3, #17
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	4a11      	ldr	r2, [pc, #68]	; (8001408 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a0d      	ldr	r2, [pc, #52]	; (8001400 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ca:	fb03 f202 	mul.w	r2, r3, r2
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e004      	b.n	80013e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a0c      	ldr	r2, [pc, #48]	; (800140c <HAL_RCC_GetSysClockFreq+0xa4>)
 80013dc:	fb02 f303 	mul.w	r3, r2, r3
 80013e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	613b      	str	r3, [r7, #16]
      break;
 80013e6:	e002      	b.n	80013ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ea:	613b      	str	r3, [r7, #16]
      break;
 80013ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013ee:	693b      	ldr	r3, [r7, #16]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	371c      	adds	r7, #28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40021000 	.word	0x40021000
 8001400:	007a1200 	.word	0x007a1200
 8001404:	080024c0 	.word	0x080024c0
 8001408:	080024d0 	.word	0x080024d0
 800140c:	003d0900 	.word	0x003d0900

08001410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <HAL_RCC_GetHCLKFreq+0x10>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	20000000 	.word	0x20000000

08001424 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001428:	f7ff fff2 	bl	8001410 <HAL_RCC_GetHCLKFreq>
 800142c:	4602      	mov	r2, r0
 800142e:	4b05      	ldr	r3, [pc, #20]	; (8001444 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	0a1b      	lsrs	r3, r3, #8
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	4903      	ldr	r1, [pc, #12]	; (8001448 <HAL_RCC_GetPCLK1Freq+0x24>)
 800143a:	5ccb      	ldrb	r3, [r1, r3]
 800143c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000
 8001448:	080024b8 	.word	0x080024b8

0800144c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001450:	f7ff ffde 	bl	8001410 <HAL_RCC_GetHCLKFreq>
 8001454:	4602      	mov	r2, r0
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	0adb      	lsrs	r3, r3, #11
 800145c:	f003 0307 	and.w	r3, r3, #7
 8001460:	4903      	ldr	r1, [pc, #12]	; (8001470 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001462:	5ccb      	ldrb	r3, [r1, r3]
 8001464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001468:	4618      	mov	r0, r3
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40021000 	.word	0x40021000
 8001470:	080024b8 	.word	0x080024b8

08001474 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800147c:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <RCC_Delay+0x34>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a0a      	ldr	r2, [pc, #40]	; (80014ac <RCC_Delay+0x38>)
 8001482:	fba2 2303 	umull	r2, r3, r2, r3
 8001486:	0a5b      	lsrs	r3, r3, #9
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	fb02 f303 	mul.w	r3, r2, r3
 800148e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001490:	bf00      	nop
  }
  while (Delay --);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	1e5a      	subs	r2, r3, #1
 8001496:	60fa      	str	r2, [r7, #12]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f9      	bne.n	8001490 <RCC_Delay+0x1c>
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	20000000 	.word	0x20000000
 80014ac:	10624dd3 	.word	0x10624dd3

080014b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e093      	b.n	80015ec <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d106      	bne.n	80014de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7fe ffa7 	bl	800042c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2202      	movs	r2, #2
 80014e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80014f4:	f023 0307 	bic.w	r3, r3, #7
 80014f8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3304      	adds	r3, #4
 8001502:	4619      	mov	r1, r3
 8001504:	4610      	mov	r0, r2
 8001506:	f000 f875 	bl	80015f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	4313      	orrs	r3, r2
 800152a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001532:	f023 0303 	bic.w	r3, r3, #3
 8001536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	4313      	orrs	r3, r2
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001550:	f023 030c 	bic.w	r3, r3, #12
 8001554:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800155c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001560:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	68da      	ldr	r2, [r3, #12]
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	4313      	orrs	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	011a      	lsls	r2, r3, #4
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	031b      	lsls	r3, r3, #12
 8001580:	4313      	orrs	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800158e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	695b      	ldr	r3, [r3, #20]
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	4313      	orrs	r3, r2
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	4313      	orrs	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2201      	movs	r2, #1
 80015c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4a29      	ldr	r2, [pc, #164]	; (80016ac <TIM_Base_SetConfig+0xb8>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d00b      	beq.n	8001624 <TIM_Base_SetConfig+0x30>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001612:	d007      	beq.n	8001624 <TIM_Base_SetConfig+0x30>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a26      	ldr	r2, [pc, #152]	; (80016b0 <TIM_Base_SetConfig+0xbc>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d003      	beq.n	8001624 <TIM_Base_SetConfig+0x30>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a25      	ldr	r2, [pc, #148]	; (80016b4 <TIM_Base_SetConfig+0xc0>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d108      	bne.n	8001636 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800162a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	4313      	orrs	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <TIM_Base_SetConfig+0xb8>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d00b      	beq.n	8001656 <TIM_Base_SetConfig+0x62>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001644:	d007      	beq.n	8001656 <TIM_Base_SetConfig+0x62>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a19      	ldr	r2, [pc, #100]	; (80016b0 <TIM_Base_SetConfig+0xbc>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d003      	beq.n	8001656 <TIM_Base_SetConfig+0x62>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a18      	ldr	r2, [pc, #96]	; (80016b4 <TIM_Base_SetConfig+0xc0>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d108      	bne.n	8001668 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800165c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4313      	orrs	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a07      	ldr	r2, [pc, #28]	; (80016ac <TIM_Base_SetConfig+0xb8>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d103      	bne.n	800169c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	691a      	ldr	r2, [r3, #16]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	615a      	str	r2, [r3, #20]
}
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	40012c00 	.word	0x40012c00
 80016b0:	40000400 	.word	0x40000400
 80016b4:	40000800 	.word	0x40000800

080016b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80016cc:	2302      	movs	r3, #2
 80016ce:	e046      	b.n	800175e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2202      	movs	r2, #2
 80016dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	4313      	orrs	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a16      	ldr	r2, [pc, #88]	; (8001768 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d00e      	beq.n	8001732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800171c:	d009      	beq.n	8001732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a12      	ldr	r2, [pc, #72]	; (800176c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d004      	beq.n	8001732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a10      	ldr	r2, [pc, #64]	; (8001770 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d10c      	bne.n	800174c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001738:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	4313      	orrs	r3, r2
 8001742:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	40012c00 	.word	0x40012c00
 800176c:	40000400 	.word	0x40000400
 8001770:	40000800 	.word	0x40000800

08001774 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e042      	b.n	800180c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d106      	bne.n	80017a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7fe fe82 	bl	80004a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2224      	movs	r2, #36	; 0x24
 80017a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68da      	ldr	r2, [r3, #12]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 f91d 	bl	80019f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	691a      	ldr	r2, [r3, #16]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80017cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	695a      	ldr	r2, [r3, #20]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80017dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2220      	movs	r2, #32
 80017f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2220      	movs	r2, #32
 8001800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af02      	add	r7, sp, #8
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	4613      	mov	r3, r2
 8001822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b20      	cmp	r3, #32
 8001832:	d16d      	bne.n	8001910 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d002      	beq.n	8001840 <HAL_UART_Transmit+0x2c>
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e066      	b.n	8001912 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2221      	movs	r2, #33	; 0x21
 800184e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001852:	f7fe ff55 	bl	8000700 <HAL_GetTick>
 8001856:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	88fa      	ldrh	r2, [r7, #6]
 800185c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	88fa      	ldrh	r2, [r7, #6]
 8001862:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800186c:	d108      	bne.n	8001880 <HAL_UART_Transmit+0x6c>
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d104      	bne.n	8001880 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	61bb      	str	r3, [r7, #24]
 800187e:	e003      	b.n	8001888 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001888:	e02a      	b.n	80018e0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	2200      	movs	r2, #0
 8001892:	2180      	movs	r1, #128	; 0x80
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f000 f840 	bl	800191a <UART_WaitOnFlagUntilTimeout>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e036      	b.n	8001912 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10b      	bne.n	80018c2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	3302      	adds	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
 80018c0:	e007      	b.n	80018d2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	781a      	ldrb	r2, [r3, #0]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	3301      	adds	r3, #1
 80018d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	3b01      	subs	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1cf      	bne.n	800188a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	2200      	movs	r2, #0
 80018f2:	2140      	movs	r1, #64	; 0x40
 80018f4:	68f8      	ldr	r0, [r7, #12]
 80018f6:	f000 f810 	bl	800191a <UART_WaitOnFlagUntilTimeout>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e006      	b.n	8001912 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2220      	movs	r2, #32
 8001908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	e000      	b.n	8001912 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001910:	2302      	movs	r3, #2
  }
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b090      	sub	sp, #64	; 0x40
 800191e:	af00      	add	r7, sp, #0
 8001920:	60f8      	str	r0, [r7, #12]
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	603b      	str	r3, [r7, #0]
 8001926:	4613      	mov	r3, r2
 8001928:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800192a:	e050      	b.n	80019ce <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800192c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800192e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001932:	d04c      	beq.n	80019ce <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001936:	2b00      	cmp	r3, #0
 8001938:	d007      	beq.n	800194a <UART_WaitOnFlagUntilTimeout+0x30>
 800193a:	f7fe fee1 	bl	8000700 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001946:	429a      	cmp	r2, r3
 8001948:	d241      	bcs.n	80019ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	330c      	adds	r3, #12
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001954:	e853 3f00 	ldrex	r3, [r3]
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001960:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	330c      	adds	r3, #12
 8001968:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800196a:	637a      	str	r2, [r7, #52]	; 0x34
 800196c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800196e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001970:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001972:	e841 2300 	strex	r3, r2, [r1]
 8001976:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1e5      	bne.n	800194a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	3314      	adds	r3, #20
 8001984:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	e853 3f00 	ldrex	r3, [r3]
 800198c:	613b      	str	r3, [r7, #16]
   return(result);
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	f023 0301 	bic.w	r3, r3, #1
 8001994:	63bb      	str	r3, [r7, #56]	; 0x38
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	3314      	adds	r3, #20
 800199c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800199e:	623a      	str	r2, [r7, #32]
 80019a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019a2:	69f9      	ldr	r1, [r7, #28]
 80019a4:	6a3a      	ldr	r2, [r7, #32]
 80019a6:	e841 2300 	strex	r3, r2, [r1]
 80019aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1e5      	bne.n	800197e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2220      	movs	r2, #32
 80019b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2220      	movs	r2, #32
 80019be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e00f      	b.n	80019ee <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	4013      	ands	r3, r2
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	429a      	cmp	r2, r3
 80019dc:	bf0c      	ite	eq
 80019de:	2301      	moveq	r3, #1
 80019e0:	2300      	movne	r3, #0
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	461a      	mov	r2, r3
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d09f      	beq.n	800192c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3740      	adds	r7, #64	; 0x40
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	430a      	orrs	r2, r1
 8001a14:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	695b      	ldr	r3, [r3, #20]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001a32:	f023 030c 	bic.w	r3, r3, #12
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6812      	ldr	r2, [r2, #0]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	430b      	orrs	r3, r1
 8001a3e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	699a      	ldr	r2, [r3, #24]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	430a      	orrs	r2, r1
 8001a54:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a2c      	ldr	r2, [pc, #176]	; (8001b0c <UART_SetConfig+0x114>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d103      	bne.n	8001a68 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a60:	f7ff fcf4 	bl	800144c <HAL_RCC_GetPCLK2Freq>
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	e002      	b.n	8001a6e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a68:	f7ff fcdc 	bl	8001424 <HAL_RCC_GetPCLK1Freq>
 8001a6c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	009a      	lsls	r2, r3, #2
 8001a78:	441a      	add	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	4a22      	ldr	r2, [pc, #136]	; (8001b10 <UART_SetConfig+0x118>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	095b      	lsrs	r3, r3, #5
 8001a8c:	0119      	lsls	r1, r3, #4
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	009a      	lsls	r2, r3, #2
 8001a98:	441a      	add	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001aa4:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <UART_SetConfig+0x118>)
 8001aa6:	fba3 0302 	umull	r0, r3, r3, r2
 8001aaa:	095b      	lsrs	r3, r3, #5
 8001aac:	2064      	movs	r0, #100	; 0x64
 8001aae:	fb00 f303 	mul.w	r3, r0, r3
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	3332      	adds	r3, #50	; 0x32
 8001ab8:	4a15      	ldr	r2, [pc, #84]	; (8001b10 <UART_SetConfig+0x118>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ac4:	4419      	add	r1, r3
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	009a      	lsls	r2, r3, #2
 8001ad0:	441a      	add	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <UART_SetConfig+0x118>)
 8001ade:	fba3 0302 	umull	r0, r3, r3, r2
 8001ae2:	095b      	lsrs	r3, r3, #5
 8001ae4:	2064      	movs	r0, #100	; 0x64
 8001ae6:	fb00 f303 	mul.w	r3, r0, r3
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	3332      	adds	r3, #50	; 0x32
 8001af0:	4a07      	ldr	r2, [pc, #28]	; (8001b10 <UART_SetConfig+0x118>)
 8001af2:	fba2 2303 	umull	r2, r3, r2, r3
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	f003 020f 	and.w	r2, r3, #15
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	440a      	add	r2, r1
 8001b02:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001b04:	bf00      	nop
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40013800 	.word	0x40013800
 8001b10:	51eb851f 	.word	0x51eb851f

08001b14 <siprintf>:
 8001b14:	b40e      	push	{r1, r2, r3}
 8001b16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001b1a:	b500      	push	{lr}
 8001b1c:	b09c      	sub	sp, #112	; 0x70
 8001b1e:	ab1d      	add	r3, sp, #116	; 0x74
 8001b20:	9002      	str	r0, [sp, #8]
 8001b22:	9006      	str	r0, [sp, #24]
 8001b24:	9107      	str	r1, [sp, #28]
 8001b26:	9104      	str	r1, [sp, #16]
 8001b28:	4808      	ldr	r0, [pc, #32]	; (8001b4c <siprintf+0x38>)
 8001b2a:	4909      	ldr	r1, [pc, #36]	; (8001b50 <siprintf+0x3c>)
 8001b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001b30:	9105      	str	r1, [sp, #20]
 8001b32:	6800      	ldr	r0, [r0, #0]
 8001b34:	a902      	add	r1, sp, #8
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	f000 f98e 	bl	8001e58 <_svfiprintf_r>
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	9b02      	ldr	r3, [sp, #8]
 8001b40:	701a      	strb	r2, [r3, #0]
 8001b42:	b01c      	add	sp, #112	; 0x70
 8001b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b48:	b003      	add	sp, #12
 8001b4a:	4770      	bx	lr
 8001b4c:	20000058 	.word	0x20000058
 8001b50:	ffff0208 	.word	0xffff0208

08001b54 <memset>:
 8001b54:	4603      	mov	r3, r0
 8001b56:	4402      	add	r2, r0
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d100      	bne.n	8001b5e <memset+0xa>
 8001b5c:	4770      	bx	lr
 8001b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8001b62:	e7f9      	b.n	8001b58 <memset+0x4>

08001b64 <__errno>:
 8001b64:	4b01      	ldr	r3, [pc, #4]	; (8001b6c <__errno+0x8>)
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000058 	.word	0x20000058

08001b70 <__libc_init_array>:
 8001b70:	b570      	push	{r4, r5, r6, lr}
 8001b72:	2600      	movs	r6, #0
 8001b74:	4d0c      	ldr	r5, [pc, #48]	; (8001ba8 <__libc_init_array+0x38>)
 8001b76:	4c0d      	ldr	r4, [pc, #52]	; (8001bac <__libc_init_array+0x3c>)
 8001b78:	1b64      	subs	r4, r4, r5
 8001b7a:	10a4      	asrs	r4, r4, #2
 8001b7c:	42a6      	cmp	r6, r4
 8001b7e:	d109      	bne.n	8001b94 <__libc_init_array+0x24>
 8001b80:	f000 fc7a 	bl	8002478 <_init>
 8001b84:	2600      	movs	r6, #0
 8001b86:	4d0a      	ldr	r5, [pc, #40]	; (8001bb0 <__libc_init_array+0x40>)
 8001b88:	4c0a      	ldr	r4, [pc, #40]	; (8001bb4 <__libc_init_array+0x44>)
 8001b8a:	1b64      	subs	r4, r4, r5
 8001b8c:	10a4      	asrs	r4, r4, #2
 8001b8e:	42a6      	cmp	r6, r4
 8001b90:	d105      	bne.n	8001b9e <__libc_init_array+0x2e>
 8001b92:	bd70      	pop	{r4, r5, r6, pc}
 8001b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b98:	4798      	blx	r3
 8001b9a:	3601      	adds	r6, #1
 8001b9c:	e7ee      	b.n	8001b7c <__libc_init_array+0xc>
 8001b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ba2:	4798      	blx	r3
 8001ba4:	3601      	adds	r6, #1
 8001ba6:	e7f2      	b.n	8001b8e <__libc_init_array+0x1e>
 8001ba8:	08002508 	.word	0x08002508
 8001bac:	08002508 	.word	0x08002508
 8001bb0:	08002508 	.word	0x08002508
 8001bb4:	0800250c 	.word	0x0800250c

08001bb8 <__retarget_lock_acquire_recursive>:
 8001bb8:	4770      	bx	lr

08001bba <__retarget_lock_release_recursive>:
 8001bba:	4770      	bx	lr

08001bbc <_free_r>:
 8001bbc:	b538      	push	{r3, r4, r5, lr}
 8001bbe:	4605      	mov	r5, r0
 8001bc0:	2900      	cmp	r1, #0
 8001bc2:	d040      	beq.n	8001c46 <_free_r+0x8a>
 8001bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bc8:	1f0c      	subs	r4, r1, #4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	bfb8      	it	lt
 8001bce:	18e4      	addlt	r4, r4, r3
 8001bd0:	f000 f8dc 	bl	8001d8c <__malloc_lock>
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <_free_r+0x8c>)
 8001bd6:	6813      	ldr	r3, [r2, #0]
 8001bd8:	b933      	cbnz	r3, 8001be8 <_free_r+0x2c>
 8001bda:	6063      	str	r3, [r4, #4]
 8001bdc:	6014      	str	r4, [r2, #0]
 8001bde:	4628      	mov	r0, r5
 8001be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001be4:	f000 b8d8 	b.w	8001d98 <__malloc_unlock>
 8001be8:	42a3      	cmp	r3, r4
 8001bea:	d908      	bls.n	8001bfe <_free_r+0x42>
 8001bec:	6820      	ldr	r0, [r4, #0]
 8001bee:	1821      	adds	r1, r4, r0
 8001bf0:	428b      	cmp	r3, r1
 8001bf2:	bf01      	itttt	eq
 8001bf4:	6819      	ldreq	r1, [r3, #0]
 8001bf6:	685b      	ldreq	r3, [r3, #4]
 8001bf8:	1809      	addeq	r1, r1, r0
 8001bfa:	6021      	streq	r1, [r4, #0]
 8001bfc:	e7ed      	b.n	8001bda <_free_r+0x1e>
 8001bfe:	461a      	mov	r2, r3
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	b10b      	cbz	r3, 8001c08 <_free_r+0x4c>
 8001c04:	42a3      	cmp	r3, r4
 8001c06:	d9fa      	bls.n	8001bfe <_free_r+0x42>
 8001c08:	6811      	ldr	r1, [r2, #0]
 8001c0a:	1850      	adds	r0, r2, r1
 8001c0c:	42a0      	cmp	r0, r4
 8001c0e:	d10b      	bne.n	8001c28 <_free_r+0x6c>
 8001c10:	6820      	ldr	r0, [r4, #0]
 8001c12:	4401      	add	r1, r0
 8001c14:	1850      	adds	r0, r2, r1
 8001c16:	4283      	cmp	r3, r0
 8001c18:	6011      	str	r1, [r2, #0]
 8001c1a:	d1e0      	bne.n	8001bde <_free_r+0x22>
 8001c1c:	6818      	ldr	r0, [r3, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4408      	add	r0, r1
 8001c22:	6010      	str	r0, [r2, #0]
 8001c24:	6053      	str	r3, [r2, #4]
 8001c26:	e7da      	b.n	8001bde <_free_r+0x22>
 8001c28:	d902      	bls.n	8001c30 <_free_r+0x74>
 8001c2a:	230c      	movs	r3, #12
 8001c2c:	602b      	str	r3, [r5, #0]
 8001c2e:	e7d6      	b.n	8001bde <_free_r+0x22>
 8001c30:	6820      	ldr	r0, [r4, #0]
 8001c32:	1821      	adds	r1, r4, r0
 8001c34:	428b      	cmp	r3, r1
 8001c36:	bf01      	itttt	eq
 8001c38:	6819      	ldreq	r1, [r3, #0]
 8001c3a:	685b      	ldreq	r3, [r3, #4]
 8001c3c:	1809      	addeq	r1, r1, r0
 8001c3e:	6021      	streq	r1, [r4, #0]
 8001c40:	6063      	str	r3, [r4, #4]
 8001c42:	6054      	str	r4, [r2, #4]
 8001c44:	e7cb      	b.n	8001bde <_free_r+0x22>
 8001c46:	bd38      	pop	{r3, r4, r5, pc}
 8001c48:	20000250 	.word	0x20000250

08001c4c <sbrk_aligned>:
 8001c4c:	b570      	push	{r4, r5, r6, lr}
 8001c4e:	4e0e      	ldr	r6, [pc, #56]	; (8001c88 <sbrk_aligned+0x3c>)
 8001c50:	460c      	mov	r4, r1
 8001c52:	6831      	ldr	r1, [r6, #0]
 8001c54:	4605      	mov	r5, r0
 8001c56:	b911      	cbnz	r1, 8001c5e <sbrk_aligned+0x12>
 8001c58:	f000 fbaa 	bl	80023b0 <_sbrk_r>
 8001c5c:	6030      	str	r0, [r6, #0]
 8001c5e:	4621      	mov	r1, r4
 8001c60:	4628      	mov	r0, r5
 8001c62:	f000 fba5 	bl	80023b0 <_sbrk_r>
 8001c66:	1c43      	adds	r3, r0, #1
 8001c68:	d00a      	beq.n	8001c80 <sbrk_aligned+0x34>
 8001c6a:	1cc4      	adds	r4, r0, #3
 8001c6c:	f024 0403 	bic.w	r4, r4, #3
 8001c70:	42a0      	cmp	r0, r4
 8001c72:	d007      	beq.n	8001c84 <sbrk_aligned+0x38>
 8001c74:	1a21      	subs	r1, r4, r0
 8001c76:	4628      	mov	r0, r5
 8001c78:	f000 fb9a 	bl	80023b0 <_sbrk_r>
 8001c7c:	3001      	adds	r0, #1
 8001c7e:	d101      	bne.n	8001c84 <sbrk_aligned+0x38>
 8001c80:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001c84:	4620      	mov	r0, r4
 8001c86:	bd70      	pop	{r4, r5, r6, pc}
 8001c88:	20000254 	.word	0x20000254

08001c8c <_malloc_r>:
 8001c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c90:	1ccd      	adds	r5, r1, #3
 8001c92:	f025 0503 	bic.w	r5, r5, #3
 8001c96:	3508      	adds	r5, #8
 8001c98:	2d0c      	cmp	r5, #12
 8001c9a:	bf38      	it	cc
 8001c9c:	250c      	movcc	r5, #12
 8001c9e:	2d00      	cmp	r5, #0
 8001ca0:	4607      	mov	r7, r0
 8001ca2:	db01      	blt.n	8001ca8 <_malloc_r+0x1c>
 8001ca4:	42a9      	cmp	r1, r5
 8001ca6:	d905      	bls.n	8001cb4 <_malloc_r+0x28>
 8001ca8:	230c      	movs	r3, #12
 8001caa:	2600      	movs	r6, #0
 8001cac:	603b      	str	r3, [r7, #0]
 8001cae:	4630      	mov	r0, r6
 8001cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001cb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001d88 <_malloc_r+0xfc>
 8001cb8:	f000 f868 	bl	8001d8c <__malloc_lock>
 8001cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8001cc0:	461c      	mov	r4, r3
 8001cc2:	bb5c      	cbnz	r4, 8001d1c <_malloc_r+0x90>
 8001cc4:	4629      	mov	r1, r5
 8001cc6:	4638      	mov	r0, r7
 8001cc8:	f7ff ffc0 	bl	8001c4c <sbrk_aligned>
 8001ccc:	1c43      	adds	r3, r0, #1
 8001cce:	4604      	mov	r4, r0
 8001cd0:	d155      	bne.n	8001d7e <_malloc_r+0xf2>
 8001cd2:	f8d8 4000 	ldr.w	r4, [r8]
 8001cd6:	4626      	mov	r6, r4
 8001cd8:	2e00      	cmp	r6, #0
 8001cda:	d145      	bne.n	8001d68 <_malloc_r+0xdc>
 8001cdc:	2c00      	cmp	r4, #0
 8001cde:	d048      	beq.n	8001d72 <_malloc_r+0xe6>
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	4631      	mov	r1, r6
 8001ce4:	4638      	mov	r0, r7
 8001ce6:	eb04 0903 	add.w	r9, r4, r3
 8001cea:	f000 fb61 	bl	80023b0 <_sbrk_r>
 8001cee:	4581      	cmp	r9, r0
 8001cf0:	d13f      	bne.n	8001d72 <_malloc_r+0xe6>
 8001cf2:	6821      	ldr	r1, [r4, #0]
 8001cf4:	4638      	mov	r0, r7
 8001cf6:	1a6d      	subs	r5, r5, r1
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	f7ff ffa7 	bl	8001c4c <sbrk_aligned>
 8001cfe:	3001      	adds	r0, #1
 8001d00:	d037      	beq.n	8001d72 <_malloc_r+0xe6>
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	442b      	add	r3, r5
 8001d06:	6023      	str	r3, [r4, #0]
 8001d08:	f8d8 3000 	ldr.w	r3, [r8]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d038      	beq.n	8001d82 <_malloc_r+0xf6>
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	42a2      	cmp	r2, r4
 8001d14:	d12b      	bne.n	8001d6e <_malloc_r+0xe2>
 8001d16:	2200      	movs	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	e00f      	b.n	8001d3c <_malloc_r+0xb0>
 8001d1c:	6822      	ldr	r2, [r4, #0]
 8001d1e:	1b52      	subs	r2, r2, r5
 8001d20:	d41f      	bmi.n	8001d62 <_malloc_r+0xd6>
 8001d22:	2a0b      	cmp	r2, #11
 8001d24:	d917      	bls.n	8001d56 <_malloc_r+0xca>
 8001d26:	1961      	adds	r1, r4, r5
 8001d28:	42a3      	cmp	r3, r4
 8001d2a:	6025      	str	r5, [r4, #0]
 8001d2c:	bf18      	it	ne
 8001d2e:	6059      	strne	r1, [r3, #4]
 8001d30:	6863      	ldr	r3, [r4, #4]
 8001d32:	bf08      	it	eq
 8001d34:	f8c8 1000 	streq.w	r1, [r8]
 8001d38:	5162      	str	r2, [r4, r5]
 8001d3a:	604b      	str	r3, [r1, #4]
 8001d3c:	4638      	mov	r0, r7
 8001d3e:	f104 060b 	add.w	r6, r4, #11
 8001d42:	f000 f829 	bl	8001d98 <__malloc_unlock>
 8001d46:	f026 0607 	bic.w	r6, r6, #7
 8001d4a:	1d23      	adds	r3, r4, #4
 8001d4c:	1af2      	subs	r2, r6, r3
 8001d4e:	d0ae      	beq.n	8001cae <_malloc_r+0x22>
 8001d50:	1b9b      	subs	r3, r3, r6
 8001d52:	50a3      	str	r3, [r4, r2]
 8001d54:	e7ab      	b.n	8001cae <_malloc_r+0x22>
 8001d56:	42a3      	cmp	r3, r4
 8001d58:	6862      	ldr	r2, [r4, #4]
 8001d5a:	d1dd      	bne.n	8001d18 <_malloc_r+0x8c>
 8001d5c:	f8c8 2000 	str.w	r2, [r8]
 8001d60:	e7ec      	b.n	8001d3c <_malloc_r+0xb0>
 8001d62:	4623      	mov	r3, r4
 8001d64:	6864      	ldr	r4, [r4, #4]
 8001d66:	e7ac      	b.n	8001cc2 <_malloc_r+0x36>
 8001d68:	4634      	mov	r4, r6
 8001d6a:	6876      	ldr	r6, [r6, #4]
 8001d6c:	e7b4      	b.n	8001cd8 <_malloc_r+0x4c>
 8001d6e:	4613      	mov	r3, r2
 8001d70:	e7cc      	b.n	8001d0c <_malloc_r+0x80>
 8001d72:	230c      	movs	r3, #12
 8001d74:	4638      	mov	r0, r7
 8001d76:	603b      	str	r3, [r7, #0]
 8001d78:	f000 f80e 	bl	8001d98 <__malloc_unlock>
 8001d7c:	e797      	b.n	8001cae <_malloc_r+0x22>
 8001d7e:	6025      	str	r5, [r4, #0]
 8001d80:	e7dc      	b.n	8001d3c <_malloc_r+0xb0>
 8001d82:	605b      	str	r3, [r3, #4]
 8001d84:	deff      	udf	#255	; 0xff
 8001d86:	bf00      	nop
 8001d88:	20000250 	.word	0x20000250

08001d8c <__malloc_lock>:
 8001d8c:	4801      	ldr	r0, [pc, #4]	; (8001d94 <__malloc_lock+0x8>)
 8001d8e:	f7ff bf13 	b.w	8001bb8 <__retarget_lock_acquire_recursive>
 8001d92:	bf00      	nop
 8001d94:	2000024c 	.word	0x2000024c

08001d98 <__malloc_unlock>:
 8001d98:	4801      	ldr	r0, [pc, #4]	; (8001da0 <__malloc_unlock+0x8>)
 8001d9a:	f7ff bf0e 	b.w	8001bba <__retarget_lock_release_recursive>
 8001d9e:	bf00      	nop
 8001da0:	2000024c 	.word	0x2000024c

08001da4 <__ssputs_r>:
 8001da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001da8:	461f      	mov	r7, r3
 8001daa:	688e      	ldr	r6, [r1, #8]
 8001dac:	4682      	mov	sl, r0
 8001dae:	42be      	cmp	r6, r7
 8001db0:	460c      	mov	r4, r1
 8001db2:	4690      	mov	r8, r2
 8001db4:	680b      	ldr	r3, [r1, #0]
 8001db6:	d82c      	bhi.n	8001e12 <__ssputs_r+0x6e>
 8001db8:	898a      	ldrh	r2, [r1, #12]
 8001dba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001dbe:	d026      	beq.n	8001e0e <__ssputs_r+0x6a>
 8001dc0:	6965      	ldr	r5, [r4, #20]
 8001dc2:	6909      	ldr	r1, [r1, #16]
 8001dc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001dc8:	eba3 0901 	sub.w	r9, r3, r1
 8001dcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001dd0:	1c7b      	adds	r3, r7, #1
 8001dd2:	444b      	add	r3, r9
 8001dd4:	106d      	asrs	r5, r5, #1
 8001dd6:	429d      	cmp	r5, r3
 8001dd8:	bf38      	it	cc
 8001dda:	461d      	movcc	r5, r3
 8001ddc:	0553      	lsls	r3, r2, #21
 8001dde:	d527      	bpl.n	8001e30 <__ssputs_r+0x8c>
 8001de0:	4629      	mov	r1, r5
 8001de2:	f7ff ff53 	bl	8001c8c <_malloc_r>
 8001de6:	4606      	mov	r6, r0
 8001de8:	b360      	cbz	r0, 8001e44 <__ssputs_r+0xa0>
 8001dea:	464a      	mov	r2, r9
 8001dec:	6921      	ldr	r1, [r4, #16]
 8001dee:	f000 fafd 	bl	80023ec <memcpy>
 8001df2:	89a3      	ldrh	r3, [r4, #12]
 8001df4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dfc:	81a3      	strh	r3, [r4, #12]
 8001dfe:	6126      	str	r6, [r4, #16]
 8001e00:	444e      	add	r6, r9
 8001e02:	6026      	str	r6, [r4, #0]
 8001e04:	463e      	mov	r6, r7
 8001e06:	6165      	str	r5, [r4, #20]
 8001e08:	eba5 0509 	sub.w	r5, r5, r9
 8001e0c:	60a5      	str	r5, [r4, #8]
 8001e0e:	42be      	cmp	r6, r7
 8001e10:	d900      	bls.n	8001e14 <__ssputs_r+0x70>
 8001e12:	463e      	mov	r6, r7
 8001e14:	4632      	mov	r2, r6
 8001e16:	4641      	mov	r1, r8
 8001e18:	6820      	ldr	r0, [r4, #0]
 8001e1a:	f000 faaf 	bl	800237c <memmove>
 8001e1e:	2000      	movs	r0, #0
 8001e20:	68a3      	ldr	r3, [r4, #8]
 8001e22:	1b9b      	subs	r3, r3, r6
 8001e24:	60a3      	str	r3, [r4, #8]
 8001e26:	6823      	ldr	r3, [r4, #0]
 8001e28:	4433      	add	r3, r6
 8001e2a:	6023      	str	r3, [r4, #0]
 8001e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e30:	462a      	mov	r2, r5
 8001e32:	f000 fae9 	bl	8002408 <_realloc_r>
 8001e36:	4606      	mov	r6, r0
 8001e38:	2800      	cmp	r0, #0
 8001e3a:	d1e0      	bne.n	8001dfe <__ssputs_r+0x5a>
 8001e3c:	4650      	mov	r0, sl
 8001e3e:	6921      	ldr	r1, [r4, #16]
 8001e40:	f7ff febc 	bl	8001bbc <_free_r>
 8001e44:	230c      	movs	r3, #12
 8001e46:	f8ca 3000 	str.w	r3, [sl]
 8001e4a:	89a3      	ldrh	r3, [r4, #12]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e54:	81a3      	strh	r3, [r4, #12]
 8001e56:	e7e9      	b.n	8001e2c <__ssputs_r+0x88>

08001e58 <_svfiprintf_r>:
 8001e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e5c:	4698      	mov	r8, r3
 8001e5e:	898b      	ldrh	r3, [r1, #12]
 8001e60:	4607      	mov	r7, r0
 8001e62:	061b      	lsls	r3, r3, #24
 8001e64:	460d      	mov	r5, r1
 8001e66:	4614      	mov	r4, r2
 8001e68:	b09d      	sub	sp, #116	; 0x74
 8001e6a:	d50e      	bpl.n	8001e8a <_svfiprintf_r+0x32>
 8001e6c:	690b      	ldr	r3, [r1, #16]
 8001e6e:	b963      	cbnz	r3, 8001e8a <_svfiprintf_r+0x32>
 8001e70:	2140      	movs	r1, #64	; 0x40
 8001e72:	f7ff ff0b 	bl	8001c8c <_malloc_r>
 8001e76:	6028      	str	r0, [r5, #0]
 8001e78:	6128      	str	r0, [r5, #16]
 8001e7a:	b920      	cbnz	r0, 8001e86 <_svfiprintf_r+0x2e>
 8001e7c:	230c      	movs	r3, #12
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e84:	e0d0      	b.n	8002028 <_svfiprintf_r+0x1d0>
 8001e86:	2340      	movs	r3, #64	; 0x40
 8001e88:	616b      	str	r3, [r5, #20]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8001e8e:	2320      	movs	r3, #32
 8001e90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001e94:	2330      	movs	r3, #48	; 0x30
 8001e96:	f04f 0901 	mov.w	r9, #1
 8001e9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001e9e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8002040 <_svfiprintf_r+0x1e8>
 8001ea2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ea6:	4623      	mov	r3, r4
 8001ea8:	469a      	mov	sl, r3
 8001eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001eae:	b10a      	cbz	r2, 8001eb4 <_svfiprintf_r+0x5c>
 8001eb0:	2a25      	cmp	r2, #37	; 0x25
 8001eb2:	d1f9      	bne.n	8001ea8 <_svfiprintf_r+0x50>
 8001eb4:	ebba 0b04 	subs.w	fp, sl, r4
 8001eb8:	d00b      	beq.n	8001ed2 <_svfiprintf_r+0x7a>
 8001eba:	465b      	mov	r3, fp
 8001ebc:	4622      	mov	r2, r4
 8001ebe:	4629      	mov	r1, r5
 8001ec0:	4638      	mov	r0, r7
 8001ec2:	f7ff ff6f 	bl	8001da4 <__ssputs_r>
 8001ec6:	3001      	adds	r0, #1
 8001ec8:	f000 80a9 	beq.w	800201e <_svfiprintf_r+0x1c6>
 8001ecc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ece:	445a      	add	r2, fp
 8001ed0:	9209      	str	r2, [sp, #36]	; 0x24
 8001ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 80a1 	beq.w	800201e <_svfiprintf_r+0x1c6>
 8001edc:	2300      	movs	r3, #0
 8001ede:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ee6:	f10a 0a01 	add.w	sl, sl, #1
 8001eea:	9304      	str	r3, [sp, #16]
 8001eec:	9307      	str	r3, [sp, #28]
 8001eee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ef2:	931a      	str	r3, [sp, #104]	; 0x68
 8001ef4:	4654      	mov	r4, sl
 8001ef6:	2205      	movs	r2, #5
 8001ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001efc:	4850      	ldr	r0, [pc, #320]	; (8002040 <_svfiprintf_r+0x1e8>)
 8001efe:	f000 fa67 	bl	80023d0 <memchr>
 8001f02:	9a04      	ldr	r2, [sp, #16]
 8001f04:	b9d8      	cbnz	r0, 8001f3e <_svfiprintf_r+0xe6>
 8001f06:	06d0      	lsls	r0, r2, #27
 8001f08:	bf44      	itt	mi
 8001f0a:	2320      	movmi	r3, #32
 8001f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001f10:	0711      	lsls	r1, r2, #28
 8001f12:	bf44      	itt	mi
 8001f14:	232b      	movmi	r3, #43	; 0x2b
 8001f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8001f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8001f20:	d015      	beq.n	8001f4e <_svfiprintf_r+0xf6>
 8001f22:	4654      	mov	r4, sl
 8001f24:	2000      	movs	r0, #0
 8001f26:	f04f 0c0a 	mov.w	ip, #10
 8001f2a:	9a07      	ldr	r2, [sp, #28]
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001f32:	3b30      	subs	r3, #48	; 0x30
 8001f34:	2b09      	cmp	r3, #9
 8001f36:	d94d      	bls.n	8001fd4 <_svfiprintf_r+0x17c>
 8001f38:	b1b0      	cbz	r0, 8001f68 <_svfiprintf_r+0x110>
 8001f3a:	9207      	str	r2, [sp, #28]
 8001f3c:	e014      	b.n	8001f68 <_svfiprintf_r+0x110>
 8001f3e:	eba0 0308 	sub.w	r3, r0, r8
 8001f42:	fa09 f303 	lsl.w	r3, r9, r3
 8001f46:	4313      	orrs	r3, r2
 8001f48:	46a2      	mov	sl, r4
 8001f4a:	9304      	str	r3, [sp, #16]
 8001f4c:	e7d2      	b.n	8001ef4 <_svfiprintf_r+0x9c>
 8001f4e:	9b03      	ldr	r3, [sp, #12]
 8001f50:	1d19      	adds	r1, r3, #4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	9103      	str	r1, [sp, #12]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	bfbb      	ittet	lt
 8001f5a:	425b      	neglt	r3, r3
 8001f5c:	f042 0202 	orrlt.w	r2, r2, #2
 8001f60:	9307      	strge	r3, [sp, #28]
 8001f62:	9307      	strlt	r3, [sp, #28]
 8001f64:	bfb8      	it	lt
 8001f66:	9204      	strlt	r2, [sp, #16]
 8001f68:	7823      	ldrb	r3, [r4, #0]
 8001f6a:	2b2e      	cmp	r3, #46	; 0x2e
 8001f6c:	d10c      	bne.n	8001f88 <_svfiprintf_r+0x130>
 8001f6e:	7863      	ldrb	r3, [r4, #1]
 8001f70:	2b2a      	cmp	r3, #42	; 0x2a
 8001f72:	d134      	bne.n	8001fde <_svfiprintf_r+0x186>
 8001f74:	9b03      	ldr	r3, [sp, #12]
 8001f76:	3402      	adds	r4, #2
 8001f78:	1d1a      	adds	r2, r3, #4
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	9203      	str	r2, [sp, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	bfb8      	it	lt
 8001f82:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001f86:	9305      	str	r3, [sp, #20]
 8001f88:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002044 <_svfiprintf_r+0x1ec>
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	4650      	mov	r0, sl
 8001f90:	7821      	ldrb	r1, [r4, #0]
 8001f92:	f000 fa1d 	bl	80023d0 <memchr>
 8001f96:	b138      	cbz	r0, 8001fa8 <_svfiprintf_r+0x150>
 8001f98:	2240      	movs	r2, #64	; 0x40
 8001f9a:	9b04      	ldr	r3, [sp, #16]
 8001f9c:	eba0 000a 	sub.w	r0, r0, sl
 8001fa0:	4082      	lsls	r2, r0
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	3401      	adds	r4, #1
 8001fa6:	9304      	str	r3, [sp, #16]
 8001fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fac:	2206      	movs	r2, #6
 8001fae:	4826      	ldr	r0, [pc, #152]	; (8002048 <_svfiprintf_r+0x1f0>)
 8001fb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001fb4:	f000 fa0c 	bl	80023d0 <memchr>
 8001fb8:	2800      	cmp	r0, #0
 8001fba:	d038      	beq.n	800202e <_svfiprintf_r+0x1d6>
 8001fbc:	4b23      	ldr	r3, [pc, #140]	; (800204c <_svfiprintf_r+0x1f4>)
 8001fbe:	bb1b      	cbnz	r3, 8002008 <_svfiprintf_r+0x1b0>
 8001fc0:	9b03      	ldr	r3, [sp, #12]
 8001fc2:	3307      	adds	r3, #7
 8001fc4:	f023 0307 	bic.w	r3, r3, #7
 8001fc8:	3308      	adds	r3, #8
 8001fca:	9303      	str	r3, [sp, #12]
 8001fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fce:	4433      	add	r3, r6
 8001fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8001fd2:	e768      	b.n	8001ea6 <_svfiprintf_r+0x4e>
 8001fd4:	460c      	mov	r4, r1
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8001fdc:	e7a6      	b.n	8001f2c <_svfiprintf_r+0xd4>
 8001fde:	2300      	movs	r3, #0
 8001fe0:	f04f 0c0a 	mov.w	ip, #10
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	3401      	adds	r4, #1
 8001fe8:	9305      	str	r3, [sp, #20]
 8001fea:	4620      	mov	r0, r4
 8001fec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001ff0:	3a30      	subs	r2, #48	; 0x30
 8001ff2:	2a09      	cmp	r2, #9
 8001ff4:	d903      	bls.n	8001ffe <_svfiprintf_r+0x1a6>
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0c6      	beq.n	8001f88 <_svfiprintf_r+0x130>
 8001ffa:	9105      	str	r1, [sp, #20]
 8001ffc:	e7c4      	b.n	8001f88 <_svfiprintf_r+0x130>
 8001ffe:	4604      	mov	r4, r0
 8002000:	2301      	movs	r3, #1
 8002002:	fb0c 2101 	mla	r1, ip, r1, r2
 8002006:	e7f0      	b.n	8001fea <_svfiprintf_r+0x192>
 8002008:	ab03      	add	r3, sp, #12
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	462a      	mov	r2, r5
 800200e:	4638      	mov	r0, r7
 8002010:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <_svfiprintf_r+0x1f8>)
 8002012:	a904      	add	r1, sp, #16
 8002014:	f3af 8000 	nop.w
 8002018:	1c42      	adds	r2, r0, #1
 800201a:	4606      	mov	r6, r0
 800201c:	d1d6      	bne.n	8001fcc <_svfiprintf_r+0x174>
 800201e:	89ab      	ldrh	r3, [r5, #12]
 8002020:	065b      	lsls	r3, r3, #25
 8002022:	f53f af2d 	bmi.w	8001e80 <_svfiprintf_r+0x28>
 8002026:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002028:	b01d      	add	sp, #116	; 0x74
 800202a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800202e:	ab03      	add	r3, sp, #12
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	462a      	mov	r2, r5
 8002034:	4638      	mov	r0, r7
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <_svfiprintf_r+0x1f8>)
 8002038:	a904      	add	r1, sp, #16
 800203a:	f000 f87d 	bl	8002138 <_printf_i>
 800203e:	e7eb      	b.n	8002018 <_svfiprintf_r+0x1c0>
 8002040:	080024d2 	.word	0x080024d2
 8002044:	080024d8 	.word	0x080024d8
 8002048:	080024dc 	.word	0x080024dc
 800204c:	00000000 	.word	0x00000000
 8002050:	08001da5 	.word	0x08001da5

08002054 <_printf_common>:
 8002054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002058:	4616      	mov	r6, r2
 800205a:	4699      	mov	r9, r3
 800205c:	688a      	ldr	r2, [r1, #8]
 800205e:	690b      	ldr	r3, [r1, #16]
 8002060:	4607      	mov	r7, r0
 8002062:	4293      	cmp	r3, r2
 8002064:	bfb8      	it	lt
 8002066:	4613      	movlt	r3, r2
 8002068:	6033      	str	r3, [r6, #0]
 800206a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800206e:	460c      	mov	r4, r1
 8002070:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002074:	b10a      	cbz	r2, 800207a <_printf_common+0x26>
 8002076:	3301      	adds	r3, #1
 8002078:	6033      	str	r3, [r6, #0]
 800207a:	6823      	ldr	r3, [r4, #0]
 800207c:	0699      	lsls	r1, r3, #26
 800207e:	bf42      	ittt	mi
 8002080:	6833      	ldrmi	r3, [r6, #0]
 8002082:	3302      	addmi	r3, #2
 8002084:	6033      	strmi	r3, [r6, #0]
 8002086:	6825      	ldr	r5, [r4, #0]
 8002088:	f015 0506 	ands.w	r5, r5, #6
 800208c:	d106      	bne.n	800209c <_printf_common+0x48>
 800208e:	f104 0a19 	add.w	sl, r4, #25
 8002092:	68e3      	ldr	r3, [r4, #12]
 8002094:	6832      	ldr	r2, [r6, #0]
 8002096:	1a9b      	subs	r3, r3, r2
 8002098:	42ab      	cmp	r3, r5
 800209a:	dc2b      	bgt.n	80020f4 <_printf_common+0xa0>
 800209c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80020a0:	1e13      	subs	r3, r2, #0
 80020a2:	6822      	ldr	r2, [r4, #0]
 80020a4:	bf18      	it	ne
 80020a6:	2301      	movne	r3, #1
 80020a8:	0692      	lsls	r2, r2, #26
 80020aa:	d430      	bmi.n	800210e <_printf_common+0xba>
 80020ac:	4649      	mov	r1, r9
 80020ae:	4638      	mov	r0, r7
 80020b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80020b4:	47c0      	blx	r8
 80020b6:	3001      	adds	r0, #1
 80020b8:	d023      	beq.n	8002102 <_printf_common+0xae>
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	6922      	ldr	r2, [r4, #16]
 80020be:	f003 0306 	and.w	r3, r3, #6
 80020c2:	2b04      	cmp	r3, #4
 80020c4:	bf14      	ite	ne
 80020c6:	2500      	movne	r5, #0
 80020c8:	6833      	ldreq	r3, [r6, #0]
 80020ca:	f04f 0600 	mov.w	r6, #0
 80020ce:	bf08      	it	eq
 80020d0:	68e5      	ldreq	r5, [r4, #12]
 80020d2:	f104 041a 	add.w	r4, r4, #26
 80020d6:	bf08      	it	eq
 80020d8:	1aed      	subeq	r5, r5, r3
 80020da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80020de:	bf08      	it	eq
 80020e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020e4:	4293      	cmp	r3, r2
 80020e6:	bfc4      	itt	gt
 80020e8:	1a9b      	subgt	r3, r3, r2
 80020ea:	18ed      	addgt	r5, r5, r3
 80020ec:	42b5      	cmp	r5, r6
 80020ee:	d11a      	bne.n	8002126 <_printf_common+0xd2>
 80020f0:	2000      	movs	r0, #0
 80020f2:	e008      	b.n	8002106 <_printf_common+0xb2>
 80020f4:	2301      	movs	r3, #1
 80020f6:	4652      	mov	r2, sl
 80020f8:	4649      	mov	r1, r9
 80020fa:	4638      	mov	r0, r7
 80020fc:	47c0      	blx	r8
 80020fe:	3001      	adds	r0, #1
 8002100:	d103      	bne.n	800210a <_printf_common+0xb6>
 8002102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800210a:	3501      	adds	r5, #1
 800210c:	e7c1      	b.n	8002092 <_printf_common+0x3e>
 800210e:	2030      	movs	r0, #48	; 0x30
 8002110:	18e1      	adds	r1, r4, r3
 8002112:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002116:	1c5a      	adds	r2, r3, #1
 8002118:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800211c:	4422      	add	r2, r4
 800211e:	3302      	adds	r3, #2
 8002120:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002124:	e7c2      	b.n	80020ac <_printf_common+0x58>
 8002126:	2301      	movs	r3, #1
 8002128:	4622      	mov	r2, r4
 800212a:	4649      	mov	r1, r9
 800212c:	4638      	mov	r0, r7
 800212e:	47c0      	blx	r8
 8002130:	3001      	adds	r0, #1
 8002132:	d0e6      	beq.n	8002102 <_printf_common+0xae>
 8002134:	3601      	adds	r6, #1
 8002136:	e7d9      	b.n	80020ec <_printf_common+0x98>

08002138 <_printf_i>:
 8002138:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800213c:	7e0f      	ldrb	r7, [r1, #24]
 800213e:	4691      	mov	r9, r2
 8002140:	2f78      	cmp	r7, #120	; 0x78
 8002142:	4680      	mov	r8, r0
 8002144:	460c      	mov	r4, r1
 8002146:	469a      	mov	sl, r3
 8002148:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800214a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800214e:	d807      	bhi.n	8002160 <_printf_i+0x28>
 8002150:	2f62      	cmp	r7, #98	; 0x62
 8002152:	d80a      	bhi.n	800216a <_printf_i+0x32>
 8002154:	2f00      	cmp	r7, #0
 8002156:	f000 80d5 	beq.w	8002304 <_printf_i+0x1cc>
 800215a:	2f58      	cmp	r7, #88	; 0x58
 800215c:	f000 80c1 	beq.w	80022e2 <_printf_i+0x1aa>
 8002160:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002164:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002168:	e03a      	b.n	80021e0 <_printf_i+0xa8>
 800216a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800216e:	2b15      	cmp	r3, #21
 8002170:	d8f6      	bhi.n	8002160 <_printf_i+0x28>
 8002172:	a101      	add	r1, pc, #4	; (adr r1, 8002178 <_printf_i+0x40>)
 8002174:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002178:	080021d1 	.word	0x080021d1
 800217c:	080021e5 	.word	0x080021e5
 8002180:	08002161 	.word	0x08002161
 8002184:	08002161 	.word	0x08002161
 8002188:	08002161 	.word	0x08002161
 800218c:	08002161 	.word	0x08002161
 8002190:	080021e5 	.word	0x080021e5
 8002194:	08002161 	.word	0x08002161
 8002198:	08002161 	.word	0x08002161
 800219c:	08002161 	.word	0x08002161
 80021a0:	08002161 	.word	0x08002161
 80021a4:	080022eb 	.word	0x080022eb
 80021a8:	08002211 	.word	0x08002211
 80021ac:	080022a5 	.word	0x080022a5
 80021b0:	08002161 	.word	0x08002161
 80021b4:	08002161 	.word	0x08002161
 80021b8:	0800230d 	.word	0x0800230d
 80021bc:	08002161 	.word	0x08002161
 80021c0:	08002211 	.word	0x08002211
 80021c4:	08002161 	.word	0x08002161
 80021c8:	08002161 	.word	0x08002161
 80021cc:	080022ad 	.word	0x080022ad
 80021d0:	682b      	ldr	r3, [r5, #0]
 80021d2:	1d1a      	adds	r2, r3, #4
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	602a      	str	r2, [r5, #0]
 80021d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021e0:	2301      	movs	r3, #1
 80021e2:	e0a0      	b.n	8002326 <_printf_i+0x1ee>
 80021e4:	6820      	ldr	r0, [r4, #0]
 80021e6:	682b      	ldr	r3, [r5, #0]
 80021e8:	0607      	lsls	r7, r0, #24
 80021ea:	f103 0104 	add.w	r1, r3, #4
 80021ee:	6029      	str	r1, [r5, #0]
 80021f0:	d501      	bpl.n	80021f6 <_printf_i+0xbe>
 80021f2:	681e      	ldr	r6, [r3, #0]
 80021f4:	e003      	b.n	80021fe <_printf_i+0xc6>
 80021f6:	0646      	lsls	r6, r0, #25
 80021f8:	d5fb      	bpl.n	80021f2 <_printf_i+0xba>
 80021fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80021fe:	2e00      	cmp	r6, #0
 8002200:	da03      	bge.n	800220a <_printf_i+0xd2>
 8002202:	232d      	movs	r3, #45	; 0x2d
 8002204:	4276      	negs	r6, r6
 8002206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800220a:	230a      	movs	r3, #10
 800220c:	4859      	ldr	r0, [pc, #356]	; (8002374 <_printf_i+0x23c>)
 800220e:	e012      	b.n	8002236 <_printf_i+0xfe>
 8002210:	682b      	ldr	r3, [r5, #0]
 8002212:	6820      	ldr	r0, [r4, #0]
 8002214:	1d19      	adds	r1, r3, #4
 8002216:	6029      	str	r1, [r5, #0]
 8002218:	0605      	lsls	r5, r0, #24
 800221a:	d501      	bpl.n	8002220 <_printf_i+0xe8>
 800221c:	681e      	ldr	r6, [r3, #0]
 800221e:	e002      	b.n	8002226 <_printf_i+0xee>
 8002220:	0641      	lsls	r1, r0, #25
 8002222:	d5fb      	bpl.n	800221c <_printf_i+0xe4>
 8002224:	881e      	ldrh	r6, [r3, #0]
 8002226:	2f6f      	cmp	r7, #111	; 0x6f
 8002228:	bf0c      	ite	eq
 800222a:	2308      	moveq	r3, #8
 800222c:	230a      	movne	r3, #10
 800222e:	4851      	ldr	r0, [pc, #324]	; (8002374 <_printf_i+0x23c>)
 8002230:	2100      	movs	r1, #0
 8002232:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002236:	6865      	ldr	r5, [r4, #4]
 8002238:	2d00      	cmp	r5, #0
 800223a:	bfa8      	it	ge
 800223c:	6821      	ldrge	r1, [r4, #0]
 800223e:	60a5      	str	r5, [r4, #8]
 8002240:	bfa4      	itt	ge
 8002242:	f021 0104 	bicge.w	r1, r1, #4
 8002246:	6021      	strge	r1, [r4, #0]
 8002248:	b90e      	cbnz	r6, 800224e <_printf_i+0x116>
 800224a:	2d00      	cmp	r5, #0
 800224c:	d04b      	beq.n	80022e6 <_printf_i+0x1ae>
 800224e:	4615      	mov	r5, r2
 8002250:	fbb6 f1f3 	udiv	r1, r6, r3
 8002254:	fb03 6711 	mls	r7, r3, r1, r6
 8002258:	5dc7      	ldrb	r7, [r0, r7]
 800225a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800225e:	4637      	mov	r7, r6
 8002260:	42bb      	cmp	r3, r7
 8002262:	460e      	mov	r6, r1
 8002264:	d9f4      	bls.n	8002250 <_printf_i+0x118>
 8002266:	2b08      	cmp	r3, #8
 8002268:	d10b      	bne.n	8002282 <_printf_i+0x14a>
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	07de      	lsls	r6, r3, #31
 800226e:	d508      	bpl.n	8002282 <_printf_i+0x14a>
 8002270:	6923      	ldr	r3, [r4, #16]
 8002272:	6861      	ldr	r1, [r4, #4]
 8002274:	4299      	cmp	r1, r3
 8002276:	bfde      	ittt	le
 8002278:	2330      	movle	r3, #48	; 0x30
 800227a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800227e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002282:	1b52      	subs	r2, r2, r5
 8002284:	6122      	str	r2, [r4, #16]
 8002286:	464b      	mov	r3, r9
 8002288:	4621      	mov	r1, r4
 800228a:	4640      	mov	r0, r8
 800228c:	f8cd a000 	str.w	sl, [sp]
 8002290:	aa03      	add	r2, sp, #12
 8002292:	f7ff fedf 	bl	8002054 <_printf_common>
 8002296:	3001      	adds	r0, #1
 8002298:	d14a      	bne.n	8002330 <_printf_i+0x1f8>
 800229a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800229e:	b004      	add	sp, #16
 80022a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	f043 0320 	orr.w	r3, r3, #32
 80022aa:	6023      	str	r3, [r4, #0]
 80022ac:	2778      	movs	r7, #120	; 0x78
 80022ae:	4832      	ldr	r0, [pc, #200]	; (8002378 <_printf_i+0x240>)
 80022b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	6829      	ldr	r1, [r5, #0]
 80022b8:	061f      	lsls	r7, r3, #24
 80022ba:	f851 6b04 	ldr.w	r6, [r1], #4
 80022be:	d402      	bmi.n	80022c6 <_printf_i+0x18e>
 80022c0:	065f      	lsls	r7, r3, #25
 80022c2:	bf48      	it	mi
 80022c4:	b2b6      	uxthmi	r6, r6
 80022c6:	07df      	lsls	r7, r3, #31
 80022c8:	bf48      	it	mi
 80022ca:	f043 0320 	orrmi.w	r3, r3, #32
 80022ce:	6029      	str	r1, [r5, #0]
 80022d0:	bf48      	it	mi
 80022d2:	6023      	strmi	r3, [r4, #0]
 80022d4:	b91e      	cbnz	r6, 80022de <_printf_i+0x1a6>
 80022d6:	6823      	ldr	r3, [r4, #0]
 80022d8:	f023 0320 	bic.w	r3, r3, #32
 80022dc:	6023      	str	r3, [r4, #0]
 80022de:	2310      	movs	r3, #16
 80022e0:	e7a6      	b.n	8002230 <_printf_i+0xf8>
 80022e2:	4824      	ldr	r0, [pc, #144]	; (8002374 <_printf_i+0x23c>)
 80022e4:	e7e4      	b.n	80022b0 <_printf_i+0x178>
 80022e6:	4615      	mov	r5, r2
 80022e8:	e7bd      	b.n	8002266 <_printf_i+0x12e>
 80022ea:	682b      	ldr	r3, [r5, #0]
 80022ec:	6826      	ldr	r6, [r4, #0]
 80022ee:	1d18      	adds	r0, r3, #4
 80022f0:	6961      	ldr	r1, [r4, #20]
 80022f2:	6028      	str	r0, [r5, #0]
 80022f4:	0635      	lsls	r5, r6, #24
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	d501      	bpl.n	80022fe <_printf_i+0x1c6>
 80022fa:	6019      	str	r1, [r3, #0]
 80022fc:	e002      	b.n	8002304 <_printf_i+0x1cc>
 80022fe:	0670      	lsls	r0, r6, #25
 8002300:	d5fb      	bpl.n	80022fa <_printf_i+0x1c2>
 8002302:	8019      	strh	r1, [r3, #0]
 8002304:	2300      	movs	r3, #0
 8002306:	4615      	mov	r5, r2
 8002308:	6123      	str	r3, [r4, #16]
 800230a:	e7bc      	b.n	8002286 <_printf_i+0x14e>
 800230c:	682b      	ldr	r3, [r5, #0]
 800230e:	2100      	movs	r1, #0
 8002310:	1d1a      	adds	r2, r3, #4
 8002312:	602a      	str	r2, [r5, #0]
 8002314:	681d      	ldr	r5, [r3, #0]
 8002316:	6862      	ldr	r2, [r4, #4]
 8002318:	4628      	mov	r0, r5
 800231a:	f000 f859 	bl	80023d0 <memchr>
 800231e:	b108      	cbz	r0, 8002324 <_printf_i+0x1ec>
 8002320:	1b40      	subs	r0, r0, r5
 8002322:	6060      	str	r0, [r4, #4]
 8002324:	6863      	ldr	r3, [r4, #4]
 8002326:	6123      	str	r3, [r4, #16]
 8002328:	2300      	movs	r3, #0
 800232a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800232e:	e7aa      	b.n	8002286 <_printf_i+0x14e>
 8002330:	462a      	mov	r2, r5
 8002332:	4649      	mov	r1, r9
 8002334:	4640      	mov	r0, r8
 8002336:	6923      	ldr	r3, [r4, #16]
 8002338:	47d0      	blx	sl
 800233a:	3001      	adds	r0, #1
 800233c:	d0ad      	beq.n	800229a <_printf_i+0x162>
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	079b      	lsls	r3, r3, #30
 8002342:	d413      	bmi.n	800236c <_printf_i+0x234>
 8002344:	68e0      	ldr	r0, [r4, #12]
 8002346:	9b03      	ldr	r3, [sp, #12]
 8002348:	4298      	cmp	r0, r3
 800234a:	bfb8      	it	lt
 800234c:	4618      	movlt	r0, r3
 800234e:	e7a6      	b.n	800229e <_printf_i+0x166>
 8002350:	2301      	movs	r3, #1
 8002352:	4632      	mov	r2, r6
 8002354:	4649      	mov	r1, r9
 8002356:	4640      	mov	r0, r8
 8002358:	47d0      	blx	sl
 800235a:	3001      	adds	r0, #1
 800235c:	d09d      	beq.n	800229a <_printf_i+0x162>
 800235e:	3501      	adds	r5, #1
 8002360:	68e3      	ldr	r3, [r4, #12]
 8002362:	9903      	ldr	r1, [sp, #12]
 8002364:	1a5b      	subs	r3, r3, r1
 8002366:	42ab      	cmp	r3, r5
 8002368:	dcf2      	bgt.n	8002350 <_printf_i+0x218>
 800236a:	e7eb      	b.n	8002344 <_printf_i+0x20c>
 800236c:	2500      	movs	r5, #0
 800236e:	f104 0619 	add.w	r6, r4, #25
 8002372:	e7f5      	b.n	8002360 <_printf_i+0x228>
 8002374:	080024e3 	.word	0x080024e3
 8002378:	080024f4 	.word	0x080024f4

0800237c <memmove>:
 800237c:	4288      	cmp	r0, r1
 800237e:	b510      	push	{r4, lr}
 8002380:	eb01 0402 	add.w	r4, r1, r2
 8002384:	d902      	bls.n	800238c <memmove+0x10>
 8002386:	4284      	cmp	r4, r0
 8002388:	4623      	mov	r3, r4
 800238a:	d807      	bhi.n	800239c <memmove+0x20>
 800238c:	1e43      	subs	r3, r0, #1
 800238e:	42a1      	cmp	r1, r4
 8002390:	d008      	beq.n	80023a4 <memmove+0x28>
 8002392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002396:	f803 2f01 	strb.w	r2, [r3, #1]!
 800239a:	e7f8      	b.n	800238e <memmove+0x12>
 800239c:	4601      	mov	r1, r0
 800239e:	4402      	add	r2, r0
 80023a0:	428a      	cmp	r2, r1
 80023a2:	d100      	bne.n	80023a6 <memmove+0x2a>
 80023a4:	bd10      	pop	{r4, pc}
 80023a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80023aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80023ae:	e7f7      	b.n	80023a0 <memmove+0x24>

080023b0 <_sbrk_r>:
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	2300      	movs	r3, #0
 80023b4:	4d05      	ldr	r5, [pc, #20]	; (80023cc <_sbrk_r+0x1c>)
 80023b6:	4604      	mov	r4, r0
 80023b8:	4608      	mov	r0, r1
 80023ba:	602b      	str	r3, [r5, #0]
 80023bc:	f7fe f8e6 	bl	800058c <_sbrk>
 80023c0:	1c43      	adds	r3, r0, #1
 80023c2:	d102      	bne.n	80023ca <_sbrk_r+0x1a>
 80023c4:	682b      	ldr	r3, [r5, #0]
 80023c6:	b103      	cbz	r3, 80023ca <_sbrk_r+0x1a>
 80023c8:	6023      	str	r3, [r4, #0]
 80023ca:	bd38      	pop	{r3, r4, r5, pc}
 80023cc:	20000248 	.word	0x20000248

080023d0 <memchr>:
 80023d0:	4603      	mov	r3, r0
 80023d2:	b510      	push	{r4, lr}
 80023d4:	b2c9      	uxtb	r1, r1
 80023d6:	4402      	add	r2, r0
 80023d8:	4293      	cmp	r3, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	d101      	bne.n	80023e2 <memchr+0x12>
 80023de:	2000      	movs	r0, #0
 80023e0:	e003      	b.n	80023ea <memchr+0x1a>
 80023e2:	7804      	ldrb	r4, [r0, #0]
 80023e4:	3301      	adds	r3, #1
 80023e6:	428c      	cmp	r4, r1
 80023e8:	d1f6      	bne.n	80023d8 <memchr+0x8>
 80023ea:	bd10      	pop	{r4, pc}

080023ec <memcpy>:
 80023ec:	440a      	add	r2, r1
 80023ee:	4291      	cmp	r1, r2
 80023f0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80023f4:	d100      	bne.n	80023f8 <memcpy+0xc>
 80023f6:	4770      	bx	lr
 80023f8:	b510      	push	{r4, lr}
 80023fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80023fe:	4291      	cmp	r1, r2
 8002400:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002404:	d1f9      	bne.n	80023fa <memcpy+0xe>
 8002406:	bd10      	pop	{r4, pc}

08002408 <_realloc_r>:
 8002408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800240c:	4680      	mov	r8, r0
 800240e:	4614      	mov	r4, r2
 8002410:	460e      	mov	r6, r1
 8002412:	b921      	cbnz	r1, 800241e <_realloc_r+0x16>
 8002414:	4611      	mov	r1, r2
 8002416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800241a:	f7ff bc37 	b.w	8001c8c <_malloc_r>
 800241e:	b92a      	cbnz	r2, 800242c <_realloc_r+0x24>
 8002420:	f7ff fbcc 	bl	8001bbc <_free_r>
 8002424:	4625      	mov	r5, r4
 8002426:	4628      	mov	r0, r5
 8002428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800242c:	f000 f81b 	bl	8002466 <_malloc_usable_size_r>
 8002430:	4284      	cmp	r4, r0
 8002432:	4607      	mov	r7, r0
 8002434:	d802      	bhi.n	800243c <_realloc_r+0x34>
 8002436:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800243a:	d812      	bhi.n	8002462 <_realloc_r+0x5a>
 800243c:	4621      	mov	r1, r4
 800243e:	4640      	mov	r0, r8
 8002440:	f7ff fc24 	bl	8001c8c <_malloc_r>
 8002444:	4605      	mov	r5, r0
 8002446:	2800      	cmp	r0, #0
 8002448:	d0ed      	beq.n	8002426 <_realloc_r+0x1e>
 800244a:	42bc      	cmp	r4, r7
 800244c:	4622      	mov	r2, r4
 800244e:	4631      	mov	r1, r6
 8002450:	bf28      	it	cs
 8002452:	463a      	movcs	r2, r7
 8002454:	f7ff ffca 	bl	80023ec <memcpy>
 8002458:	4631      	mov	r1, r6
 800245a:	4640      	mov	r0, r8
 800245c:	f7ff fbae 	bl	8001bbc <_free_r>
 8002460:	e7e1      	b.n	8002426 <_realloc_r+0x1e>
 8002462:	4635      	mov	r5, r6
 8002464:	e7df      	b.n	8002426 <_realloc_r+0x1e>

08002466 <_malloc_usable_size_r>:
 8002466:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800246a:	1f18      	subs	r0, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	bfbc      	itt	lt
 8002470:	580b      	ldrlt	r3, [r1, r0]
 8002472:	18c0      	addlt	r0, r0, r3
 8002474:	4770      	bx	lr
	...

08002478 <_init>:
 8002478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247a:	bf00      	nop
 800247c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800247e:	bc08      	pop	{r3}
 8002480:	469e      	mov	lr, r3
 8002482:	4770      	bx	lr

08002484 <_fini>:
 8002484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002486:	bf00      	nop
 8002488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800248a:	bc08      	pop	{r3}
 800248c:	469e      	mov	lr, r3
 800248e:	4770      	bx	lr
