[{"name": "\u9673\u5f65\u9716", "email": "ylchen@csie.ntut.edu.tw", "latestUpdate": "2010-02-22 21:24:02", "objective": "\u96a8\u8457\u570b\u5167IC\u8a2d\u8a08\u7522\u696d\u8207\u7cfb\u7d71\u6676\u7247\uff08System on Chip\uff09\u7684\u767c\u5c55\uff0c\u61c9\u7528VHDL\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\u8207\u96fb\u8166\u8f14\u52a9\u8a2d\u8a08\u958b\u767c\u5de5\u5177CAD Tools\u4e43\u662f\u5f9e\u4e8bIC\u8a2d\u8a08\u5de5\u4f5c\u8005\u5fc5\u5099\u7684\u57fa\u672c\u6280\u80fd\uff0c\u56e0\u6b64\uff0c\u672c\u8ab2\u7a0b\u5c07\u5f15\u5c0e\u5b78\u751f\u5b78\u7fd2\u5982\u4f55\u4f7f\u7528\u9019\u4e9bVHDL\u8207\u958b\u767c\u5de5\u5177\u9032\u884c\u5404\u7a2e\u6578\u4f4dIC\u7684\u8a2d\u8a08\u958b\u767c\uff0c\u5176\u5c07\u5305\u542b\uff1a\r\n1.\u8a8d\u8b58\u5982\u4f55\u4f7f\u7528\u53ef\u7a0b\u5f0f\u898f\u5316\u908f\u8f2f\u7cfb\u7d71(FPGA)\u8207VHDL\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\u9032\u884c\u6578\u4f4dIC\u8a2d\u8a08\u3002\r\n2.\u5b78\u7fd2\u904b\u7528\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00(VHDL)\u7684\u5404\u9805\u529f\u80fd\u7279\u6027\u4f86\u8a2d\u8a08\u5b8c\u6210\u5927\u578b\u6578\u4f4d\u7cfb\u7d71\u3002\r\n3.\u5b78\u7fd2\u5c0dVHDL\u8f49\u5408\u6210\u4e4b\u7cfb\u7d71\u9032\u884c\u5075\u932f\u3001\u6a21\u64ec\u3001\u4ee5\u53ca\u5728FPGA\u786c\u9ad4\u4e0a\u7684\u5be6\u73fe\u3002\r\n", "schedule": "1. Brief Review of Digital Logic Design (1 week)\r\n2. Introduction to CAD Tools \u2013 VHDL Language (2 weeks)\r\n3. Number Representation and Arithmetic Circuits (2 weeks)\r\n4. Combinational Logic Systems (2 weeks)\r\n5. Midterm Exam\r\n6. Basic Elements of Sequential Circuits (2 weeks)\r\n7. Synchronous Sequential Circuits and Finite State Machines (3 weeks)\r\n8. Advanced Topics in VHDL Design (2 weeks)\r\n9. Final Project\r\nHierarchy in Large Circuit System Design\r\nSpecial Subsystem Designs\u2026\r\nExperiments \u2013 FPGA System Implementation\r\n", "scorePolicy": "Lab Practices & Reports: 50%\r\nMid-term Exam: 20%\r\nFinal Project: 30%\r\n", "materials": "1.\u201cFundamentals of Digital Logic With VHDL Design\u201d, 2nd Edition, Stephen Brown and Zvonko Vranesic, McGraw \u2013Hill\uff08\u6ec4\u6d77\u66f8\u5c40\u4ee3\u7406\uff09, 2005.\r\n2. \u4e2d\u8b6f\u672c: \u6578\u4f4d\u908f\u8f2f\uff0d\u4f7f\u7528VHDL\u8a2d\u8a08 \u9ec3\u9756\u9594\u8b6f \u6ec4\u6d77\u66f8\u5c40\r\n", "foreignLanguageTextbooks": false}]