<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>11549</id>
			<source_loc>9642</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11550</id>
			<source_loc>9661</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11554</id>
			<source_loc>9751</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>1.0263</delay>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>198.7020</unit_area>
			<comb_area>198.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>198.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5093</delay>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>36.2520</unit_area>
			<comb_area>36.2520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>72.5040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7347</delay>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>44.1180</unit_area>
			<comb_area>44.1180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>44.1180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>33.8580</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3137</delay>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>15.0480</unit_area>
			<comb_area>15.0480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>30.0960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1114</delay>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>117</reg_bits>
		<reg_count>14</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>117</count>
			<total_area>640.2240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1708.5092</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3392.5172</total_area>
		<comb_area>2750.2932</comb_area>
		<seq_area>638.2240</seq_area>
		<total_bits>117</total_bits>
		<state_count>18</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>11556</id>
			<source_loc>10791</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11557</id>
			<source_loc>10810</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11558</id>
			<source_loc>10900</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>1.0263</delay>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>198.7020</unit_area>
			<comb_area>198.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>198.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5093</delay>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>36.2520</unit_area>
			<comb_area>36.2520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>72.5040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3137</delay>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>15.0480</unit_area>
			<comb_area>15.0480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.1440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7347</delay>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>44.1180</unit_area>
			<comb_area>44.1180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>44.1180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>33.8580</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2565</delay>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>13.6800</unit_area>
			<comb_area>13.6800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1114</delay>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>129</reg_bits>
		<reg_count>16</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>129</count>
			<total_area>705.8880</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1757.6108</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3536.0108</total_area>
		<comb_area>2828.1228</comb_area>
		<seq_area>703.8880</seq_area>
		<total_bits>129</total_bits>
		<state_count>18</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>104</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>58</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>89</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl15</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl15</survivor>
		<absorbed>gs_ctrl21</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl17</survivor>
		<absorbed>gs_ctrl19</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl17</survivor>
		<absorbed>gs_ctrl20</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl23</survivor>
		<absorbed>gs_ctrl24</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl36</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl31</survivor>
		<absorbed>gs_ctrl38</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl39</survivor>
		<absorbed>gs_ctrl41</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl39</survivor>
		<absorbed>gs_ctrl42</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl45</survivor>
		<absorbed>gs_ctrl46</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_127_in2</survivor>
		<absorbed>DC_Filter_Equal_2Ux1U_1U_4_129_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_127_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_130_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_8Ux2U_9U_4_137_in1</survivor>
		<absorbed>DC_Filter_Add_4Ux2U_4U_4_139_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_52_in2</survivor>
		<absorbed>DC_Filter_Equal_2Ux1U_1U_4_54_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_52_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_55_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_8Ux2U_9U_4_62_in1</survivor>
		<absorbed>DC_Filter_Add_4Ux2U_4U_4_64_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>943</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>945</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>965</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>966</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.0263</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>198.7020</unit_area>
		<comb_area>198.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>397.4040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0320</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>355.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>172.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>152.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5093</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>36.2520</unit_area>
		<comb_area>36.2520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>145.0080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8885</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>142.2720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>110.8080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>95.0760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7347</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>44.1180</unit_area>
		<comb_area>44.1180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>88.2360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>75.2400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>67.7160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5529</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>62.9280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>32.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>25.3080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.0480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.0480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2565</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>331</reg_bits>
	<reg_count>72</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>331</count>
		<total_area>2733.9480</total_area>
		<unit_area>8.2597</unit_area>
		<comb_area>0.7729</comb_area>
		<seq_area>7.4868</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1906.9264</mux_area>
	<control_area>1147.4291</control_area>
	<total_area>7940.1675</total_area>
	<comb_area>5462.0355</comb_area>
	<seq_area>2478.1320</seq_area>
	<total_bits>331</total_bits>
	<state_count>76</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>936</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>937</source_loc>
		</port>
		<source_loc>
			<id>11516</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,11513</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11516</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6417,947,9248,10346,11505</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11787</source_loc>
		</port>
		<source_loc>
			<id>9918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9663,9644</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>9918</source_loc>
		</port>
		<source_loc>
			<id>10384</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,10378</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>10384</source_loc>
		</port>
		<source_loc>
			<id>11800</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12150,950,9191</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11800</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11091</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10896,11092,11093,11094</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>11091</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>11543</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>952,11540</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11543</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11804</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20207,11640,11672,953,10401,11488,11529,6433,13434,13466</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11804</source_loc>
		</port>
		<source_loc>
			<id>11083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10812,10793</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>11083</source_loc>
		</port>
		<source_loc>
			<id>10324</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>955,10318</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>10324</source_loc>
		</port>
		<source_loc>
			<id>11827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9078,956,9222</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11827</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>9930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9747,9931,9932,9933</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>9930</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>9169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18799,9166,9168</sub_loc>
		</source_loc>
		<source_loc>
			<id>9171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9169,9172,9173,9210</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9171</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>9213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18782,9212,9220,9211</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9213</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18783,9219,10327,10329</sub_loc>
		</source_loc>
		<source_loc>
			<id>10330</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9223,10331,10332</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10330</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9221</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10402</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13438,11644,18764,10397,10398,10403,10411,10412,11531,19914</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11805</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18698</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3695</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6172</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3695</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6172</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3693</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6170</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3693</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6170</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9160</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,9157,9159</sub_loc>
		</source_loc>
		<source_loc>
			<id>9162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9160,9163,9164,9179</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9162</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>9182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18739,9181,9189,9180</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9182</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18740,9188,10359,10361</sub_loc>
		</source_loc>
		<source_loc>
			<id>10363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9192,10364,10365</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10363</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9190</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9249</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19589,18721,9244,9245,9250,9258,9259,11507</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11785</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18698</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6172</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6170</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7585</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2603,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>11767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7585,9733</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_72_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11767</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_71_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9731</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9732</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9738</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_64_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9723</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11839</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18504,18499</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_62_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11839</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl45</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_62_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18503</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl44</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_61_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9722</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_61_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18501</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl43</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9696</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9694</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11746</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,9734</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11746</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18496</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl40</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18489,18486</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11838</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl39</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_20_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18413</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_19_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18392</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl37</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_16_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18410</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl35</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl34</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl33</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl32</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_13_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18554</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl31</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_12_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9729</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_12_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>9052</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_62_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>9725</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_12_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9055</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9054</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl28</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9727</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_10_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18505</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_20_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_10_in2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9053</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9726</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18506</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>11730</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18496,18509,9992,9993,9991,9990</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_73</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11730</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9991</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10075</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9986,9987,9988</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_72</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10075</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9728</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_16_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9979</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_19_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9980</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10067</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9978,9979,9980</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_70</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10067</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_51_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9653</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9968,9973,9969,9970,9972,9971</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_68</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10040</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<source_loc>
			<id>11716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18511,18478,18398,18346,18419,9962,9963,9966,9964,9965</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_67</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11716</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>11723</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18513,18421,18348,9956,9957,9959,9960,9958</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_66</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11723</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9952</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7587</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20203,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7584</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20203,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7587,7584,9950,9951,9952,9954,9953</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_65</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11776</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9946</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7588</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20204,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7583</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20204,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11773</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7588,7583,9944,9945,9946,9948,9947</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_64</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11773</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9632</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9940</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9990</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7589</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20205,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7582</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20205,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7589,7582,9938,9939,9940,9942,9941</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_63</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11769</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>9912</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18698,9660,9641,11515,11508</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>9912</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9922</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18706,9750,10320,10328,10319</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9922</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18718,9233,9748,9232</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9234</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18689,9167,9209,9231,9549,9749</sub_loc>
		</source_loc>
		<source_loc>
			<id>9934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9170,9935,9936</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9934</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18467,18423,18465,9976,9975</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_69</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11737</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9677</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9984,9982,9983</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_71</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10073</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9613</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9615</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9958</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>9752</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9579</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9581</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9255</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18684,9247,9547,9659,9662,9640,9643</sub_loc>
		</source_loc>
		<source_loc>
			<id>9924</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9255,9925,9926,9927,9928,9929,11506</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>9924</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9942</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9948</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9954</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9740</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9742</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9744</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>9274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18688,9267,9548,9661,9642,9751,11549,11550,11554</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9274</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3012</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10885</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10887</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_139_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10872</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18264,18259</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_137_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11837</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_137_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18263</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_136_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10871</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_136_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18261</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10845</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10843</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11629</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,10883</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11629</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18256</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18249,18246</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11836</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_110_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>8918</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_146_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10880</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_110_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>8922</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10881</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_96_in2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>8852</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_95_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10749</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_95_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18173</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_94_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18152</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_91_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18170</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>7526</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3005,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>11637</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7526,10882</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11637</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_88_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18314</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_87_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>8901</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_137_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10874</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_87_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>8904</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>8903</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10876</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_85_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18265</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_85_in2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>8902</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10875</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18266</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>11605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18256,18269,11160,11161,11159,11158</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_148</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11605</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11159</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_87_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10878</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11155,11156</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_147</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11231</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_91_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11151</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11148</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_145</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11148</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_96_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11145</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_94_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11146</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11146,11145</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_144</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11223</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10877</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_143</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>11143</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_126_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10802</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11133,11138,11134,11135,11137,11136</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_141</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11204</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<source_loc>
			<id>11598</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18106,18271,18238,18158,18181,11127,11131,11128,11129,11130</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_140</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11598</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>11600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18169,18108,18273,18179,11121,11122,11124,11125,11123</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_139</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11600</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11117</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7528</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20195,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7525</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20195,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>11650</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7528,7525,11115,11116,11117,11119,11118</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_138</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11650</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11111</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7529</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20197,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7524</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20197,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>11649</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7529,7524,11109,11110,11111,11113,11112</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_137</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11649</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10781</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11105</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11158</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7530</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20199,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7523</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20199,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>11641</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7530,7523,11099,11100,11105,11107,11106</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_136</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11641</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>11081</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18662,10809,10790,11542,11532</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>11081</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10362</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18670,10360,10380,10899,10379</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10362</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9203</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18682,9202,10897,9201</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9203</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18653,9158,9178,9200,10698,10898</sub_loc>
		</source_loc>
		<source_loc>
			<id>11095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9161,11096,11097</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11095</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11624</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18227,18183,18225,11141,11140</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_142</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11624</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10826</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11226</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11153,11152,11150,11151</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_146</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11226</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10762</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10764</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11123</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10901</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10728</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10730</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13437,11643,18648,10400,10696,10808,10811,10789,10792,11085,11087,11088,11089,11090,11530</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>11806</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11107</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11113</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11119</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10889</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10891</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10893</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>3012</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>10427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18652,10420,10697,10810,10791,10900,11556,11557,11558</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10427</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2588</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2517</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9730</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9724</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2990</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2920</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10879</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18258</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10873</source_loc>
		</signal>
		<source_loc>
			<id>11420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10873</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11420</source_loc>
		</module_inst>
		<source_loc>
			<id>11419</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10720,10758,10759,10780,10795,10797,10799,10815,10819,10823,10879</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11419</source_loc>
		</module_inst>
		<source_loc>
			<id>10259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>10259</source_loc>
		</module_inst>
		<source_loc>
			<id>10258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9576,9609,9610,9631,9646,9648,9650,9666,9670,9674,9730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>10258</source_loc>
		</module_inst>
		<source_loc>
			<id>1907</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7482</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1907</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_156_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_136</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_136</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_137</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_137</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_138</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_138</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_139</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5257</controller_delay>
			<lhs>
				<name>s_reg_139</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_140</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx7i2c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>16.0026</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_140</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_141</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_141</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_146</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_142</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.5973</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_126_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_142</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_143</name>
			<clock>i_clk</clock>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_143</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>s_reg_146</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_144</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_94_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_144</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_96_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>s_reg_146</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_145</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_145</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_146</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5257</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_91_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_146</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_147</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_147</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_148</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_148</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_84_in2</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_139</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_84</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_4Ux2U_4U_4_85_in2</name>
			<async/>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_4Ux2U_4U_4_85_in1</name>
			<async/>
			<module_name>mux_2bx5i3c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>10.4110</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_in1</name>
			</lhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_85</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_85</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			<async/>
			<module_name>mux_4bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>28.2535</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_144</name>
			</rhs>
			<rhs>
				<name>s_reg_145</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86</name>
			<dissolved_from>DC_Filter_Mul_9Ux4U_12U_4_86</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux9U_12U_4_87_in2</name>
			<async/>
			<module_name>mux_12bx5i3c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>56.5169</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_in2</name>
			</lhs>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_143</name>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux9U_12U_4_87_in1</name>
			<async/>
			<module_name>mux_9bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>37.8899</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>s_reg_141</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_87</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_87</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_9Ux1U_9U_4_88_in2</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_141</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_141</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_88</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2700</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>52.9587</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_87_out1</name>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux9U_12U_4_87_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_147</name>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl9</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl10</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_139</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_90</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_90</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_91_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_91_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_91</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_91</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_91_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_91_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_3Ux2U_4U_4_94_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_94_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_94</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_94</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_94_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_94_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2749</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_1Ux1U_2U_4_95_in2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_95_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_95</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_95</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_95_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_95_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_4Ux2U_4U_4_96_in2</name>
			<async/>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_91_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_96_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_146</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_96</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_96</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_95_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_96_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_96_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux1U_4U_4_98</name>
			<dissolved_from>DC_Filter_Add_4Ux1U_4U_4_98</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_139</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_146</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2779</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_105</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_105</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_106</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_106</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_142</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_107</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_107</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_139</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_110_in2</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_147</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_110_in1</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_146_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_141</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_110</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_110</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3005</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_113</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_142</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_114</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_114</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_119</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_119</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux1U_12U_4_126</name>
			<dissolved_from>DC_Filter_Add_12Ux1U_12U_4_126</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_142</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_126_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2998</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_148</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_127</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_127</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_148</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_128</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_129</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_130</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_130</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_131</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_131</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_136</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_132</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_132</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_137</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_1_4_133</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_1_4_133</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_138</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_136_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_136_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_136</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_136</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_136_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_136_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_137_in2</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_141</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_137_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_139</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_137</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_137</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2919</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_139</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_139</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_137_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_136_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_139_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_141</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_141</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_148</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_142</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_142</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_148</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_2_4_143</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_2_4_143</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_136</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_138</name>
			</rhs>
			<rhs>
				<name>s_reg_137</name>
			</rhs>
			<cond>
				<name>s_reg_148</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_145</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_148</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_139_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_146</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_146</dissolved_from>
			<async/>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_146_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2926</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_148</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_148</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_136</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_149</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_149</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_137</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_150</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_150</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_138</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_110_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_151</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_151</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_140</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_152</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_152</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_139</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx8i7c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>37.4272</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>15</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_107_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_105_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_106_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_119_out1</name>
				<name>s_reg_146</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_141_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>s_reg_142</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1902</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7538</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1902</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_155_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_63</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_63</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_64</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_64</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_65</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_65</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_66</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_66</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_67</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx7i2c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>16.0026</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_67</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_68</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_68</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_71</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_69</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.5973</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_51_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_69</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_70</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5257</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_70</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_16_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_71</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>39.4269</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_71</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_72</name>
			<clock>i_clk</clock>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_72</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_73</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_73</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_9_in2</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_4Ux2U_4U_4_10_in2</name>
			<async/>
			<module_name>mux_4bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>19.5111</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_70</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_4Ux2U_4U_4_10_in1</name>
			<async/>
			<module_name>mux_2bx7i3c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>15.3871</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_67</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_20_out1</name>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_10</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			<async/>
			<module_name>mux_4bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.2717</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5257</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_70</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl28</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11</name>
			<dissolved_from>DC_Filter_Mul_9Ux4U_12U_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux9U_12U_4_12_in2</name>
			<async/>
			<module_name>mux_12bx6i3c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>70.0194</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_72</name>
			</rhs>
			<rhs>
				<name>s_reg_71</name>
			</rhs>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<value>2064</value>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux9U_12U_4_12_in1</name>
			<async/>
			<module_name>mux_9bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>37.8899</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<name>s_reg_68</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_12</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_9Ux1U_9U_4_13_in2</name>
			<async/>
			<module_name>mux_9bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>27.9405</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_68</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_68</name>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_13</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2700</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux9U_12U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_12_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl33</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl34</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl35</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_14</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_15</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_16_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_16_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_16</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_16_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_3Ux2U_4U_4_19_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_19_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_19</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_19_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2749</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_1Ux1U_2U_4_20_in2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_20_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_20</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_20_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_30</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_31</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_32</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_67</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_36</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_39</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_44</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_44</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux1U_12U_4_51</name>
			<dissolved_from>DC_Filter_Add_12Ux1U_12U_4_51</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2998</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_73</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl39</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_52</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_52</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_73</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_53</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_55</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_55</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_56</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_56</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_57</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_57</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_1_4_58</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_1_4_58</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_2Ux2U_4U_4_61_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_61_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl43</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_61</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_61</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_61_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_62_in2</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_68</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl44</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_62_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl45</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_62</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_62</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2919</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_64</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_62_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_61_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_73</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_67</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_73</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_2_4_68</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_2_4_68</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<cond>
				<name>s_reg_73</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_70</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_73</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_64_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_71</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_71</dissolved_from>
			<async/>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2926</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_72</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_72</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_71_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3005</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_73</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_73</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_72_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_74</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_74</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_72_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_75</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_75</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_72_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_76</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_76</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_77</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_77</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_5bx8i7c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>37.4272</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>15</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_32_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_30_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_31_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_36_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_44_out1</name>
				<name>s_reg_71</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_39_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>s_reg_69</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx8i8c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>22.1921</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl28</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl28</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl31</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl31</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl32</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl32</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl33</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl33</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl34</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl34</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl35</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl35</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl37</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl37</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl39</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl39</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl40</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl40</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl43</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl43</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl44</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl44</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl45</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl45</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13480</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13479</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13467</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13436</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13234</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>20209</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12343</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_81</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_81</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12880</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12061</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11928</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11721</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13480</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13479</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13467</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13436</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11412</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_82</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_82</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>20209</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12343</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9427</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_79</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_79</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12880</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12061</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8795</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11721</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>10128</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9632</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_44</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_44</instance_name>
			<source_loc>10128</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10125</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_39</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_39</instance_name>
			<source_loc>10125</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10122</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9615</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_30</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_30</instance_name>
			<source_loc>10122</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10119</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9579</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_15</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_15</instance_name>
			<source_loc>10119</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9581</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_14</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_14</instance_name>
			<source_loc>10116</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9613</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_32</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_32</instance_name>
			<source_loc>10113</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9600</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_20</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_20</instance_name>
			<source_loc>10110</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9570,9604,9608,9630,9645,9647,9649,9665,9669,9673,9729</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_12</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_12</instance_name>
			<source_loc>10087</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10131</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9991</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_52</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_52</instance_name>
			<source_loc>10131</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10134</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9740</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_66</instance_name>
			<source_loc>10134</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9742</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_76</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_76</instance_name>
			<source_loc>10137</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_76</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9744</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_77</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_77</instance_name>
			<source_loc>10140</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9980</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_19</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_19</instance_name>
			<source_loc>10143</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9567,9602,9606,9628,9667,9727</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_10</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<source_loc>10146</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9723</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_64</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_64</instance_name>
			<source_loc>10159</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9725</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_62</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_62</instance_name>
			<source_loc>10162</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10165</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9577,9611,9634,9983,9675,9752</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_13</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_13</instance_name>
			<source_loc>10165</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10178</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9694</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_54</instance_name>
			<source_loc>10178</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_70</instance_name>
			<source_loc>10181</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9692,9734</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<source_loc>10184</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9958</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_31</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_31</instance_name>
			<source_loc>10189</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9990</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_36</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_36</instance_name>
			<source_loc>10192</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9978,9979</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_16</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_16</instance_name>
			<source_loc>10195</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9722</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_61</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_61</instance_name>
			<source_loc>10200</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10203</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9566,9627,9726</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<source_loc>10203</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9731</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_71</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_71</instance_name>
			<source_loc>10210</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9568,9986,9982,9629,9984,9987,9988,9728</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11</name>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<source_loc>10213</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_9Ux4U_12U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9940</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_56</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_56</instance_name>
			<source_loc>10230</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9946</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_57</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_57</instance_name>
			<source_loc>10233</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10236</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9952</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<name>DC_Filter_N_Mux_12_2_1_4_58</name>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_58</instance_name>
			<source_loc>10236</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_1_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9942</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_73</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			<source_loc>10240</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9948</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_74</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			<source_loc>10241</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10242</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9954</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_75</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			<source_loc>10242</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9732</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<name>DC_Filter_N_Mux_12_3_2_4_68</name>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_68</instance_name>
			<source_loc>10245</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_2_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10248</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9696</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_55</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_55</instance_name>
			<source_loc>10248</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10255</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9738</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_67</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_67</instance_name>
			<source_loc>10255</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10325</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10319</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_79</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			<source_loc>10325</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10379</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_81</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			<source_loc>10388</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10413</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10402</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_82</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_82</instance_name>
			<source_loc>10413</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10818,10882</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_110</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_110</instance_name>
			<source_loc>11234</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_110</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10785,10802</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux1U_12U_4_126</name>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_126</instance_name>
			<source_loc>11239</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux1U_12U_4_126</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9232</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>9235</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9636,9653</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux1U_12U_4_51</name>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_51</instance_name>
			<source_loc>10082</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux1U_12U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10079</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9733</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_72</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_72</instance_name>
			<source_loc>10079</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9260</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9249</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<source_loc>9260</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9225</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9221</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>9225</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9211</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>9214</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9201</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>9204</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10719,10753,10757,10779,10794,10796,10798,10814,11156,10878</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_87</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_87</instance_name>
			<source_loc>11244</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_87</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10762</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_107</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_107</instance_name>
			<source_loc>11265</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_107</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10749</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_95</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_95</instance_name>
			<source_loc>11268</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11271</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10764</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_105</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_105</instance_name>
			<source_loc>11271</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_105</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10826</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_114</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_114</instance_name>
			<source_loc>11274</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_114</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11277</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_119</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_119</instance_name>
			<source_loc>11277</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_119</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11280</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11159</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_127</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_127</instance_name>
			<source_loc>11280</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_127</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10889</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_141</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_141</instance_name>
			<source_loc>11283</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_141</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11286</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10891</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_151</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_151</instance_name>
			<source_loc>11286</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_151</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11289</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10893</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_152</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_152</instance_name>
			<source_loc>11289</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_152</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11292</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<source_loc>11292</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11295</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10728</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_90</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_90</instance_name>
			<source_loc>11295</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11298</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11146</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_94</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_94</instance_name>
			<source_loc>11298</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11301</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11148</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux1U_4U_4_98</name>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_98</instance_name>
			<source_loc>11301</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux1U_4U_4_98</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11304</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10872</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_139</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_139</instance_name>
			<source_loc>11304</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_139</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11307</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10714,10777,10816,10876</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_85</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<source_loc>11307</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11145</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_96</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_96</instance_name>
			<source_loc>11316</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11319</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10874</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_137</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_137</instance_name>
			<source_loc>11319</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_137</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10721,10760,10783,11152,11153,10901</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_88</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_88</instance_name>
			<source_loc>11322</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11335</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10843</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_129</instance_name>
			<source_loc>11335</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_129</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11338</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10885</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_145</instance_name>
			<source_loc>11338</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_145</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11341</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10841,10883</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<source_loc>11341</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_128</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11123</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_106</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_106</instance_name>
			<source_loc>11346</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_106</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11349</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11158</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_113</instance_name>
			<source_loc>11349</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11352</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10871</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_136</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_136</instance_name>
			<source_loc>11352</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_136</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11355</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10713,10776,10875</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<source_loc>11355</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11362</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11150,11151</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_91</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_91</instance_name>
			<source_loc>11362</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_91</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11367</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10880</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_146</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_146</instance_name>
			<source_loc>11367</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_146</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11370</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10718,10752,10756,10778,11143,11155,10821,10877</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86</name>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<source_loc>11370</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_9Ux4U_12U_4_86</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11387</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11105</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_131</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_131</instance_name>
			<source_loc>11387</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_131</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11391</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11111</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_132</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_132</instance_name>
			<source_loc>11391</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_132</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11394</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11117</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<name>DC_Filter_N_Mux_12_2_1_4_133</name>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_133</instance_name>
			<source_loc>11394</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_1_4_133</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11399</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11107</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_148</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			<source_loc>11399</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_148</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11113</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_149</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			<source_loc>11400</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_149</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11401</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11119</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_150</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			<source_loc>11401</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_150</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10881</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<name>DC_Filter_N_Mux_12_3_2_4_143</name>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_143</instance_name>
			<source_loc>11402</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_2_4_143</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11413</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10845</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_130</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_130</instance_name>
			<source_loc>11413</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_130</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11416</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10887</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_142</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_142</instance_name>
			<source_loc>11416</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_142</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9194</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9190</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>9194</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9183</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9180</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>9183</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11544</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11532</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_156</name>
			<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			<source_loc>11544</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11517</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11508</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_155</name>
			<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			<source_loc>11517</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=7940, bits=331</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>124</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>376</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>53</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>79</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>79</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Wed May  5 02:43:45 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>14</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>6</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>60</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>35</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>33</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>98</real_time>
			<cpu_time>10</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>98</real_time>
			<cpu_time>70</cpu_time>
		</phase>
	</timers>
	<footprint>534132</footprint>
	<subprocess_footprint>827100</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
