
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 438.156 ; gain = 99.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGAcommon/VGA-Char/nexys4/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'vga_char_86x32' [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:2]
	Parameter VGA_CLK_DIV bound to: 1 - type: integer 
	Parameter H_END bound to: 10'b1010110000 
	Parameter H_BRSTART bound to: 10'b1010110100 
	Parameter H_BREND bound to: 10'b1011010010 
	Parameter H_SYNCSTART bound to: 10'b1011101011 
	Parameter H_SYNCEND bound to: 10'b1101101011 
	Parameter H_BLSTART bound to: 10'b1111000100 
	Parameter H_BLEND bound to: 10'b1111100010 
	Parameter H_PERIOD bound to: 10'b1111100110 
	Parameter V_END bound to: 10'b1000000000 
	Parameter V_BRSTART bound to: 10'b1000000100 
	Parameter V_BREND bound to: 10'b1000100010 
	Parameter V_SYNCSTART bound to: 10'b1001001000 
	Parameter V_SYNCEND bound to: 10'b1001001100 
	Parameter V_BLSTART bound to: 10'b1010001110 
	Parameter V_BLEND bound to: 10'b1010101100 
	Parameter V_PERIOD bound to: 10'b1010110000 
INFO: [Synth 8-6157] synthesizing module 'ram128B' [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'ram128B' (1#1) [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:205]
INFO: [Synth 8-6157] synthesizing module 'char8x16_rom' [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'char8x16_rom' (2#1) [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'vga_char_86x32' (3#1) [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/FPGAcommon/VGA-Char/nexys4/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.570 ; gain = 162.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.570 ; gain = 162.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.570 ; gain = 162.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGAcommon/VGA-Char/nexys4/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [E:/FPGAcommon/VGA-Char/nexys4/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGAcommon/VGA-Char/nexys4/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 847.691 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 847.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 847.691 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 847.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'green_reg' into 'blue_reg' [E:/FPGAcommon/VGA-Char/vga_char_86x32.sv:153]
INFO: [Synth 8-5546] ROM "hcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---RAMs : 
	              896 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module ram128B 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module char8x16_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module vga_char_86x32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "vga_char_86x32_i/hcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[9]' (FDC) to 'vga_char_86x32_i/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[8]' (FDC) to 'vga_char_86x32_i/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[7]' (FDC) to 'vga_char_86x32_i/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[5]' (FDC) to 'vga_char_86x32_i/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[6]' (FDC) to 'vga_char_86x32_i/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[0]' (FDC) to 'vga_char_86x32_i/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[1]' (FDC) to 'vga_char_86x32_i/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[2]' (FDC) to 'vga_char_86x32_i/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_char_86x32_i/cnt_reg[3]' (FDC) to 'vga_char_86x32_i/cnt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_char_86x32_i/cnt_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                | Depth x Width | Implemented As | 
+------------+-------------------------------------------+---------------+----------------+
|top         | vga_char_86x32_i/char_8x16_rom_i/data_reg | 2048x8        | Block RAM      | 
+------------+-------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                           | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------------------------------------------------+-----------+----------------------+-----------------+
|top         | vga_char_86x32_i/vga_line_buffer_i/data_ram_cell_reg | Implied   | 128 x 7              | RAM128X1S x 7   | 
+------------+------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_13/vga_char_86x32_i/char_8x16_rom_i/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 847.691 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                           | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------------------------------------------------+-----------+----------------------+-----------------+
|top         | vga_char_86x32_i/vga_line_buffer_i/data_ram_cell_reg | Implied   | 128 x 7              | RAM128X1S x 7   | 
+------------+------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance vga_char_86x32_i/char_8x16_rom_i/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop vga_char_86x32_i/hsp_reg[3] is being inverted and renamed to vga_char_86x32_i/hsp_reg[3]_inv.
INFO: [Synth 8-5365] Flop vga_char_86x32_i/vsp_reg[3] is being inverted and renamed to vga_char_86x32_i/vsp_reg[3]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | vga_char_86x32_i/hsp_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | vga_char_86x32_i/clp_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | vga_char_86x32_i/vsp_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | vga_char_86x32_i/rlp_reg[3]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | vga_char_86x32_i/x_l4_reg[2] | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     9|
|3     |LUT1      |     5|
|4     |LUT2      |    42|
|5     |LUT3      |    23|
|6     |LUT4      |    21|
|7     |LUT5      |    18|
|8     |LUT6      |    26|
|9     |RAM128X1S |     7|
|10    |RAMB18E1  |     1|
|11    |SRL16E    |     7|
|12    |FDCE      |   121|
|13    |FDPE      |     2|
|14    |FDRE      |    31|
|15    |IBUF      |     2|
|16    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   331|
|2     |  vga_char_86x32_i    |vga_char_86x32 |   249|
|3     |    char_8x16_rom_i   |char8x16_rom   |     5|
|4     |    vga_line_buffer_i |ram128B        |    14|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 858.414 ; gain = 173.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 858.414 ; gain = 519.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 858.414 ; gain = 532.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.414 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGAcommon/VGA-Char/nexys4/nexys4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 09:33:33 2020...
