Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 23 17:32:57 2017
| Host         : DESKTOP-J7H8SMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_env_timing_summary_routed.rpt -rpx test_env_timing_summary_routed.rpx
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.144        0.000                      0                 1406        0.085        0.000                      0                 1406        3.750        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.144        0.000                      0                 1406        0.085        0.000                      0                 1406        3.750        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 D1rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.329ns (39.565%)  route 3.558ns (60.435%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  D1rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  D1rom_data_reg[8]/Q
                         net (fo=21, routed)          1.139     6.666    reg_file1/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X8Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.819 r  reg_file1/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=7, routed)           1.391     8.209    reg_file1/rd2[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.331     8.540 r  reg_file1/D3aluRes[7]_i_10/O
                         net (fo=1, routed)           0.000     8.540    reg_file1/D3aluRes[7]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.072 r  reg_file1/D3aluRes_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.072    reg_file1/D3aluRes_reg[7]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  reg_file1/D3aluRes_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.195    reg_file1/D3aluRes_reg[11]_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.508 r  reg_file1/D3aluRes_reg[15]_i_7/O[3]
                         net (fo=1, routed)           0.721    10.229    reg_file1/data1[15]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.306    10.535 f  reg_file1/D3aluRes[15]_i_2/O
                         net (fo=1, routed)           0.298    10.833    reg_file1/D3aluRes[15]_i_2_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  reg_file1/D3aluRes[15]_i_1/O
                         net (fo=1, routed)           0.000    10.957    aluRes[15]
    SLICE_X3Y26          FDRE                                         r  D3aluRes_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  D3aluRes_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.031    15.101    D3aluRes_reg[15]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 D1rom_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 1.443ns (24.518%)  route 4.442ns (75.482%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  D1rom_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 r  D1rom_data_reg[13]/Q
                         net (fo=63, routed)          1.843     7.371    D1rom_data_reg_n_0_[13]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     7.495 r  led_OBUF[5]_inst_i_1/O
                         net (fo=21, routed)          1.112     8.607    reg_file1/led_OBUF[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     8.731 r  reg_file1/D3aluRes[0]_i_7/O
                         net (fo=1, routed)           0.601     9.332    reg_file1/D3aluRes[0]_i_7_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.730 r  reg_file1/D3aluRes_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.887    10.617    reg_file1/data7
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.741 r  reg_file1/D3aluRes[0]_i_3/O
                         net (fo=1, routed)           0.000    10.741    reg_file1/D3aluRes[0]_i_3_n_0
    SLICE_X5Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    10.958 r  reg_file1/D3aluRes_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.958    aluRes[0]
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.064    15.135    D3aluRes_reg[0]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 D1rom_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 0.996ns (18.051%)  route 4.522ns (81.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  D1rom_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  D1rom_data_reg[14]/Q
                         net (fo=63, routed)          2.390     7.979    D1rom_data_reg_n_0_[14]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.152     8.131 r  led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.739     9.870    led_OBUF[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I1_O)        0.326    10.196 r  count_rep[0]_i_1/O
                         net (fo=2, routed)           0.392    10.588    count_rep[0]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  count_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  count_reg_rep[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)       -0.062    14.942    count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 D1rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.321ns (41.059%)  route 3.332ns (58.941%))
  Logic Levels:           6  (CARRY4=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  D1rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  D1rom_data_reg[8]/Q
                         net (fo=21, routed)          1.139     6.666    reg_file1/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X8Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.819 r  reg_file1/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=7, routed)           1.391     8.209    reg_file1/rd2[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.331     8.540 r  reg_file1/D3aluRes[7]_i_10/O
                         net (fo=1, routed)           0.000     8.540    reg_file1/D3aluRes[7]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.072 r  reg_file1/D3aluRes_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.072    reg_file1/D3aluRes_reg[7]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.406 r  reg_file1/D3aluRes_reg[11]_i_5/O[1]
                         net (fo=1, routed)           0.802    10.208    reg_file1/data1[9]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.303    10.511 r  reg_file1/D3aluRes[9]_i_2/O
                         net (fo=1, routed)           0.000    10.511    reg_file1/D3aluRes[9]_i_2_n_0
    SLICE_X5Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    10.723 r  reg_file1/D3aluRes_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.723    aluRes[9]
    SLICE_X5Y26          FDRE                                         r  D3aluRes_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  D3aluRes_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.064    15.132    D3aluRes_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 D1rom_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.996ns (18.185%)  route 4.481ns (81.815%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  D1rom_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  D1rom_data_reg[14]/Q
                         net (fo=63, routed)          2.390     7.979    D1rom_data_reg_n_0_[14]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.152     8.131 r  led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.739     9.870    led_OBUF[1]
    SLICE_X13Y21         LUT5 (Prop_lut5_I1_O)        0.326    10.196 r  count_rep[0]_i_1/O
                         net (fo=2, routed)           0.351    10.547    count_rep[0]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)       -0.047    14.957    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 D1rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.319ns (41.186%)  route 3.312ns (58.814%))
  Logic Levels:           7  (CARRY4=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  D1rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  D1rom_data_reg[8]/Q
                         net (fo=21, routed)          1.139     6.666    reg_file1/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X8Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.819 r  reg_file1/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=7, routed)           1.391     8.209    reg_file1/rd2[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.331     8.540 r  reg_file1/D3aluRes[7]_i_10/O
                         net (fo=1, routed)           0.000     8.540    reg_file1/D3aluRes[7]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.072 r  reg_file1/D3aluRes_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.072    reg_file1/D3aluRes_reg[7]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  reg_file1/D3aluRes_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.195    reg_file1/D3aluRes_reg[11]_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.417 r  reg_file1/D3aluRes_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.772    10.190    reg_file1/data1[12]
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.299    10.489 r  reg_file1/D3aluRes[12]_i_2/O
                         net (fo=1, routed)           0.000    10.489    reg_file1/D3aluRes[12]_i_2_n_0
    SLICE_X3Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    10.701 r  reg_file1/D3aluRes_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.701    aluRes[12]
    SLICE_X3Y26          FDRE                                         r  D3aluRes_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  D3aluRes_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.064    15.134    D3aluRes_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 D1rom_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.996ns (18.585%)  route 4.363ns (81.415%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  D1rom_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  D1rom_data_reg[14]/Q
                         net (fo=63, routed)          2.390     7.979    D1rom_data_reg_n_0_[14]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.152     8.131 r  led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.454     9.584    led_OBUF[1]
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.326     9.910 r  count_rep[5]_i_1/O
                         net (fo=2, routed)           0.519    10.429    count_rep[5]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.075    14.931    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 D1rom_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.996ns (18.585%)  route 4.363ns (81.415%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  D1rom_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.588 r  D1rom_data_reg[14]/Q
                         net (fo=63, routed)          2.390     7.979    D1rom_data_reg_n_0_[14]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.152     8.131 r  led_OBUF[1]_inst_i_1/O
                         net (fo=14, routed)          1.454     9.584    led_OBUF[1]
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.326     9.910 r  count_rep[5]_i_1/O
                         net (fo=2, routed)           0.519    10.429    count_rep[5]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  count_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  count_reg_rep[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.063    14.943    count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 D1rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 2.205ns (39.785%)  route 3.337ns (60.215%))
  Logic Levels:           6  (CARRY4=2 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  D1rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  D1rom_data_reg[8]/Q
                         net (fo=21, routed)          1.139     6.666    reg_file1/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X8Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.819 r  reg_file1/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=7, routed)           1.391     8.209    reg_file1/rd2[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.331     8.540 r  reg_file1/D3aluRes[7]_i_10/O
                         net (fo=1, routed)           0.000     8.540    reg_file1/D3aluRes[7]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.072 r  reg_file1/D3aluRes_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.072    reg_file1/D3aluRes_reg[7]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.294 r  reg_file1/D3aluRes_reg[11]_i_5/O[0]
                         net (fo=1, routed)           0.807    10.102    reg_file1/data1[8]
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.299    10.401 r  reg_file1/D3aluRes[8]_i_2/O
                         net (fo=1, routed)           0.000    10.401    reg_file1/D3aluRes[8]_i_2_n_0
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    10.613 r  reg_file1/D3aluRes_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.613    aluRes[8]
    SLICE_X3Y24          FDRE                                         r  D3aluRes_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  D3aluRes_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.064    15.132    D3aluRes_reg[8]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 D1rom_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3aluRes_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.435ns (43.962%)  route 3.104ns (56.038%))
  Logic Levels:           7  (CARRY4=3 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  D1rom_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  D1rom_data_reg[8]/Q
                         net (fo=21, routed)          1.139     6.666    reg_file1/reg_file_reg_r2_0_7_0_5/ADDRC1
    SLICE_X8Y21          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.819 r  reg_file1/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=7, routed)           1.391     8.209    reg_file1/rd2[4]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.331     8.540 r  reg_file1/D3aluRes[7]_i_10/O
                         net (fo=1, routed)           0.000     8.540    reg_file1/D3aluRes[7]_i_10_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.072 r  reg_file1/D3aluRes_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.072    reg_file1/D3aluRes_reg[7]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  reg_file1/D3aluRes_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.195    reg_file1/D3aluRes_reg[11]_i_5_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.529 r  reg_file1/D3aluRes_reg[15]_i_7/O[1]
                         net (fo=1, routed)           0.565    10.094    reg_file1/data1[13]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.303    10.397 r  reg_file1/D3aluRes[13]_i_2/O
                         net (fo=1, routed)           0.000    10.397    reg_file1/D3aluRes[13]_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212    10.609 r  reg_file1/D3aluRes_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.609    aluRes[13]
    SLICE_X3Y25          FDRE                                         r  D3aluRes_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  D3aluRes_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.064    15.132    D3aluRes_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 D3reg_read2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_2_2/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  D3reg_read2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  D3reg_read2_reg[2]/Q
                         net (fo=4, routed)           0.102     1.711    ram1_reg_0_255_2_2/D
    SLICE_X6Y19          RAMS64E                                      r  ram1_reg_0_255_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.854     1.981    ram1_reg_0_255_2_2/WCLK
    SLICE_X6Y19          RAMS64E                                      r  ram1_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y19          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.626    ram1_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 D3reg_read2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_6_6/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  D3reg_read2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3reg_read2_reg[6]/Q
                         net (fo=4, routed)           0.113     1.720    ram1_reg_0_255_6_6/D
    SLICE_X2Y22          RAMS64E                                      r  ram1_reg_0_255_6_6/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     1.980    ram1_reg_0_255_6_6/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram1_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.625    ram1_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 D3aluRes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.405%)  route 0.281ns (66.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[0]/Q
                         net (fo=66, routed)          0.281     1.888    ram1_reg_0_255_4_4/A0
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     1.980    ram1_reg_0_255_4_4/WCLK
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram1_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 D3aluRes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.405%)  route 0.281ns (66.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[0]/Q
                         net (fo=66, routed)          0.281     1.888    ram1_reg_0_255_4_4/A0
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     1.980    ram1_reg_0_255_4_4/WCLK
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram1_reg_0_255_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 D3aluRes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_4_4/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.405%)  route 0.281ns (66.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[0]/Q
                         net (fo=66, routed)          0.281     1.888    ram1_reg_0_255_4_4/A0
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     1.980    ram1_reg_0_255_4_4/WCLK
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram1_reg_0_255_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 D3aluRes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_4_4/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.405%)  route 0.281ns (66.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  D3aluRes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[0]/Q
                         net (fo=66, routed)          0.281     1.888    ram1_reg_0_255_4_4/A0
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     1.980    ram1_reg_0_255_4_4/WCLK
    SLICE_X6Y20          RAMS64E                                      r  ram1_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.791    ram1_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 monop/Q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.556     1.439    monop/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  monop/Q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 f  monop/Q3_reg[1]/Q
                         net (fo=1, routed)           0.054     1.634    monop/Q3[1]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.679 r  monop/tx_en_i_1/O
                         net (fo=1, routed)           0.000     1.679    monop_n_6
    SLICE_X8Y28          FDRE                                         r  tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  tx_en_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.121     1.573    tx_en_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 D3aluRes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_1_1/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.019%)  route 0.220ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  D3aluRes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[3]/Q
                         net (fo=66, routed)          0.220     1.827    ram1_reg_0_255_1_1/A3
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.852     1.979    ram1_reg_0_255_1_1/WCLK
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.720    ram1_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 D3aluRes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_1_1/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.019%)  route 0.220ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  D3aluRes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[3]/Q
                         net (fo=66, routed)          0.220     1.827    ram1_reg_0_255_1_1/A3
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.852     1.979    ram1_reg_0_255_1_1/WCLK
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.720    ram1_reg_0_255_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 D3aluRes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1_reg_0_255_1_1/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.019%)  route 0.220ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  D3aluRes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D3aluRes_reg[3]/Q
                         net (fo=66, routed)          0.220     1.827    ram1_reg_0_255_1_1/A3
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.852     1.979    ram1_reg_0_255_1_1/WCLK
    SLICE_X6Y21          RAMS64E                                      r  ram1_reg_0_255_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.720    ram1_reg_0_255_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y17   D1count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y19   D1count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y18   D1count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y24   D1count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y19   D1count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y18   D1count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y27   D1count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y16   D1count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y16   D1count_reg[2]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    ram1_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    ram1_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    ram1_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    ram1_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    ram1_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y27    ram1_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    ram1_reg_0_255_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    ram1_reg_0_255_14_14/RAMS64E_C/CLK



