{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417881680716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417881680717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 00:01:20 2014 " "Processing started: Sun Dec 07 00:01:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417881680717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417881680717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417881680717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417881681036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681086 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Found entity 2: Reset_Delay" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/vga.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sram_16bit_512k/hdl/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sram_16bit_512k/hdl/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/sram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417881681224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_DAT_dummy main.v(283) " "Verilog HDL or VHDL warning at main.v(283): object \"SD_DAT_dummy\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1417881681225 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_c1_memory main.v(295) " "Verilog HDL warning at main.v(295): object pll_c1_memory used but never assigned" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 295 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1417881681226 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_c1_memory 0 main.v(295) " "Net \"pll_c1_memory\" at main.v(295) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 295 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 main.v(141) " "Output port \"HEX0\" at main.v(141) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 main.v(142) " "Output port \"HEX1\" at main.v(142) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.v(143) " "Output port \"HEX2\" at main.v(143) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 main.v(144) " "Output port \"HEX3\" at main.v(144) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 main.v(145) " "Output port \"HEX4\" at main.v(145) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 main.v(146) " "Output port \"HEX5\" at main.v(146) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 main.v(147) " "Output port \"HEX6\" at main.v(147) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 main.v(148) " "Output port \"HEX7\" at main.v(148) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG main.v(150) " "Output port \"LEDG\" at main.v(150) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(151) " "Output port \"LEDR\" at main.v(151) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR main.v(160) " "Output port \"DRAM_ADDR\" at main.v(160) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR main.v(180) " "Output port \"SRAM_ADDR\" at main.v(180) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR main.v(188) " "Output port \"OTG_ADDR\" at main.v(188) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD main.v(156) " "Output port \"IRDA_TXD\" at main.v(156) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM main.v(161) " "Output port \"DRAM_LDQM\" at main.v(161) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM main.v(162) " "Output port \"DRAM_UDQM\" at main.v(162) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N main.v(163) " "Output port \"DRAM_WE_N\" at main.v(163) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N main.v(164) " "Output port \"DRAM_CAS_N\" at main.v(164) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N main.v(165) " "Output port \"DRAM_RAS_N\" at main.v(165) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N main.v(166) " "Output port \"DRAM_CS_N\" at main.v(166) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 main.v(167) " "Output port \"DRAM_BA_0\" at main.v(167) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 main.v(168) " "Output port \"DRAM_BA_1\" at main.v(168) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE main.v(170) " "Output port \"DRAM_CKE\" at main.v(170) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N main.v(181) " "Output port \"SRAM_UB_N\" at main.v(181) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N main.v(182) " "Output port \"SRAM_LB_N\" at main.v(182) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N main.v(183) " "Output port \"SRAM_WE_N\" at main.v(183) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N main.v(184) " "Output port \"SRAM_CE_N\" at main.v(184) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N main.v(185) " "Output port \"SRAM_OE_N\" at main.v(185) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N main.v(189) " "Output port \"OTG_CS_N\" at main.v(189) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N main.v(190) " "Output port \"OTG_RD_N\" at main.v(190) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N main.v(191) " "Output port \"OTG_WR_N\" at main.v(191) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N main.v(192) " "Output port \"OTG_RST_N\" at main.v(192) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N main.v(199) " "Output port \"OTG_DACK0_N\" at main.v(199) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N main.v(200) " "Output port \"OTG_DACK1_N\" at main.v(200) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK main.v(212) " "Output port \"SD_CLK\" at main.v(212) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO main.v(223) " "Output port \"TDO\" at main.v(223) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK main.v(215) " "Output port \"I2C_SCLK\" at main.v(215) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD main.v(235) " "Output port \"ENET_CMD\" at main.v(235) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N main.v(236) " "Output port \"ENET_CS_N\" at main.v(236) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N main.v(237) " "Output port \"ENET_WR_N\" at main.v(237) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N main.v(238) " "Output port \"ENET_RD_N\" at main.v(238) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N main.v(239) " "Output port \"ENET_RST_N\" at main.v(239) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK main.v(241) " "Output port \"ENET_CLK\" at main.v(241) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT main.v(246) " "Output port \"AUD_DACDAT\" at main.v(246) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK main.v(248) " "Output port \"AUD_XCK\" at main.v(248) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1417881681229 "|main"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK main.v(245) " "Bidirectional port \"AUD_DACLRCK\" at main.v(245) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 245 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1 1417881681230 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "main.v" "delay1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 main.v(407) " "Verilog HDL assignment warning at main.v(407): truncated value with size 32 to match size of target (28)" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881681251 "|main|Reset_Delay:delay1"}
{ "Warning" "WSGN_SEARCH_FILE" "de2_sopc.v 15 15 " "Using design file de2_sopc.v, which is not specified as a design file for the current project, but contains definitions for 15 design units and 15 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Found entity 2: cpu_0_data_master_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd_control_slave_arbitrator " "Found entity 5: lcd_control_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "6 onchip_memory2_s1_arbitrator " "Found entity 6: onchip_memory2_s1_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "7 sram_avalon_slave_0_arbitrator " "Found entity 7: sram_avalon_slave_0_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "8 tri_state_bridge_flash_avalon_slave_arbitrator " "Found entity 8: tri_state_bridge_flash_avalon_slave_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "9 tri_state_bridge_flash_bridge_arbitrator " "Found entity 9: tri_state_bridge_flash_bridge_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_s1_arbitrator " "Found entity 10: uart_s1_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "11 vga_avalon_slave_0_arbitrator " "Found entity 11: vga_avalon_slave_0_arbitrator" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_SoPC_reset_clk_50_domain_synch_module " "Found entity 12: DE2_SoPC_reset_clk_50_domain_synch_module" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_SoPC " "Found entity 13: DE2_SoPC" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "14 cfi_flash_0_lane0_module " "Found entity 14: cfi_flash_0_lane0_module" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""} { "Info" "ISGN_ENTITY_NAME" "15 cfi_flash_0 " "Found entity 15: cfi_flash_0" {  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881681292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_SoPC DE2_SoPC:DE2_SoPC_inst " "Elaborating entity \"DE2_SoPC\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\"" {  } { { "main.v" "DE2_SoPC_inst" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "de2_sopc.v" "the_cpu_0_jtag_debug_module" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "de2_sopc.v" "the_cpu_0_data_master" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator DE2_SoPC:DE2_SoPC_inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "de2_sopc.v" "the_cpu_0_instruction_master" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_register_bank_a_module " "Found entity 3: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_b_module " "Found entity 4: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_oci_debug " "Found entity 5: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_ocimem " "Found entity 7: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_avalon_reg " "Found entity 8: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_break " "Found entity 9: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_xbrk " "Found entity 10: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_dbrk " "Found entity 11: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_itrace " "Found entity 12: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_td_mode " "Found entity 13: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_dtrace " "Found entity 14: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_compute_tm_count " "Found entity 15: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifowp_inc " "Found entity 16: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_fifocount_inc " "Found entity 17: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_fifo " "Found entity 18: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_pib " "Found entity 19: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_im " "Found entity 21: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_performance_monitors " "Found entity 22: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci " "Found entity 23: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0 " "Found entity 24: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881681879 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1690) " "Verilog HDL or VHDL warning at cpu_0.v(1690): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1690 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417881681884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1692) " "Verilog HDL or VHDL warning at cpu_0.v(1692): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1692 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417881681884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1848) " "Verilog HDL or VHDL warning at cpu_0.v(1848): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1848 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417881681884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2767) " "Verilog HDL or VHDL warning at cpu_0.v(2767): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2767 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1417881681888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\"" {  } { { "de2_sopc.v" "the_cpu_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881681946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881681946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 5717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881681987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881681989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881681990 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881681990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 5783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682081 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5g1 " "Found entity 1: altsyncram_b5g1" {  } { { "db/altsyncram_b5g1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_b5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5g1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated " "Elaborating entity \"altsyncram_b5g1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682163 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Elaborating entity \"altsyncram_irf1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682249 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrf1 " "Found entity 1: altsyncram_jrf1" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_jrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrf1 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated " "Elaborating entity \"altsyncram_jrf1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.v 1 1 " "Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682380 ""}  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Elaborating entity \"mult_add_4cr2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Elaborating entity \"ded_mult_2o81\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborating entity \"altmult_add\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682502 ""}  } { { "cpu_0_mult_cell.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_mult_cell.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Elaborating entity \"mult_add_6cr2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682593 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Elaborating entity \"altsyncram_c572\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682724 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881682793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682838 ""}  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682871 ""}  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1417881682875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "de2_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881682889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881682889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\"" {  } { { "de2_sopc.v" "the_jtag_uart" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881682949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881682950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881682950 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881682950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881683405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683405 ""}  } { { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881683405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "de2_sopc.v" "the_lcd_control_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683411 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(61) " "Verilog HDL warning at lcd.v(61): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/lcd.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1417881683420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881683420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_SoPC:DE2_SoPC_inst\|lcd:the_lcd " "Elaborating entity \"lcd\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|lcd:the_lcd\"" {  } { { "de2_sopc.v" "the_lcd" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_s1_arbitrator DE2_SoPC:DE2_SoPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1 " "Elaborating entity \"onchip_memory2_s1_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1\"" {  } { { "de2_sopc.v" "the_onchip_memory2_s1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_memory2.v 1 1 " "Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2 " "Found entity 1: onchip_memory2" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881683436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2 DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2 " "Elaborating entity \"onchip_memory2\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\"" {  } { { "de2_sopc.v" "the_onchip_memory2" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881683448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683448 ""}  } { { "onchip_memory2.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/onchip_memory2.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881683448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vb1 " "Found entity 1: altsyncram_0vb1" {  } { { "db/altsyncram_0vb1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_0vb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vb1 DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0vb1:auto_generated " "Elaborating entity \"altsyncram_0vb1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|onchip_memory2:the_onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0vb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_avalon_slave_0_arbitrator DE2_SoPC:DE2_SoPC_inst\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0 " "Elaborating entity \"sram_avalon_slave_0_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\"" {  } { { "de2_sopc.v" "the_sram_avalon_slave_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram DE2_SoPC:DE2_SoPC_inst\|sram:the_sram " "Elaborating entity \"sram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\"" {  } { { "de2_sopc.v" "the_sram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\"" {  } { { "sram.v" "sram" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/sram.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_flash_avalon_slave_arbitrator DE2_SoPC:DE2_SoPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave " "Elaborating entity \"tri_state_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave\"" {  } { { "de2_sopc.v" "the_tri_state_bridge_flash_avalon_slave" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator DE2_SoPC:DE2_SoPC_inst\|uart_s1_arbitrator:the_uart_s1 " "Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "de2_sopc.v" "the_uart_s1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 7 7 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Found entity 7: uart" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1417881683547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart DE2_SoPC:DE2_SoPC_inst\|uart:the_uart " "Elaborating entity \"uart\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\"" {  } { { "de2_sopc.v" "the_uart" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_tx:the_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_regs:the_uart_regs " "Elaborating entity \"uart_regs\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_slave_0_arbitrator DE2_SoPC:DE2_SoPC_inst\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0 " "Elaborating entity \"vga_avalon_slave_0_arbitrator\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0\"" {  } { { "de2_sopc.v" "the_vga_avalon_slave_0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga DE2_SoPC:DE2_SoPC_inst\|vga:the_vga " "Elaborating entity \"vga\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\"" {  } { { "de2_sopc.v" "the_vga" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga " "Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\"" {  } { { "vga.v" "vga" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/vga.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(83) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683568 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(84) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683568 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(85) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(86) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(87) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(88) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(89) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(90) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(91) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(92) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(93) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(94) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683569 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_Controller:u0 " "Elaborating entity \"VGA_Controller\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_Controller:u0\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683573 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683573 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683573 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683573 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683574 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683574 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683574 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417881683574 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "u1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "u0" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "altsyncram_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881683587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881683587 ""}  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881683587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Elaborating entity \"altsyncram_q7o1\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Elaborating entity \"altsyncram_p132\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683731 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 39 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 79 0 0 } } { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 74 0 0 } } { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 161 0 0 } } { "binary_vga_controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/binary_vga_controller.v" 47 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4411 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 383 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1417881683737 "|main|DE2_SoPC:DE2_SoPC_inst|binary_vga_controller:the_binary_vga_controller|VGA_NIOS_CTRL:binary_vga_controller|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/decode_1qa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Elaborating entity \"decode_1qa\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Elaborating entity \"decode_1qa\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mux_hkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881683927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881683927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Elaborating entity \"mux_hkb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881683928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881684016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881684016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Elaborating entity \"mux_akb\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|vga:the_vga\|VGA_NIOS_CTRL:vga\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_p132.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881684017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_SoPC_reset_clk_50_domain_synch_module DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch " "Elaborating entity \"DE2_SoPC_reset_clk_50_domain_synch_module\" for hierarchy \"DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch\"" {  } { { "de2_sopc.v" "DE2_SoPC_reset_clk_50_domain_synch" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417881684101 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417881684906 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3226 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1417881684911 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Synthesized away node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2666 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 2827 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 3291 0 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 7170 0 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4552 0 0 } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417881686632 "|main|DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417881686632 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417881686632 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|Add8\"" {  } { { "cpu_0.v" "Add8" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6472 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1417881693350 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1417881693350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8\"" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417881693432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881693432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881693432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881693432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417881693432 ""}  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417881693432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417881693496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417881693496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417881694614 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 214 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 247 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 245 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1417881694828 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1417881694828 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT\[3\] VCC pin " "The pin \"SD_DAT\[3\]\" is fed by VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1417881694830 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1417881694830 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[2\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[2\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[10\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[10\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[1\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[1\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[9\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[9\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[0\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[0\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[8\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[8\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[7\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[7\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[15\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[15\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[6\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[6\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[5\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[5\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[4\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[4\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[3\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[3\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[14\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[14\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[13\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[13\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[12\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[12\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[11\] DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata " "Converted the fan-out from the tri-state buffer \"DE2_SoPC:DE2_SoPC_inst\|sram:the_sram\|SRAM_16Bit_512K:sram\|SRAM_DQ\[11\]\" to the node \"DE2_SoPC:DE2_SoPC_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\" into an OR gate" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1417881694902 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1417881694902 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 89 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2833 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2832 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2829 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 105 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 3205 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 554 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4457 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4758 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2622 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2935 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 333 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4495 -1 0 } } { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 2438 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 144 -1 0 } } { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 1959 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 728 -1 0 } } { "jtag_uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/jtag_uart.v" 606 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 87 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4790 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 6230 -1 0 } } { "uart.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/uart.v" 88 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 4749 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1417881695052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1417881695053 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1417881698562 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1417881698562 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1417881698562 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1417881698564 "|main|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1417881698564 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1417881703157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1417881703375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1417881703375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.map.smsg " "Generated suppressed messages file C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417881703771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417881705026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417881705026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK " "No output dependent on input pin \"TD_CLK\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417881705635 "|main|TD_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1417881705635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5143 " "Implemented 5143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417881705637 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417881705637 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "161 " "Implemented 161 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1417881705637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4434 " "Implemented 4434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417881705637 ""} { "Info" "ICUT_CUT_TM_RAMS" "271 " "Implemented 271 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1417881705637 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1417881705637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417881705637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 416 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 416 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417881705728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 00:01:45 2014 " "Processing ended: Sun Dec 07 00:01:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417881705728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417881705728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417881705728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417881705728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417881706674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417881706674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 00:01:46 2014 " "Processing started: Sun Dec 07 00:01:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417881706674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417881706674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417881706674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417881706830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1417881706924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417881706957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417881706957 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1417881707244 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417881707931 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417881707931 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1417881707931 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16857 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417881707952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16858 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417881707952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16859 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417881707952 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1417881707952 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1417881708002 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 429 " "No exact pin location assignment(s) for 2 pins of 429 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_TXD " "Pin IRDA_TXD not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 156 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 510 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1417881708407 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_RXD " "Pin IRDA_RXD not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 157 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 511 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1417881708407 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1417881708407 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881709250 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881709250 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1417881709250 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1417881709346 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881709446 "|main|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881709446 "|main|CLOCK_50"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1417881709613 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1417881709613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1417881709613 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1417881709613 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1417881709613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710122 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 134 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 506 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710122 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 225 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 557 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710122 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417881710122 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 133 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 505 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710123 ""}  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 6131 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch\|data_out  " "Automatically promoted node DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 333 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 7596 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0 " "Destination node DE2_SoPC:DE2_SoPC_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/cpu_0.v" 316 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_SoPC:DE2_SoPC_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 9894 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417881710123 ""}  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4063 -1 0 } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_SoPC:DE2_SoPC_inst\|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch\|data_out" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_SoPC:DE2_SoPC_inst|DE2_SoPC_reset_clk_50_domain_synch_module:DE2_SoPC_reset_clk_50_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 623 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16848 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710124 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417881710124 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16684 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16763 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16764 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16849 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417881710125 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417881710125 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 16570 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_SoPC:DE2_SoPC_inst\|reset_n_sources~0  " "Automatically promoted node DE2_SoPC:DE2_SoPC_inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417881710125 ""}  } { { "de2_sopc.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/de2_sopc.v" 4327 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_SoPC:DE2_SoPC_inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 7275 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417881710125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1417881711138 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417881711149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417881711149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417881711161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417881712583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1417881712592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1417881712704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 I/O " "Packed 49 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1417881713434 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1417881713434 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "23 " "Created 23 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1417881713434 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1417881713434 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1417881713653 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1417881713653 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1417881713653 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 29 29 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 56 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 58 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1417881713654 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1417881713654 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1417881713654 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417881714106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1417881716049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417881716785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1417881716846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1417881718541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417881718542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1417881720029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1417881723401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1417881723401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417881724656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1417881724661 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1417881724661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1417881724661 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417881724910 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "379 " "Found 379 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT\[1\] 0 " "Pin \"SD_DAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT\[2\] 0 " "Pin \"SD_DAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT\[0\] 0 " "Pin \"SD_DAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT\[3\] 0 " "Pin \"SD_DAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1417881725045 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1417881725045 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1417881726260 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417881726911 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1417881728260 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1417881729158 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1417881729690 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "145 " "Following 145 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 327 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 328 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 329 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 330 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 331 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 159 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 389 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 397 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 399 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 179 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 400 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 419 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 420 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 422 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 424 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 425 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 427 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 429 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 430 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 431 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 432 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 433 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 187 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 434 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 445 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 446 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 211 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 547 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 214 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 553 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 478 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 479 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 480 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 481 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 482 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 483 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 484 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 485 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 486 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 487 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 488 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 489 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 490 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 491 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 492 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 234 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 493 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 247 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 572 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently enabled " "Pin SD_DAT\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 209 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 447 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 243 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 504 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 245 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 570 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 257 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.v" 258 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1417881729701 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1417881729701 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1417881729715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.fit.smsg " "Generated suppressed messages file C:/Users/Jason/Documents/Github/THU-DSD/VGAtest/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417881730342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417881732112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 00:02:12 2014 " "Processing ended: Sun Dec 07 00:02:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417881732112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417881732112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417881732112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417881732112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417881733265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417881733265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 00:02:13 2014 " "Processing started: Sun Dec 07 00:02:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417881733265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417881733265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417881733265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417881733406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417881733407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 00:02:12 2014 " "Processing started: Sun Dec 07 00:02:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417881733407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417881733407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417881733407 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1417881733950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417881734276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417881734323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417881734323 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1417881735107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1417881735107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1417881735107 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1417881735182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881735271 "|main|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881735271 "|main|CLOCK_50"}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1417881735419 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1417881735465 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1417881735486 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1417881735492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881735495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881735511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881735518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881735524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881735531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881735537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881735537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881735537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417881735537 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1417881735586 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1417881735589 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881735967 "|main|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1417881735967 "|main|CLOCK_50"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881736068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881736075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881736084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417881736092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881736097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881736097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417881736097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417881736097 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1417881736177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417881736223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417881736226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417881736371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 00:02:16 2014 " "Processing ended: Sun Dec 07 00:02:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417881736371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417881736371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417881736371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417881736371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417881736486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 00:02:16 2014 " "Processing ended: Sun Dec 07 00:02:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417881736486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417881736486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417881736486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417881736486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1417881737262 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 427 s " "Quartus II Full Compilation was successful. 0 errors, 427 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417881737262 ""}
