// Seed: 218534912
module module_0 #(
    parameter id_2 = 32'd25
) (
    input id_1,
    input logic _id_2,
    output id_3
);
  logic id_4;
  assign id_4 = 1;
  logic id_5 = 1;
  logic id_6;
  type_10(
      1'b0, id_4, id_1[1'b0 : id_2]
  );
endmodule
