
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 263.113 ; gain = 86.715
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port clk is neither a static name nor a globally static expression [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:129]
WARNING: [Synth 8-1565] actual for formal port clk is neither a static name nor a globally static expression [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'Uklad_WE' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:34' bound to instance 'Uklad_WE_cmp' of component 'Uklad_WE' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Uklad_WE' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:44]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'DST1' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ffd' (1#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:19]
INFO: [Synth 8-3491] module 'ffd_set' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/imports/new/DFF with set.vhd:34' bound to instance 'DST2' of component 'ffd_set' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ffd_set' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/imports/new/DFF with set.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ffd_set' (2#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/imports/new/DFF with set.vhd:40]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'DSP1' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:104]
INFO: [Synth 8-3491] module 'ffd_set' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/imports/new/DFF with set.vhd:34' bound to instance 'DSP2' of component 'ffd_set' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:110]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'DCNT1' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:116]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'DCNT2' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:122]
INFO: [Synth 8-3491] module 'INV_chain_13' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/INV_chain_13.vhd:34' bound to instance 'INV_chain_st' of component 'INV_chain_13' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:128]
INFO: [Synth 8-638] synthesizing module 'INV_chain_13' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/INV_chain_13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'INV_chain_13' (3#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/INV_chain_13.vhd:40]
INFO: [Synth 8-3491] module 'INV_chain_15' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/NAND_chain.vhd:34' bound to instance 'INV_chain_sp' of component 'INV_chain_15' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:133]
INFO: [Synth 8-638] synthesizing module 'INV_chain_15' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/NAND_chain.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'INV_chain_15' (4#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/NAND_chain.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Uklad_WE' (5#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Uklad_WE.vhd:44]
INFO: [Synth 8-3491] module 'Oscylator_ST' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylatory.vhd:34' bound to instance 'Oscylator_start' of component 'Oscylator_ST' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Oscylator_ST' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylatory.vhd:44]
	Parameter g_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylatory.vhd:60]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylatory.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Oscylator_ST' (6#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylatory.vhd:44]
INFO: [Synth 8-3491] module 'Oscylator_SP' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylator_SP.vhd:34' bound to instance 'Oscylator_stop' of component 'Oscylator_SP' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Oscylator_SP' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylator_SP.vhd:44]
	Parameter g_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylator_SP.vhd:60]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylator_SP.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Oscylator_SP' (7#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Oscylator_SP.vhd:44]
INFO: [Synth 8-3491] module 'Detektor_koincyd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:34' bound to instance 'Det_koincyd' of component 'Detektor_koincyd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Detektor_koincyd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:41]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'D1' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:61]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'D2' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:67]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'D3' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:73]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/DFF with reset.vhd:13' bound to instance 'D4' of component 'ffd' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Detektor_koincyd' (8#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Detektor_koincyd.vhd:41]
INFO: [Synth 8-3491] module 'Licznik_ST' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Liczniki.vhd:35' bound to instance 'Licznik_start' of component 'Licznik_ST' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Licznik_ST' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Liczniki.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Licznik_ST' (9#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Liczniki.vhd:42]
INFO: [Synth 8-3491] module 'Licznik_SP' declared at 'C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Licznik_SP.vhd:35' bound to instance 'Licznik_stop' of component 'Licznik_SP' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Licznik_SP' [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Licznik_SP.vhd:43]
WARNING: [Synth 8-3848] Net coin_en in module/entity Licznik_SP does not have driver. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Licznik_SP.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Licznik_SP' (10#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/Licznik_SP.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 296.391 ; gain = 119.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 296.391 ; gain = 119.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'FLASH_D0'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D0'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D1'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D1'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D2'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D2'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D3'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D3'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D4'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D4'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D5'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D5'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D6'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D6'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D7'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D7'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D8'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D8'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D9'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D9'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D10'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D10'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D11'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D11'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D12'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D12'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D13'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D13'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D14'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D14'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D15'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_D15'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_CE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_CE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_WAIT'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_WAIT'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A0'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A0'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A1'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A1'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A2'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A2'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A3'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A3'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A4'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A4'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A5'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A5'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A6'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A6'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A7'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A7'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A8'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A8'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A9'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A9'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A10'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A10'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A11'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A11'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A12'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A12'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A13'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A13'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A14'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A14'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A15'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A15'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A16'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A16'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A17'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A17'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A18'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A18'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A19'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A19'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A20'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A20'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A21'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A21'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A22'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A22'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A23'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A23'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A24'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A24'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A25'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_A25'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_ADV_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_ADV_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_OE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_OE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_FWE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FLASH_FWE_B'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_EMCCLK'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_EMCCLK'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT0_LS'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_DAT0_LS'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CD_DAT3_LS'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_CD_DAT3_LS'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:103]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-161] Invalid option value 'set_property' specified for 'objects'. [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc:487]
Finished Parsing XDC File [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.srcs/constrs_1/imports/PORTS/VC707VConstraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 730.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ffd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ffd_set 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Licznik_ST 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module Licznik_SP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Licznik_stop/count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Licznik_start/count_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_start/count_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_stop/count_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_stop/count_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_stop/count_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Licznik_stop/count_reg[4] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Det_koincyd/D1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Det_koincyd/D2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Det_koincyd/D4/Q_reg )
WARNING: [Synth 8-3332] Sequential element (\Det_koincyd/D1/Q_reg ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Det_koincyd/D2/Q_reg ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Det_koincyd/D3/Q_reg ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\Det_koincyd/D4/Q_reg ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     7|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |     8|
|7     |FDCE   |    20|
|8     |FDPE   |     2|
|9     |IBUF   |     3|
|10    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |    82|
|2     |  Licznik_start   |Licznik_ST   |    17|
|3     |  Licznik_stop    |Licznik_SP   |    17|
|4     |  Oscylator_start |Oscylator_ST |     2|
|5     |  Oscylator_stop  |Oscylator_SP |     2|
|6     |  Uklad_WE_cmp    |Uklad_WE     |     9|
|7     |    DCNT1         |ffd          |     1|
|8     |    DCNT2         |ffd_0        |     2|
|9     |    DSP1          |ffd_1        |     1|
|10    |    DSP2          |ffd_set      |     2|
|11    |    DST1          |ffd_2        |     1|
|12    |    DST2          |ffd_set_3    |     2|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 730.309 ; gain = 84.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.309 ; gain = 553.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 119 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 730.309 ; gain = 522.371
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 730.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 16 09:08:37 2017...
