// Seed: 3572656997
module module_0 (
    input  tri   id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output uwire id_4
);
  logic [1 'b0 : -1] id_6 = -1 === {id_2{id_2}};
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    output supply1 id_4
);
  always @(posedge id_1) begin : LABEL_0
    id_3 = id_1;
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13,
    input tri0 id_14,
    input supply0 id_15
);
  wire id_17;
  ;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_3,
      id_5,
      id_13
  );
  assign modCall_1.id_6 = 0;
endmodule
