#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jan  3 19:04:19 2021
# Process ID: 2552
# Current directory: C:/Users/labview/project_107/project_107.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/labview/project_107/project_107.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/labview/project_107/project_107.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 371.121 ; gain = 74.934
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 481.758 ; gain = 102.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:462]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1014]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (1#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (2#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (3#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1014]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1360]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (4#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_ds_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'design_1_auto_ds_0' requires 40 connections, but only 38 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1519]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (5#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1794]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (6#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (7#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1794]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (8#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (9#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:462]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (10#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:272]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (11#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (12#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (13#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:313]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1560]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (14#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (15#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1706]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (16#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (17#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1752]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (18#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1777]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (19#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:1560]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (20#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 66 connections, but only 55 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:387]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (21#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:443]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (22#1) [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:453]
INFO: [Synth 8-256] done synthesizing module 'design_1' (23#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (24#1) [C:/Users/labview/project_107/project_107.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7HNO1D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3HM21E has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 533.766 ; gain = 154.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 533.766 ; gain = 154.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp17/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp17/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp18/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp18/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp19/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp19/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp20/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp20/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp22/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp22/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp23/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp23/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp24/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp24/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp25/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp25/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp26/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp26/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp27/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp27/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp28/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp28/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp29/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp29/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp30/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp30/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp31/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp31/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp32/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp32/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp33/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp33/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/labview/project_107/project_107.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 854.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.152 ; gain = 477.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.152 ; gain = 477.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp19/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp19/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/labview/project_107/project_107.runs/synth_1/.Xil/Vivado-2552-DESKTOP-7PABT0M/dcp21/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.152 ; gain = 477.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 856.152 ; gain = 477.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 856.152 ; gain = 477.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 866.883 ; gain = 488.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 867.105 ; gain = 488.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_cc_0               |         1|
|3     |design_1_auto_pc_0               |         1|
|4     |design_1_auto_ds_0               |         1|
|5     |design_1_auto_us_0               |         1|
|6     |design_1_axi_uartlite_0_0        |         1|
|7     |design_1_clk_wiz_1_0             |         1|
|8     |design_1_mdm_1_0                 |         1|
|9     |design_1_microblaze_0_0          |         1|
|10    |design_1_mig_7series_0_0         |         1|
|11    |design_1_rst_clk_wiz_1_100M_0    |         1|
|12    |design_1_rst_mig_7series_0_81M_0 |         1|
|13    |design_1_dlmb_bram_if_cntlr_0    |         1|
|14    |design_1_dlmb_v10_0              |         1|
|15    |design_1_ilmb_bram_if_cntlr_0    |         1|
|16    |design_1_ilmb_v10_0              |         1|
|17    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc_0               |     1|
|2     |design_1_auto_ds_0               |     1|
|3     |design_1_auto_pc_0               |     1|
|4     |design_1_auto_us_0               |     1|
|5     |design_1_axi_uartlite_0_0        |     1|
|6     |design_1_clk_wiz_1_0             |     1|
|7     |design_1_dlmb_bram_if_cntlr_0    |     1|
|8     |design_1_dlmb_v10_0              |     1|
|9     |design_1_ilmb_bram_if_cntlr_0    |     1|
|10    |design_1_ilmb_v10_0              |     1|
|11    |design_1_lmb_bram_0              |     1|
|12    |design_1_mdm_1_0                 |     1|
|13    |design_1_microblaze_0_0          |     1|
|14    |design_1_mig_7series_0_0         |     1|
|15    |design_1_rst_clk_wiz_1_100M_0    |     1|
|16    |design_1_rst_mig_7series_0_81M_0 |     1|
|17    |design_1_xbar_0                  |     1|
|18    |IBUF                             |     2|
|19    |OBUF                             |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2136|
|2     |  design_1_i                  |design_1                              |  2133|
|3     |    axi_mem_intercon          |design_1_axi_mem_intercon_0           |  1232|
|4     |      m00_couplers            |m00_couplers_imp_1R706YB              |   493|
|5     |      m01_couplers            |m01_couplers_imp_3HM21E               |   184|
|6     |      s00_couplers            |s00_couplers_imp_7HNO1D               |   188|
|7     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 877.582 ; gain = 176.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 877.582 ; gain = 498.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 889.348 ; gain = 518.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/labview/project_107/project_107.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 889.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 19:05:06 2021...
