#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 17:01:04 2021
# Process ID: 13812
# Current directory: D:/ISE/vivado/OExp04/OExp04-datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17988 D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.xpr
# Log file: D:/ISE/vivado/OExp04/OExp04-datapath/vivado.log
# Journal file: D:/ISE/vivado/OExp04/OExp04-datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {DataPath_xlslice_0_0 DataPath_xlconstant_0_1 DataPath_xlconstant_0_0 DataPath_xlslice_0_1 DataPath_xlslice_0_2 DataPath_util_vector_logic_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {DataPath_xlslice_0_0 DataPath_xlconstant_0_1 DataPath_xlconstant_0_0 DataPath_xlslice_0_1 DataPath_xlslice_0_2 DataPath_util_vector_logic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -directory D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new/datapath_tb.v w ]
add_files -fileset sim_1 D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new/datapath_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_project
open_project D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.xpr
update_compile_order -fileset sources_1
open_project D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.xpr
update_compile_order -fileset sources_1
close_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v w ]
add_files -fileset sim_1 D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_scpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
close_sim
launch_simulation
source datapath_tb.tcl
save_wave_config {D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg
set_property xsim.view D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg [get_filesets sim_1]
close_sim
