<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"><HTML><HEAD><TITLE>Clock port</TITLE><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1"><META NAME="Generator" CONTENT="NetObjects Fusion 10 for Windows"><!-- Layout script -->
<!-- DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 FINAL//EN" -->
<META CONTENT="Ian Stedman" NAME="Author">
<META CONTENT="NetObjects Fusion 4.0.1 Trial for Windows" NAME="Generator">
<STYLE ID="NOF_STYLE_SHEET">
<!--
DIV#LayoutLYR { position:absolute; top:16; left:10; z-index: 1; visibility:inherit; }
DIV#Banner2LYR { position:absolute; visibility:inherit; top:11; left:109; width:200; height:50; z-index:1 }
DIV#NavigationBar1LYR { position:absolute; visibility:inherit; top:3086; left:165; z-index:2 }
DIV#VerticalNavigationBar4LYR { position:absolute; visibility:inherit; top:75; left:8; width:100; height:50; z-index:3 }
DIV#Text6LYR { position:absolute; visibility:inherit; top:3112; left:264; width:225; height:15; z-index:4 }
DIV#Text33LYR { position:absolute; visibility:inherit; top:82; left:126; width:570; height:2985; z-index:5 }
-->
</STYLE>

<LINK REL="STYLESHEET" TYPE="text/css" HREF="../../../fusion.css"><LINK REL="STYLESHEET" TYPE="text/css" HREF="../../../"></HEAD><BODY STYLE="margin: 16px 10px;"><!-- Start of the Body for this Page --><TABLE CELLPADDING="0" CELLSPACING="0" BORDER="0" WIDTH="861"><TR VALIGN="TOP" ALIGN="LEFT"><TD><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="0" WIDTH="145"><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="25" HEIGHT="75"><IMG SRC="../../../clearpixel.gif" WIDTH="25" HEIGHT="1" BORDER="0" ALT=""></TD>
<TD WIDTH="39"><IMG SRC="../../../clearpixel.gif" WIDTH="39" HEIGHT="1" BORDER="0" ALT=""></TD><TD WIDTH="81"><IMG SRC="../../../clearpixel.gif" WIDTH="81" HEIGHT="1" BORDER="0" ALT=""></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD HEIGHT="190"></TD><TD COLSPAN="2" WIDTH="120"><!-- Start of Navigation Bar (VerticalNavigationBar1) --><TABLE ID="VerticalNavigationBar1" BORDER="0" CELLSPACING="0" CELLPADDING="0" WIDTH="120"><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19">
<!-- Start of Navigation Button (NavigationButton1) --><A HREF="../../../index.html"><IMG ID="NavigationButton1" HEIGHT="19" WIDTH="120" SRC="../../../Home_Np1_2.GIF" BORDER="0" ALT="Home" TITLE="Home"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton2) --><A HREF="../../../Amiga/amiga_h_w/amiga_h_w.html"><IMG ID="NavigationButton2" HEIGHT="19" WIDTH="120" SRC="../../../Amiga_H_W_Np1.GIF" BORDER="0" ALT="Amiga H/W"
 TITLE="Amiga H/W"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton3) --><A HREF="../../../Amiga/amiga_h_w/parallel_port/parallel_port.html"><IMG ID="NavigationButton3" HEIGHT="19" WIDTH="120" SRC="../../../Parallel_Port_Np1.GIF" BORDER="0" ALT="Parallel Port" TITLE="Parallel Port"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton4) --><A
 HREF="../../../Amiga/amiga_h_w/serial_port/serial_port.html"><IMG ID="NavigationButton4" HEIGHT="19" WIDTH="120" SRC="../../../Serial_Port_Np1.GIF" BORDER="0" ALT="Serial Port" TITLE="Serial Port"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton5) --><A HREF="../../../Amiga/amiga_h_w/mouse_joy/mouse_joy.html"><IMG ID="NavigationButton5" HEIGHT="19" WIDTH="120" SRC="../../../Mouse___Joystick_Np1.GIF" BORDER="0"
 ALT="Mouse & Joystick" TITLE="Mouse & Joystick"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton6) --><A HREF="../../../Amiga/amiga_h_w/clock_port/clock_port.html"><IMG ID="NavigationButton6" HEIGHT="19" WIDTH="120" SRC="../../../Clock_port_Hp3_1.GIF" BORDER="0" ALT="Clock port" TITLE="Clock port"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19">
<!-- Start of Navigation Button (NavigationButton7) --><A HREF="../../../Amiga/amiga_h_w/disk_drive_port/disk_drive_port.html"><IMG ID="NavigationButton7" HEIGHT="19" WIDTH="120" SRC="../../../Disk-drive_port_Np1.GIF" BORDER="0" ALT="Disk-drive port" TITLE="Disk-drive port"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton8) --><A HREF="../../../Amiga/amiga_h_w/audio/audio.html"><IMG ID="NavigationButton8" HEIGHT="19"
 WIDTH="120" SRC="../../../Audio_Np1.GIF" BORDER="0" ALT="Audio" TITLE="Audio"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19"><!-- Start of Navigation Button (NavigationButton9) --><A HREF="../../../Amiga/amiga_h_w/vga/vga.html"><IMG ID="NavigationButton9" HEIGHT="19" WIDTH="120" SRC="../../../RGB_port_Np1.GIF" BORDER="0" ALT="RGB port" TITLE="RGB port"></A></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="120" HEIGHT="19">
<!-- Start of Navigation Button (NavigationButton10) --><A HREF="../../../Amiga/amiga_h_w/keyboard/keyboard.html"><IMG ID="NavigationButton10" HEIGHT="19" WIDTH="120" SRC="../../../Keyboard_Np1.GIF" BORDER="0" ALT="Keyboard" TITLE="Keyboard"></A></TD></TR></TABLE></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD COLSPAN="3" HEIGHT="216"></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD></TD><TD WIDTH="39" CLASS="TextObject"><!-- Start of Text (Text56) --><P STYLE="margin-bottom: 0px;">
<script type="text/javascript"><!--
google_ad_client = "ca-pub-2183218248222160";
/* ians_ads2 */
google_ad_slot = "7408948020";
google_ad_width = 160;
google_ad_height = 600;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>&nbsp;</P></TD><TD></TD></TR></TABLE></TD><TD><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="0" WIDTH="627"><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="27" HEIGHT="25"><IMG
 SRC="../../../clearpixel.gif" WIDTH="27" HEIGHT="1" BORDER="0" ALT=""></TD><TD WIDTH="600"><!-- Start of Banner (Banner3) --><IMG ID="Banner3" HEIGHT="25" WIDTH="600" SRC="../../../Clock_port_NBanner.GIF" BORDER="0" ALT="Clock port" TITLE="Clock port"></TD></TR></TABLE><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="0" WIDTH="716"><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="27" HEIGHT="71"><IMG SRC="../../../clearpixel.gif" WIDTH="27" HEIGHT="1" BORDER="0" ALT=""></TD><TD WIDTH="689"><IMG
 SRC="../../../clearpixel.gif" WIDTH="689" HEIGHT="1" BORDER="0" ALT=""></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD></TD><TD WIDTH="689" CLASS="TextObject"><!-- Start of Text (Text332) --><P STYLE="margin-bottom: 0px;"><SPAN STYLE="font-family: 'Times New Roman', Times, Serif;"><B><SPAN STYLE="font-size: medium;">A1200 Clock Port Info<BR></SPAN></B><BR>Version 1.3&nbsp;&nbsp;13th December&nbsp;2003<BR>By Ian Stedman,<!-- Start of Picture (Picture3) --><IMG ID="Picture3" HEIGHT="18" WIDTH="194"
 SRC="../../../Amiga/email_address.gif" VSPACE="0" HSPACE="0" ALIGN="TOP" BORDER="0" ALT=""> <BR><BR><BR><B><SPAN STYLE="font-size: medium;">Introduction</SPAN></B><BR><BR>On the A1200, there is an area of the motherboard that may have between 22 <BR>&amp; 80 pins on it. This is the ubiquitous &#39;Clock Port.&#39; It is a popular <BR>interface for add on I/O card as it connects directly to part of the A1200<BR>data bus. <BR><BR><B><SPAN STYLE="font-size: medium;">Why is it so Called?</SPAN>
</B><BR><BR>According to my sources, Commodore were unsure whether they should add a <BR>Clock to the A 1200 and how much memory to fit as standard, 1 or 2 MByte.<BR>To allow for easily changing their minds, they built an interface <BR>straight onto the A1200&#39;s DRAM bus and provided it with the appropriate <BR>interface lines. Commodore decided to add a full 2 mbyte of RAM and leave <BR>the real time clock off the A1200. <BR><BR><SPAN STYLE="font-size: medium;">How many pins are there?</SPAN>
<BR><BR>22 Usable.<BR>Whilst there are 80 pins, 68 of them are for the unused 1 Mbyte memory expansion and connect to the DRAM data bus. These are of no use to anyone designing an add on card.<BR><BR>The usable pins are located on conector P9B. P9A and P9B are next to each other on the motherboard. P9A pin 1 is marked on the PCB. If you then count along in sequence (1,3,5 top row, 2,4,6 bottom row) you will come to the first clockport pin. All numbers below are in relation to pin 1 of P9A.<BR>
<BR>Pin no.NameDescription <BR>19: GND&nbsp;&nbsp;&nbsp;&nbsp; Ground&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <BR>20: VCC&nbsp;&nbsp;&nbsp;&nbsp;+5v DC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<BR>21: INT6&nbsp;&nbsp;&nbsp;&nbsp;Interupt Request&nbsp;&nbsp; <BR>22: _SPARE_CS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <BR>23: _RTC_CS&nbsp;&nbsp;Real Time Clock CS&nbsp;&nbsp;<BR>24: _PWR_BAD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <BR>
25: _IORD&nbsp;&nbsp;&nbsp;IO Read&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <BR>26: _IOWR&nbsp;&nbsp;&nbsp;IO Write&nbsp;&nbsp;&nbsp;<BR>27: A5&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Address Bus Bit 5&nbsp;<BR>28: A4&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Address Bus Bit 4&nbsp;&nbsp;<BR>29: A3&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Address Bus Bit 3&nbsp; <BR>30: A2&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Address Bus Bit 2&nbsp; <BR>31: D23&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 23&nbsp;&nbsp;&nbsp;<BR>
32: D22&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 22&nbsp;&nbsp;&nbsp;<BR>33: D21&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 21&nbsp;&nbsp;&nbsp;<BR>34: D20&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 20&nbsp;&nbsp;&nbsp;<BR>35: D19&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 19&nbsp;&nbsp;&nbsp;&nbsp;<BR>36: D18&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 18&nbsp;&nbsp;&nbsp; <BR>37: D17&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 17&nbsp;&nbsp;&nbsp;&nbsp;<BR>38: D16&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 16&nbsp;&nbsp;&nbsp; <BR>
39: GND&nbsp;&nbsp; Ground&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<BR>40: _RESET Reset&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<BR><BR>Note: a _prefix e.g. _RESET denotes active low.<BR><BR>In summary you have an 8 bit data interface with 4 address lines and 2 chip selects and control strobes.<BR><BR><B><SPAN STYLE="font-size: medium;">How do I interface to this port?</SPAN></B><BR><BR>You will need to know about microprocessor interfacing to do this.<BR>
See the example interfaces in this archive for more details.<BR><BR>First you must be aware that there are only 4 address lines available, 2^4 gives 16 address locations per chip select. There are 2 chip selects so this yields 32 locations in total available!<BR><BR>Read/Write strobes are available for your use and decodes to address spaces. You can make a basic interface with minimal interface logic.<BR><BR>The A1200 memory map has the following addresses detailed.<BR><BR>
$D80000 to $D8FFFF&nbsp;64 KB SPARE chip select (selected by SPARE_CS)<BR>&nbsp;&nbsp;(The area of memory where the clock port resides)<BR>$DC0000 to $DCFFFF&nbsp;64 KB Real Time Clock(RTC) (selected by RTC_CS)<BR><BR>The region of $DC0000 to $DCFFFF is used by an accelerator card that has a built in clock as the RTC_CS signal goes to the A1200 CPU connecotr and can not be used if you have a clock, simple really!<BR><BR>
Address lines A2, A3, A4 and A5 only are available. You can only access D16-D23 as well so this yields the following accessible addresses,<BR><BR>$D80001<BR>$D80005<BR>$D80009<BR>$D8000D<BR>$D80011<BR>$D80015<BR>$D80019<BR>$D8001D<BR>$D80021<BR>$D80025<BR>$D80029<BR>$D8002D<BR>$D80031<BR>$D80035<BR>$D80039<BR>$D8003D<BR><BR>Why are the addresses odd?<BR><BR>To read/write to these addresses you need to perform word read/writes under the 68000 architecture. <BR><BR>
See the included designs for more information.<BR><BR><B><SPAN STYLE="font-size: medium;">A note on chip selects and wait states</SPAN></B><BR><BR>As this is a CPU bus interface<BR>SPARE_CS 64K, 3 wait read/4 write, _IORD/_IOWR/_WAIT<BR><BR>Nominally an Z8530 or 1NS8250 derivative UART. Note that while slow timing <BR>is provided there is no hardware support for the PCLK &quot;holdoff&quot; required <BR>by the Z8530 chips, this must be insured by software and/or using one of <BR>
the derivative chips which minimize this requirement.<BR>_RTC_CS 64K, 3 wait read/4 write, _IORD/_IOWR/_WAIT<BR><BR>Nominally a OKI M5M6242 or Ricoh RF5C01 Real-Time clock chip.&nbsp;Note that <BR>there is provision for this chip both on board and on a &quot;A501 style&quot; <BR>chip memory expansion header.<BR><BR>_NET_CS64K, 0 wait read/1 write, _IORD/_IOWR/_WAIT<BR>&nbsp;Nominally a network interface chip such as the SMC C0M2020 Arcnet controller<BR>
&nbsp;chip or one of the various&nbsp;&quot;single chip&quot; Ethernet controller chips.<BR><BR><BR><BR><B><SPAN STYLE="font-size: medium;">Clock Header Pinout information</SPAN></B><BR>Two 40 Pin DIL headers have been provided on the A1200 for a Memory/RTC expander. <BR>This is the pinout for the complete &quot;clock&quot; header - the space for which is visible above and below the Chip Mem 
IC&#39;s.&nbsp;Note that only the P9B pins 19-40 actually have a header soldered in in most machines, although some earlier revisions (such as 1B) had a complete P9B, and the earliest of prototypes had both P9A and P9B complete, probably in conjunction with 1mb Chip RAM.<BR><BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; P9B (Bottom)&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; P9A (Top)<BR>
&nbsp; -------------------------------------+----------------------------------------&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|<BR>&nbsp;&nbsp; 1: GND&nbsp;&nbsp;&nbsp;&nbsp;Ground&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp; 1: GND&nbsp;&nbsp;&nbsp; Ground<BR>&nbsp;&nbsp; 2: VCC&nbsp;&nbsp;&nbsp;&nbsp;+5v DC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp; 2: VCC&nbsp;&nbsp;&nbsp; +5v DC<BR>
&nbsp;&nbsp; 3: DRD0&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 0&nbsp;|&nbsp; 3: DRD16&nbsp;&nbsp; DRAM Data Bus Bit 16<BR>&nbsp;&nbsp; 4: DRD15&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 15 |&nbsp; 4: DRD31&nbsp;&nbsp; DRAM Data Bus Bit 31<BR>&nbsp;&nbsp; 5: DRD1&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 1&nbsp;|&nbsp; 5: DRD17&nbsp;&nbsp; DRAM Data Bus Bit 17<BR>&nbsp;&nbsp; 6: DRD14&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 14 |&nbsp; 6: DRD30&nbsp;&nbsp; DRAM Data Bus Bit 30<BR>
&nbsp;&nbsp; 7: DRD2&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 2&nbsp;|&nbsp; 7: DRD18&nbsp;&nbsp; DRAM Data Bus Bit 18<BR>&nbsp;&nbsp; 8: DRD13&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 13 |&nbsp; 8: DRD29&nbsp;&nbsp; DRAM Data Bus Bit 29<BR>&nbsp;&nbsp; 9: DRD3&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 3&nbsp;|&nbsp; 9: DRD19&nbsp;&nbsp; DRAM Data Bus Bit 19<BR>&nbsp;&nbsp;10: DRD12&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 12 |&nbsp;10: DRD28&nbsp;&nbsp; DRAM Data Bus Bit 28<BR>
&nbsp;&nbsp;11: DRD4&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 4&nbsp;|&nbsp;11: DRD20&nbsp;&nbsp; DRAM Data Bus Bit 20<BR>&nbsp;&nbsp;12: DRD11&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 11 |&nbsp;12: DRD27&nbsp;&nbsp; DRAM Data Bus Bit 27<BR>&nbsp;&nbsp;13: DRD5&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 5&nbsp;|&nbsp;13: DRD21&nbsp;&nbsp; DRAM Data Bus Bit 21<BR>&nbsp;&nbsp;14: DRD10&nbsp;&nbsp;&nbsp;DRAM Data Bus Bit 10 |&nbsp;14: DRD26&nbsp;&nbsp; DRAM Data Bus Bit 26<BR>
&nbsp;&nbsp;15: DRD6&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 6&nbsp;|&nbsp;15: DRD22&nbsp;&nbsp; DRAM Data Bus Bit 22<BR>&nbsp;&nbsp;16: DRD9&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 9&nbsp;|&nbsp;16: DRD25&nbsp;&nbsp; DRAM Data Bus Bit 25<BR>&nbsp;&nbsp;17: DRD7&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 7&nbsp;|&nbsp;17: DRD23&nbsp;&nbsp; DRAM Data Bus Bit 23<BR>&nbsp;&nbsp;18: DRD8&nbsp;&nbsp;&nbsp; DRAM Data Bus Bit 8&nbsp;|&nbsp;18: DRD24&nbsp;&nbsp; DRAM Data Bus Bit 24<BR>
&nbsp;&nbsp;19: GND&nbsp;&nbsp;&nbsp;&nbsp;Ground&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;19: GND&nbsp;&nbsp;&nbsp; Ground<BR>&nbsp;&nbsp;20: VCC&nbsp;&nbsp;&nbsp;&nbsp;+5v DC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;20: VCC&nbsp;&nbsp;&nbsp; +5v DC<BR>&nbsp;&nbsp;21: INT6&nbsp;&nbsp;&nbsp; Interupt Request&nbsp;&nbsp; |&nbsp;21: _BWE Buffered write enable<BR>
&nbsp;&nbsp;22: _SPARE_CS&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;22: _ROE&nbsp;&nbsp;&nbsp;Buffered read enable<BR>&nbsp;&nbsp;23: _RTC_CS&nbsp;&nbsp;Real Time Clock CS&nbsp; |&nbsp;23: _BRAS0&nbsp;&nbsp;Budgie Row Addr. Bit 0<BR>&nbsp;&nbsp;24: _PWR_BAD&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;24: _BRAS1&nbsp;&nbsp;Budgie Row Addr. Bit 1<BR>
&nbsp;&nbsp;25: _IORD&nbsp;&nbsp;&nbsp;IO Read&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;25: _BCAS_UU&nbsp;Budgie Col. Addr. Strobe<BR>&nbsp;&nbsp;26: _IOWR&nbsp;&nbsp;&nbsp;IO Write&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;26: _BCAS_UM&nbsp;Budgie Col. Addr. Strobe<BR>&nbsp;&nbsp;27: A5&nbsp;&nbsp;&nbsp;&nbsp; Address Bus Bit 5&nbsp;&nbsp;|&nbsp;27: _BCAS_LL&nbsp;Budgie Col. Addr. Strobe <BR>
&nbsp;&nbsp;28: A4&nbsp;&nbsp;&nbsp;&nbsp; Address Bus Bit 4&nbsp;&nbsp;|&nbsp;28: _BCAS_LM&nbsp;Budgie Col. Addr. Strobe<BR>&nbsp;&nbsp;29: A3&nbsp;&nbsp;&nbsp;&nbsp; Address Bus Bit 3&nbsp;&nbsp;|&nbsp;29: BDRA0 Budgie DRAM Address 0<BR>&nbsp;&nbsp;30: A2&nbsp;&nbsp;&nbsp;&nbsp; Address Bus Bit 2&nbsp;&nbsp;|&nbsp;30: CCK_A&nbsp;&nbsp; Colour Clock<BR>&nbsp;&nbsp;31: D23&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 23&nbsp;&nbsp;&nbsp;|&nbsp;31: BDRA1 Budgie DRAM Address 1<BR>
&nbsp;&nbsp;32: D22&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 22&nbsp;&nbsp;&nbsp;|&nbsp;33: BDRA8 Budgie DRAM Address 8<BR>&nbsp;&nbsp;33: D21&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 21&nbsp;&nbsp;&nbsp;|&nbsp;33: BDRA2 Budgie DRAM Address 2<BR>&nbsp;&nbsp;34: D20&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 20&nbsp;&nbsp;&nbsp;|&nbsp;34: BDRA7 Budgie DRAM Address 7<BR>&nbsp;&nbsp;35: D19&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 19&nbsp;&nbsp;&nbsp;|&nbsp;35: BDRA3 Budgie DRAM Address 3<BR>
&nbsp;&nbsp;36: D18&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 18&nbsp;&nbsp;&nbsp;|&nbsp;36: BDRA6 Budgie DRAM Address 6<BR>&nbsp;&nbsp;37: D17&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 17&nbsp;&nbsp;&nbsp;|&nbsp;37: BDRA4 Budgie DRAM Address 4<BR>&nbsp;&nbsp;38: D16&nbsp;&nbsp;&nbsp;&nbsp;Data Bit Bit 16&nbsp;&nbsp;&nbsp;|&nbsp;38: BDRA5 Budgie DRAM Address 5<BR>&nbsp;&nbsp;39: GND&nbsp;&nbsp;&nbsp;&nbsp;Ground&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;39: GND&nbsp;&nbsp;&nbsp; Ground<BR>
&nbsp;&nbsp;40: _RESET&nbsp;&nbsp; Reset&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;40: VCC&nbsp;&nbsp;&nbsp; +5v DC<BR><BR>NOTE: The DRAM data bus and Budgie DRAM address pins are not available for use! They connect to the 2 MByte of chip RAM fitted to the A1200.<BR><BR>That&#39;s it for now.<BR><BR>See the clk_serial.lha archive on Aminet for design notes of a clockport serial card.<BR><BR>Ian</SPAN></P></TD></TR></TABLE><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="0"><TR
 VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="30" HEIGHT="12"><IMG SRC="../../../clearpixel.gif" WIDTH="30" HEIGHT="1" BORDER="0" ALT=""></TD><TD></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD></TD><TD NOWRAP="NOWRAP" CLASS="TextNavBar" STYLE="text-align: center;"><!-- Start of Navigation Bar (NavigationBar1) -->[<A HREF="../../../index.html">Home</A>]&nbsp;[<A HREF="../../../Amiga/amiga.html">Amiga</A>]&nbsp;[<A HREF="../../../Microcontroller_bitsnpieces/microcontroller_bitsnpieces.html">Micro Bits &#39;n&#39; pieces</A>]&nbsp;[<A
 HREF="../../../Links/links.html">Links</A>]&nbsp;[<A HREF="../../../Projects/projects.html">Projects</A>]&nbsp;[<A HREF="../../../Technical/technical.html">Technical</A>]&nbsp;[<A HREF="../../../downloads/downloads.html">Downloads</A>]&nbsp;[<A HREF="../../../Sales/sales.html">Sales</A>]&nbsp;[<A HREF="../../../Contact/contact.php">Contact</A>]</TD></TR></TABLE><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="0" WIDTH="270"><TR VALIGN="TOP" ALIGN="LEFT"><TD WIDTH="96" HEIGHT="12"><IMG
 SRC="../../../clearpixel.gif" WIDTH="96" HEIGHT="1" BORDER="0" ALT=""></TD><TD WIDTH="174"><IMG SRC="../../../clearpixel.gif" WIDTH="174" HEIGHT="1" BORDER="0" ALT=""></TD></TR><TR VALIGN="TOP" ALIGN="LEFT"><TD></TD><TD WIDTH="174" CLASS="TextObject"><!-- Start of Text (Text55) --><P STYLE="margin-bottom: 0px;">Updated 13 January 2013</P></TD></TR></TABLE></TD></TR></TABLE><!-- End of the Body for this Page --></BODY></HTML> 