// Seed: 65211275
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_4 = 32'd86
) (
    input  wor  id_0,
    input  tri  _id_1,
    output tri1 id_2
);
  logic _id_4, id_5, id_6, id_7, id_8, id_9;
  and primCall (id_2, id_6, id_9, id_5, id_10);
  logic [id_1  -  id_4 : 1] id_10;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
