/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_8z & celloutsig_1_7z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[12]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z & celloutsig_0_9z);
  assign celloutsig_1_7z = !(in_data[129] ? in_data[155] : celloutsig_1_5z);
  assign celloutsig_1_8z = celloutsig_1_0z[0] | celloutsig_1_2z[0];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[1:0], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[1], celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_0_6z = { in_data[65:62], _00_ } && in_data[94:86];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_4z } && { in_data[152:147], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[32:26], celloutsig_0_2z, celloutsig_0_0z } && { in_data[34:27], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[40:29], celloutsig_0_3z, celloutsig_0_3z, _00_, _00_, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } < { in_data[50:46], _00_, celloutsig_0_3z, _00_, celloutsig_0_3z, celloutsig_0_2z, _00_, _00_, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[162:160] % { 1'h1, in_data[126:125] };
  assign celloutsig_1_1z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[1], in_data[96] };
  assign celloutsig_1_18z = in_data[107:102] % { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[123:122], celloutsig_1_2z };
  assign celloutsig_0_0z = | in_data[79:53];
  assign celloutsig_0_9z = ^ { _00_[3:1], celloutsig_0_3z };
  assign celloutsig_0_14z = ^ { celloutsig_0_8z[11:5], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_4z = ^ { celloutsig_1_3z[4:2], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[56:51] ~^ { in_data[87:85], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[19:17], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
