Microsemi Corporation - Microsemi Libero Software Release v2021.1 (Version 2021.1.0.17)

Date      :  Wed Aug 18 14:23:41 2021
Project   :  C:\Users\Constantin\Documents\hshl_soundchip\hshl_soundchip
Component :  soundchip_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/CCC_0/soundchip_sb_CCC_0_FCCC.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/rtl/vhdl/core_obfuscated/AHBLSramIf.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/COREAHBLSRAM_0_0/rtl/vhdl/core_obfuscated/SramCtrlIf.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/COREAHBLSRAM_0_0/rtl/vhdl/core_obfuscated/CoreAHBLSRAM.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/COREAHBLSRAM_0_0/rtl/vhdl/core_obfuscated/lsram_2048to139264x8.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/COREAHBLSRAM_0_0/rtl/vhdl/core_obfuscated/usram_128to9216x8.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/components.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/ahbtoapb3_pkg.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreGPIO/3.0.120/rtl/vhdl/core/components.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreGPIO/3.0.120/rtl/vhdl/core/coregpio.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreGPIO/3.0.120/rtl/vhdl/core/coregpio_pkg.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CORESPI/3.0.156/rtl/vhdl/core_obfuscated/spi_master.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CORESPI/3.0.156/rtl/vhdl/core_obfuscated/spi_slave.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CORESPI/3.0.156/rtl/vhdl/core_obfuscated/corespi_sfr.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CORESPI/3.0.156/rtl/vhdl/core_obfuscated/corespi.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CORESPI/3.0.156/rtl/vhdl/core_obfuscated/components.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/CoreTimer/1.1.101/rtl/vhdl/o/CoreTimer.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/FABOSC_0/soundchip_sb_FABOSC_0_OSC.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/soundchip_sb.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/soundchip_sb_MSS.vhd

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/soundchip_sb_MSS_syn.vhd

HDL source files for Mentor Precision Synthesis tool:
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/soundchip_sb_MSS_pre.vhd

Stimulus files for all Simulation tools:
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/subsystem.bfm
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/CM3_compile_bfm.tcl
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/user.bfm
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/test.bfm
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/coreparameters.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/rtl/vhdl/test/user/XHDL_misc.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/Actel/DirectCore/COREAHBLSRAM/2.0.113/rtl/vhdl/test/user/XHDL_std_logic.vhd
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb/COREAHBLSRAM_0_0/rtl/vhdl/test/user/testbench.vhd

Firmware files for all Software IDE tools:
    C:/Users/Constantin/Documents/hshl_soundchip/hshl_soundchip/component/work/soundchip_sb_MSS/sys_config_mss_clocks.h

