<stg><name>store_output</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten86 = phi i9 [ 0, %0 ], [ %add_ln125, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten86"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %b_0 = phi i3 [ 0, %0 ], [ %select_ln131_1, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln126, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:3  %t_0 = phi i5 [ 0, %0 ], [ %select_ln130_2, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:4  %h_0 = phi i3 [ 0, %0 ], [ %h, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="3">
<![CDATA[
.preheader:5  %trunc_ln130 = trunc i3 %b_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader:6  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln130, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="5">
<![CDATA[
.preheader:7  %zext_ln130 = zext i5 %t_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:8  %add_ln130 = add i6 %zext_ln130, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:9  %icmp_ln125 = icmp eq i9 %indvar_flatten86, -256

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:10  %add_ln125 = add i9 1, %indvar_flatten86

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:11  br i1 %icmp_ln125, label %1, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6:0  %b = add i3 1, %b_0

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:2  %icmp_ln126 = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_6:3  %select_ln131 = select i1 %icmp_ln126, i5 0, i5 %t_0

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_6:4  %select_ln131_1 = select i1 %icmp_ln126, i3 %b, i3 %b_0

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="3">
<![CDATA[
hls_label_6:7  %trunc_ln130_1 = trunc i3 %b to i2

]]></Node>
<StgValue><ssdm name="trunc_ln130_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
hls_label_6:8  %shl_ln130_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln130_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln130_mid1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6:9  %select_ln131_2 = select i1 %icmp_ln126, i6 %shl_ln130_mid1, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:10  %xor_ln131 = xor i1 %icmp_ln126, true

]]></Node>
<StgValue><ssdm name="xor_ln131"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6:11  %icmp_ln127 = icmp eq i3 %h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:12  %and_ln131 = and i1 %icmp_ln127, %xor_ln131

]]></Node>
<StgValue><ssdm name="and_ln131"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:13  %t = add i5 1, %select_ln131

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:14  %or_ln130_15 = or i1 %and_ln131, %icmp_ln126

]]></Node>
<StgValue><ssdm name="or_ln130_15"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_6:15  %select_ln130 = select i1 %or_ln130_15, i3 0, i3 %h_0

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="5">
<![CDATA[
hls_label_6:16  %zext_ln130_1 = zext i5 %t to i6

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_6:17  %add_ln130_2 = add i6 %zext_ln130_1, %select_ln131_2

]]></Node>
<StgValue><ssdm name="add_ln130_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6:18  %select_ln131_3 = select i1 %icmp_ln126, i6 %shl_ln130_mid1, i6 %add_ln130

]]></Node>
<StgValue><ssdm name="select_ln131_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_6:19  %select_ln130_1 = select i1 %and_ln131, i6 %add_ln130_2, i6 %select_ln131_3

]]></Node>
<StgValue><ssdm name="select_ln130_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_6:20  %shl_ln130_1_mid2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %select_ln130_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln130_1_mid2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_6:21  %select_ln130_2 = select i1 %and_ln131, i5 %t, i5 %select_ln131

]]></Node>
<StgValue><ssdm name="select_ln130_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="3">
<![CDATA[
hls_label_6:122  %zext_ln130_2 = zext i3 %select_ln130 to i8

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:123  %add_ln130_1 = add i8 %zext_ln130_2, %shl_ln130_1_mid2

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="3">
<![CDATA[
hls_label_6:125  %trunc_ln131 = trunc i3 %select_ln130 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:271  %add_ln126_1 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_6:272  %select_ln126 = select i1 %icmp_ln126, i8 1, i8 %add_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
hls_label_6:5  %tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln131_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="7">
<![CDATA[
hls_label_6:6  %zext_ln130_3 = zext i7 %tmp_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln130_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:22  %zext_ln130_4 = zext i5 %select_ln130_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln130_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:23  %add_ln131 = add i8 %zext_ln130_3, %zext_ln130_4

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_6:24  %tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln131, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:25  %zext_ln131 = zext i12 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:26  %OUT_0_addr = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="OUT_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:27  %or_ln131 = or i12 %tmp_17, 1

]]></Node>
<StgValue><ssdm name="or_ln131"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:28  %zext_ln131_1 = zext i12 %or_ln131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:29  %OUT_0_addr_1 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="OUT_0_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:72  %OUT_1_addr = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="OUT_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:73  %OUT_1_addr_1 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="OUT_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:88  %OUT_2_addr = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="OUT_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:89  %OUT_2_addr_1 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="OUT_2_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:104  %OUT_3_addr = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="OUT_3_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:105  %OUT_3_addr_1 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="OUT_3_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:126  %OUT_0_load = load float* %OUT_0_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:127  %OUT_1_load = load float* %OUT_1_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:128  %OUT_2_load = load float* %OUT_2_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:129  %OUT_3_load = load float* %OUT_3_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:135  %OUT_0_load_1 = load float* %OUT_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:136  %OUT_1_load_1 = load float* %OUT_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:137  %OUT_2_load_1 = load float* %OUT_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:138  %OUT_3_load_1 = load float* %OUT_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:30  %or_ln131_1 = or i12 %tmp_17, 2

]]></Node>
<StgValue><ssdm name="or_ln131_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:31  %zext_ln131_18 = zext i12 %or_ln131_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_18"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:32  %OUT_0_addr_2 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_18

]]></Node>
<StgValue><ssdm name="OUT_0_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:33  %or_ln131_2 = or i12 %tmp_17, 3

]]></Node>
<StgValue><ssdm name="or_ln131_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:34  %zext_ln131_19 = zext i12 %or_ln131_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_19"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:35  %OUT_0_addr_3 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_19

]]></Node>
<StgValue><ssdm name="OUT_0_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:74  %OUT_1_addr_2 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_18

]]></Node>
<StgValue><ssdm name="OUT_1_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:75  %OUT_1_addr_3 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_19

]]></Node>
<StgValue><ssdm name="OUT_1_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:90  %OUT_2_addr_2 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_18

]]></Node>
<StgValue><ssdm name="OUT_2_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:91  %OUT_2_addr_3 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_19

]]></Node>
<StgValue><ssdm name="OUT_2_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:106  %OUT_3_addr_2 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_18

]]></Node>
<StgValue><ssdm name="OUT_3_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:107  %OUT_3_addr_3 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_19

]]></Node>
<StgValue><ssdm name="OUT_3_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_6:124  %shl_ln130_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln130_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln130_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:126  %OUT_0_load = load float* %OUT_0_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:127  %OUT_1_load = load float* %OUT_1_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:128  %OUT_2_load = load float* %OUT_2_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:129  %OUT_3_load = load float* %OUT_3_addr, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:130  %tmp_1 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load, float %OUT_1_load, float %OUT_2_load, float %OUT_3_load, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:131  %zext_ln131_2 = zext i12 %shl_ln130_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:132  %output_data_addr = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="output_data_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:133  store float %tmp_1, float* %output_data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:134  %or_ln130 = or i12 %shl_ln130_2, 1

]]></Node>
<StgValue><ssdm name="or_ln130"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:135  %OUT_0_load_1 = load float* %OUT_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:136  %OUT_1_load_1 = load float* %OUT_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:137  %OUT_2_load_1 = load float* %OUT_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:138  %OUT_3_load_1 = load float* %OUT_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:139  %tmp_2 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_1, float %OUT_1_load_1, float %OUT_2_load_1, float %OUT_3_load_1, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:140  %zext_ln131_3 = zext i12 %or_ln130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:141  %output_data_addr_1 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="output_data_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:142  store float %tmp_2, float* %output_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:144  %OUT_0_load_2 = load float* %OUT_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:145  %OUT_1_load_2 = load float* %OUT_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:146  %OUT_2_load_2 = load float* %OUT_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:147  %OUT_3_load_2 = load float* %OUT_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:153  %OUT_0_load_3 = load float* %OUT_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:154  %OUT_1_load_3 = load float* %OUT_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:155  %OUT_2_load_3 = load float* %OUT_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:156  %OUT_3_load_3 = load float* %OUT_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:36  %or_ln131_3 = or i12 %tmp_17, 4

]]></Node>
<StgValue><ssdm name="or_ln131_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:37  %zext_ln131_20 = zext i12 %or_ln131_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_20"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:38  %OUT_0_addr_4 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_20

]]></Node>
<StgValue><ssdm name="OUT_0_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:39  %or_ln131_4 = or i12 %tmp_17, 5

]]></Node>
<StgValue><ssdm name="or_ln131_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:40  %zext_ln131_21 = zext i12 %or_ln131_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_21"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:41  %OUT_0_addr_5 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_21

]]></Node>
<StgValue><ssdm name="OUT_0_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:76  %OUT_1_addr_4 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_20

]]></Node>
<StgValue><ssdm name="OUT_1_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:77  %OUT_1_addr_5 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_21

]]></Node>
<StgValue><ssdm name="OUT_1_addr_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:92  %OUT_2_addr_4 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_20

]]></Node>
<StgValue><ssdm name="OUT_2_addr_4"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:93  %OUT_2_addr_5 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_21

]]></Node>
<StgValue><ssdm name="OUT_2_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:108  %OUT_3_addr_4 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_20

]]></Node>
<StgValue><ssdm name="OUT_3_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:109  %OUT_3_addr_5 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_21

]]></Node>
<StgValue><ssdm name="OUT_3_addr_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:143  %or_ln130_1 = or i12 %shl_ln130_2, 2

]]></Node>
<StgValue><ssdm name="or_ln130_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:144  %OUT_0_load_2 = load float* %OUT_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:145  %OUT_1_load_2 = load float* %OUT_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:146  %OUT_2_load_2 = load float* %OUT_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:147  %OUT_3_load_2 = load float* %OUT_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:148  %tmp_3 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_2, float %OUT_1_load_2, float %OUT_2_load_2, float %OUT_3_load_2, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:149  %zext_ln131_4 = zext i12 %or_ln130_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:150  %output_data_addr_2 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_4

]]></Node>
<StgValue><ssdm name="output_data_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:151  store float %tmp_3, float* %output_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:152  %or_ln130_2 = or i12 %shl_ln130_2, 3

]]></Node>
<StgValue><ssdm name="or_ln130_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:153  %OUT_0_load_3 = load float* %OUT_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:154  %OUT_1_load_3 = load float* %OUT_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:155  %OUT_2_load_3 = load float* %OUT_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_3"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:156  %OUT_3_load_3 = load float* %OUT_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:157  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_3, float %OUT_1_load_3, float %OUT_2_load_3, float %OUT_3_load_3, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:158  %zext_ln131_5 = zext i12 %or_ln130_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_5"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:159  %output_data_addr_3 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_5

]]></Node>
<StgValue><ssdm name="output_data_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:160  store float %tmp_4, float* %output_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:162  %OUT_0_load_4 = load float* %OUT_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_4"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:163  %OUT_1_load_4 = load float* %OUT_1_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_4"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:164  %OUT_2_load_4 = load float* %OUT_2_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:165  %OUT_3_load_4 = load float* %OUT_3_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_4"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:171  %OUT_0_load_5 = load float* %OUT_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:172  %OUT_1_load_5 = load float* %OUT_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_5"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:173  %OUT_2_load_5 = load float* %OUT_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_5"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:174  %OUT_3_load_5 = load float* %OUT_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:42  %or_ln131_5 = or i12 %tmp_17, 6

]]></Node>
<StgValue><ssdm name="or_ln131_5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:43  %zext_ln131_22 = zext i12 %or_ln131_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_22"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:44  %OUT_0_addr_6 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_22

]]></Node>
<StgValue><ssdm name="OUT_0_addr_6"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:45  %or_ln131_6 = or i12 %tmp_17, 7

]]></Node>
<StgValue><ssdm name="or_ln131_6"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:46  %zext_ln131_23 = zext i12 %or_ln131_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_23"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:47  %OUT_0_addr_7 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_23

]]></Node>
<StgValue><ssdm name="OUT_0_addr_7"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:78  %OUT_1_addr_6 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_22

]]></Node>
<StgValue><ssdm name="OUT_1_addr_6"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:79  %OUT_1_addr_7 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_23

]]></Node>
<StgValue><ssdm name="OUT_1_addr_7"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:94  %OUT_2_addr_6 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_22

]]></Node>
<StgValue><ssdm name="OUT_2_addr_6"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:95  %OUT_2_addr_7 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_23

]]></Node>
<StgValue><ssdm name="OUT_2_addr_7"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:110  %OUT_3_addr_6 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_22

]]></Node>
<StgValue><ssdm name="OUT_3_addr_6"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:111  %OUT_3_addr_7 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_23

]]></Node>
<StgValue><ssdm name="OUT_3_addr_7"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:161  %or_ln130_3 = or i12 %shl_ln130_2, 4

]]></Node>
<StgValue><ssdm name="or_ln130_3"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:162  %OUT_0_load_4 = load float* %OUT_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_4"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:163  %OUT_1_load_4 = load float* %OUT_1_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_4"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:164  %OUT_2_load_4 = load float* %OUT_2_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:165  %OUT_3_load_4 = load float* %OUT_3_addr_4, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_4"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:166  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_4, float %OUT_1_load_4, float %OUT_2_load_4, float %OUT_3_load_4, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:167  %zext_ln131_6 = zext i12 %or_ln130_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_6"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:168  %output_data_addr_4 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_6

]]></Node>
<StgValue><ssdm name="output_data_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:169  store float %tmp_5, float* %output_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:170  %or_ln130_4 = or i12 %shl_ln130_2, 5

]]></Node>
<StgValue><ssdm name="or_ln130_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:171  %OUT_0_load_5 = load float* %OUT_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_5"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:172  %OUT_1_load_5 = load float* %OUT_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_5"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:173  %OUT_2_load_5 = load float* %OUT_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_5"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:174  %OUT_3_load_5 = load float* %OUT_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_5"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:175  %tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_5, float %OUT_1_load_5, float %OUT_2_load_5, float %OUT_3_load_5, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:176  %zext_ln131_7 = zext i12 %or_ln130_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_7"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:177  %output_data_addr_5 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_7

]]></Node>
<StgValue><ssdm name="output_data_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:178  store float %tmp_6, float* %output_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:180  %OUT_0_load_6 = load float* %OUT_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_6"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:181  %OUT_1_load_6 = load float* %OUT_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_6"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:182  %OUT_2_load_6 = load float* %OUT_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_6"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:183  %OUT_3_load_6 = load float* %OUT_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_6"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:189  %OUT_0_load_7 = load float* %OUT_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_7"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:190  %OUT_1_load_7 = load float* %OUT_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_7"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:191  %OUT_2_load_7 = load float* %OUT_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_7"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:192  %OUT_3_load_7 = load float* %OUT_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:48  %or_ln131_7 = or i12 %tmp_17, 8

]]></Node>
<StgValue><ssdm name="or_ln131_7"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:49  %zext_ln131_24 = zext i12 %or_ln131_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_24"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:50  %OUT_0_addr_8 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_24

]]></Node>
<StgValue><ssdm name="OUT_0_addr_8"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:51  %or_ln131_8 = or i12 %tmp_17, 9

]]></Node>
<StgValue><ssdm name="or_ln131_8"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:52  %zext_ln131_25 = zext i12 %or_ln131_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_25"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:53  %OUT_0_addr_9 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_25

]]></Node>
<StgValue><ssdm name="OUT_0_addr_9"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:80  %OUT_1_addr_8 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_24

]]></Node>
<StgValue><ssdm name="OUT_1_addr_8"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:81  %OUT_1_addr_9 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_25

]]></Node>
<StgValue><ssdm name="OUT_1_addr_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:96  %OUT_2_addr_8 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_24

]]></Node>
<StgValue><ssdm name="OUT_2_addr_8"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:97  %OUT_2_addr_9 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_25

]]></Node>
<StgValue><ssdm name="OUT_2_addr_9"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:112  %OUT_3_addr_8 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_24

]]></Node>
<StgValue><ssdm name="OUT_3_addr_8"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:113  %OUT_3_addr_9 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_25

]]></Node>
<StgValue><ssdm name="OUT_3_addr_9"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:179  %or_ln130_5 = or i12 %shl_ln130_2, 6

]]></Node>
<StgValue><ssdm name="or_ln130_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:180  %OUT_0_load_6 = load float* %OUT_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_6"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:181  %OUT_1_load_6 = load float* %OUT_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_6"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:182  %OUT_2_load_6 = load float* %OUT_2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_6"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:183  %OUT_3_load_6 = load float* %OUT_3_addr_6, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_6"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:184  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_6, float %OUT_1_load_6, float %OUT_2_load_6, float %OUT_3_load_6, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:185  %zext_ln131_8 = zext i12 %or_ln130_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_8"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:186  %output_data_addr_6 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_8

]]></Node>
<StgValue><ssdm name="output_data_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:187  store float %tmp_7, float* %output_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:188  %or_ln130_6 = or i12 %shl_ln130_2, 7

]]></Node>
<StgValue><ssdm name="or_ln130_6"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:189  %OUT_0_load_7 = load float* %OUT_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_7"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:190  %OUT_1_load_7 = load float* %OUT_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_7"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:191  %OUT_2_load_7 = load float* %OUT_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_7"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:192  %OUT_3_load_7 = load float* %OUT_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_7"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:193  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_7, float %OUT_1_load_7, float %OUT_2_load_7, float %OUT_3_load_7, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:194  %zext_ln131_9 = zext i12 %or_ln130_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_9"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:195  %output_data_addr_7 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_9

]]></Node>
<StgValue><ssdm name="output_data_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:196  store float %tmp_8, float* %output_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:198  %OUT_0_load_8 = load float* %OUT_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_8"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:199  %OUT_1_load_8 = load float* %OUT_1_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_8"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:200  %OUT_2_load_8 = load float* %OUT_2_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_8"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:201  %OUT_3_load_8 = load float* %OUT_3_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_8"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:207  %OUT_0_load_9 = load float* %OUT_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_9"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:208  %OUT_1_load_9 = load float* %OUT_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_9"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:209  %OUT_2_load_9 = load float* %OUT_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_9"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:210  %OUT_3_load_9 = load float* %OUT_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:54  %or_ln131_9 = or i12 %tmp_17, 10

]]></Node>
<StgValue><ssdm name="or_ln131_9"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:55  %zext_ln131_26 = zext i12 %or_ln131_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_26"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:56  %OUT_0_addr_10 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_26

]]></Node>
<StgValue><ssdm name="OUT_0_addr_10"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:57  %or_ln131_10 = or i12 %tmp_17, 11

]]></Node>
<StgValue><ssdm name="or_ln131_10"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:58  %zext_ln131_27 = zext i12 %or_ln131_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_27"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:59  %OUT_0_addr_11 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_27

]]></Node>
<StgValue><ssdm name="OUT_0_addr_11"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:82  %OUT_1_addr_10 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_26

]]></Node>
<StgValue><ssdm name="OUT_1_addr_10"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:83  %OUT_1_addr_11 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_27

]]></Node>
<StgValue><ssdm name="OUT_1_addr_11"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:98  %OUT_2_addr_10 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_26

]]></Node>
<StgValue><ssdm name="OUT_2_addr_10"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:99  %OUT_2_addr_11 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_27

]]></Node>
<StgValue><ssdm name="OUT_2_addr_11"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:114  %OUT_3_addr_10 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_26

]]></Node>
<StgValue><ssdm name="OUT_3_addr_10"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:115  %OUT_3_addr_11 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_27

]]></Node>
<StgValue><ssdm name="OUT_3_addr_11"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:197  %or_ln130_7 = or i12 %shl_ln130_2, 8

]]></Node>
<StgValue><ssdm name="or_ln130_7"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:198  %OUT_0_load_8 = load float* %OUT_0_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_8"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:199  %OUT_1_load_8 = load float* %OUT_1_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_8"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:200  %OUT_2_load_8 = load float* %OUT_2_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_8"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:201  %OUT_3_load_8 = load float* %OUT_3_addr_8, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_8"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:202  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_8, float %OUT_1_load_8, float %OUT_2_load_8, float %OUT_3_load_8, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:203  %zext_ln131_10 = zext i12 %or_ln130_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_10"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:204  %output_data_addr_8 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_10

]]></Node>
<StgValue><ssdm name="output_data_addr_8"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:205  store float %tmp_9, float* %output_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:206  %or_ln130_8 = or i12 %shl_ln130_2, 9

]]></Node>
<StgValue><ssdm name="or_ln130_8"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:207  %OUT_0_load_9 = load float* %OUT_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_9"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:208  %OUT_1_load_9 = load float* %OUT_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_9"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:209  %OUT_2_load_9 = load float* %OUT_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_9"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:210  %OUT_3_load_9 = load float* %OUT_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_9"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:211  %tmp_s = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_9, float %OUT_1_load_9, float %OUT_2_load_9, float %OUT_3_load_9, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:212  %zext_ln131_11 = zext i12 %or_ln130_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_11"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:213  %output_data_addr_9 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_11

]]></Node>
<StgValue><ssdm name="output_data_addr_9"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:214  store float %tmp_s, float* %output_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:216  %OUT_0_load_10 = load float* %OUT_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_10"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:217  %OUT_1_load_10 = load float* %OUT_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_10"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:218  %OUT_2_load_10 = load float* %OUT_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_10"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:219  %OUT_3_load_10 = load float* %OUT_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_10"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:225  %OUT_0_load_11 = load float* %OUT_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_11"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:226  %OUT_1_load_11 = load float* %OUT_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_11"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:227  %OUT_2_load_11 = load float* %OUT_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_11"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:228  %OUT_3_load_11 = load float* %OUT_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:60  %or_ln131_11 = or i12 %tmp_17, 12

]]></Node>
<StgValue><ssdm name="or_ln131_11"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:61  %zext_ln131_28 = zext i12 %or_ln131_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_28"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:62  %OUT_0_addr_12 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_28

]]></Node>
<StgValue><ssdm name="OUT_0_addr_12"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:63  %or_ln131_12 = or i12 %tmp_17, 13

]]></Node>
<StgValue><ssdm name="or_ln131_12"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:64  %zext_ln131_29 = zext i12 %or_ln131_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_29"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:65  %OUT_0_addr_13 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_29

]]></Node>
<StgValue><ssdm name="OUT_0_addr_13"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:84  %OUT_1_addr_12 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_28

]]></Node>
<StgValue><ssdm name="OUT_1_addr_12"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:85  %OUT_1_addr_13 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_29

]]></Node>
<StgValue><ssdm name="OUT_1_addr_13"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:100  %OUT_2_addr_12 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_28

]]></Node>
<StgValue><ssdm name="OUT_2_addr_12"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:101  %OUT_2_addr_13 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_29

]]></Node>
<StgValue><ssdm name="OUT_2_addr_13"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:116  %OUT_3_addr_12 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_28

]]></Node>
<StgValue><ssdm name="OUT_3_addr_12"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:117  %OUT_3_addr_13 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_29

]]></Node>
<StgValue><ssdm name="OUT_3_addr_13"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:215  %or_ln130_9 = or i12 %shl_ln130_2, 10

]]></Node>
<StgValue><ssdm name="or_ln130_9"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:216  %OUT_0_load_10 = load float* %OUT_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_10"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:217  %OUT_1_load_10 = load float* %OUT_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_10"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:218  %OUT_2_load_10 = load float* %OUT_2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_10"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:219  %OUT_3_load_10 = load float* %OUT_3_addr_10, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_10"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:220  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_10, float %OUT_1_load_10, float %OUT_2_load_10, float %OUT_3_load_10, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:221  %zext_ln131_12 = zext i12 %or_ln130_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_12"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:222  %output_data_addr_10 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_12

]]></Node>
<StgValue><ssdm name="output_data_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:223  store float %tmp_10, float* %output_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:224  %or_ln130_10 = or i12 %shl_ln130_2, 11

]]></Node>
<StgValue><ssdm name="or_ln130_10"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:225  %OUT_0_load_11 = load float* %OUT_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_11"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:226  %OUT_1_load_11 = load float* %OUT_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_11"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:227  %OUT_2_load_11 = load float* %OUT_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_11"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:228  %OUT_3_load_11 = load float* %OUT_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_11"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:229  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_11, float %OUT_1_load_11, float %OUT_2_load_11, float %OUT_3_load_11, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:230  %zext_ln131_13 = zext i12 %or_ln130_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_13"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:231  %output_data_addr_11 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_13

]]></Node>
<StgValue><ssdm name="output_data_addr_11"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:232  store float %tmp_11, float* %output_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:234  %OUT_0_load_12 = load float* %OUT_0_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_12"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:235  %OUT_1_load_12 = load float* %OUT_1_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_12"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:236  %OUT_2_load_12 = load float* %OUT_2_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_12"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:237  %OUT_3_load_12 = load float* %OUT_3_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_12"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:243  %OUT_0_load_13 = load float* %OUT_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_13"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:244  %OUT_1_load_13 = load float* %OUT_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_13"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:245  %OUT_2_load_13 = load float* %OUT_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_13"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:246  %OUT_3_load_13 = load float* %OUT_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_13"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_6:270  %h = add i3 1, %select_ln130

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:66  %or_ln131_13 = or i12 %tmp_17, 14

]]></Node>
<StgValue><ssdm name="or_ln131_13"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:67  %zext_ln131_30 = zext i12 %or_ln131_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_30"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:68  %OUT_0_addr_14 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_30

]]></Node>
<StgValue><ssdm name="OUT_0_addr_14"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:69  %or_ln131_14 = or i12 %tmp_17, 15

]]></Node>
<StgValue><ssdm name="or_ln131_14"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:70  %zext_ln131_31 = zext i12 %or_ln131_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_31"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:71  %OUT_0_addr_15 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_31

]]></Node>
<StgValue><ssdm name="OUT_0_addr_15"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:86  %OUT_1_addr_14 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_30

]]></Node>
<StgValue><ssdm name="OUT_1_addr_14"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:87  %OUT_1_addr_15 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_31

]]></Node>
<StgValue><ssdm name="OUT_1_addr_15"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:102  %OUT_2_addr_14 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_30

]]></Node>
<StgValue><ssdm name="OUT_2_addr_14"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:103  %OUT_2_addr_15 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_31

]]></Node>
<StgValue><ssdm name="OUT_2_addr_15"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:118  %OUT_3_addr_14 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_30

]]></Node>
<StgValue><ssdm name="OUT_3_addr_14"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:119  %OUT_3_addr_15 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_31

]]></Node>
<StgValue><ssdm name="OUT_3_addr_15"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:233  %or_ln130_11 = or i12 %shl_ln130_2, 12

]]></Node>
<StgValue><ssdm name="or_ln130_11"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:234  %OUT_0_load_12 = load float* %OUT_0_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_0_load_12"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:235  %OUT_1_load_12 = load float* %OUT_1_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_1_load_12"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:236  %OUT_2_load_12 = load float* %OUT_2_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_2_load_12"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:237  %OUT_3_load_12 = load float* %OUT_3_addr_12, align 16

]]></Node>
<StgValue><ssdm name="OUT_3_load_12"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:238  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_12, float %OUT_1_load_12, float %OUT_2_load_12, float %OUT_3_load_12, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:239  %zext_ln131_14 = zext i12 %or_ln130_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_14"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:240  %output_data_addr_12 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_14

]]></Node>
<StgValue><ssdm name="output_data_addr_12"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:241  store float %tmp_12, float* %output_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:242  %or_ln130_12 = or i12 %shl_ln130_2, 13

]]></Node>
<StgValue><ssdm name="or_ln130_12"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:243  %OUT_0_load_13 = load float* %OUT_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_13"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:244  %OUT_1_load_13 = load float* %OUT_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_13"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:245  %OUT_2_load_13 = load float* %OUT_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_13"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:246  %OUT_3_load_13 = load float* %OUT_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_13"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:247  %tmp_13 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_13, float %OUT_1_load_13, float %OUT_2_load_13, float %OUT_3_load_13, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:248  %zext_ln131_15 = zext i12 %or_ln130_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_15"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:249  %output_data_addr_13 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_15

]]></Node>
<StgValue><ssdm name="output_data_addr_13"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:250  store float %tmp_13, float* %output_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:252  %OUT_0_load_14 = load float* %OUT_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_14"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:253  %OUT_1_load_14 = load float* %OUT_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_14"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:254  %OUT_2_load_14 = load float* %OUT_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_14"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:255  %OUT_3_load_14 = load float* %OUT_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_14"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:261  %OUT_0_load_15 = load float* %OUT_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_15"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:262  %OUT_1_load_15 = load float* %OUT_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_15"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:263  %OUT_2_load_15 = load float* %OUT_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_15"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:264  %OUT_3_load_15 = load float* %OUT_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_6:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:120  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:121  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:251  %or_ln130_13 = or i12 %shl_ln130_2, 14

]]></Node>
<StgValue><ssdm name="or_ln130_13"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:252  %OUT_0_load_14 = load float* %OUT_0_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_0_load_14"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:253  %OUT_1_load_14 = load float* %OUT_1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_1_load_14"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:254  %OUT_2_load_14 = load float* %OUT_2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_2_load_14"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:255  %OUT_3_load_14 = load float* %OUT_3_addr_14, align 8

]]></Node>
<StgValue><ssdm name="OUT_3_load_14"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:256  %tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_14, float %OUT_1_load_14, float %OUT_2_load_14, float %OUT_3_load_14, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:257  %zext_ln131_16 = zext i12 %or_ln130_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_16"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:258  %output_data_addr_14 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_16

]]></Node>
<StgValue><ssdm name="output_data_addr_14"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:259  store float %tmp_14, float* %output_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:260  %or_ln130_14 = or i12 %shl_ln130_2, 15

]]></Node>
<StgValue><ssdm name="or_ln130_14"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:261  %OUT_0_load_15 = load float* %OUT_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_0_load_15"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:262  %OUT_1_load_15 = load float* %OUT_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_1_load_15"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:263  %OUT_2_load_15 = load float* %OUT_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_2_load_15"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="10">
<![CDATA[
hls_label_6:264  %OUT_3_load_15 = load float* %OUT_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="OUT_3_load_15"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
hls_label_6:265  %tmp_15 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_15, float %OUT_1_load_15, float %OUT_2_load_15, float %OUT_3_load_15, i2 %trunc_ln131)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="12">
<![CDATA[
hls_label_6:266  %zext_ln131_17 = zext i12 %or_ln130_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131_17"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:267  %output_data_addr_15 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_17

]]></Node>
<StgValue><ssdm name="output_data_addr_15"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
hls_label_6:268  store float %tmp_15, float* %output_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:269  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:273  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
