// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.046000,HLS_SYN_LAT=72612,HLS_SYN_TPT=none,HLS_SYN_MEM=95,HLS_SYN_DSP=0,HLS_SYN_FF=1119,HLS_SYN_LUT=2021,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] add_ln16_fu_167_p2;
reg   [13:0] add_ln16_reg_282;
wire    ap_CS_fsm_state3;
wire   [6:0] add_ln16_1_fu_179_p2;
reg   [6:0] add_ln16_1_reg_290;
wire   [0:0] icmp_ln24_fu_185_p2;
reg   [0:0] icmp_ln24_reg_295;
wire   [0:0] icmp_ln15_fu_212_p2;
reg   [0:0] icmp_ln15_reg_316;
wire    ap_CS_fsm_state8;
wire   [13:0] add_ln15_fu_222_p2;
reg   [13:0] add_ln15_reg_323;
wire    ap_CS_fsm_state9;
wire   [6:0] add_ln15_1_fu_228_p2;
reg   [6:0] add_ln15_1_reg_328;
wire   [0:0] icmp_ln22_fu_233_p2;
reg   [0:0] icmp_ln22_reg_333;
reg   [13:0] addr_in_address0;
reg    addr_in_ce0;
reg    addr_in_we0;
wire   [13:0] addr_in_q0;
reg   [13:0] w_address0;
reg    w_ce0;
reg    w_we0;
wire   [0:0] w_q0;
reg   [13:0] addr_out_address0;
reg    addr_out_ce0;
reg    addr_out_we0;
wire   [13:0] addr_out_q0;
reg   [13:0] data_address0;
reg    data_ce0;
reg    data_we0;
reg   [31:0] data_d0;
wire   [31:0] data_q0;
reg   [13:0] gold_address0;
reg    gold_ce0;
reg    gold_we0;
reg   [31:0] gold_d0;
wire   [31:0] gold_q0;
reg   [13:0] gold_address1;
reg    gold_ce1;
wire   [31:0] gold_q1;
reg   [13:0] in_address0;
reg    in_ce0;
reg    in_we0;
wire   [0:0] in_q0;
reg   [13:0] mean_address0;
reg    mean_ce0;
reg    mean_we0;
wire   [0:0] mean_q0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0;
wire   [0:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0;
wire   [0:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0;
wire   [0:0] grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1;
wire    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out;
wire    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out_ap_vld;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1;
wire    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1;
reg    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg   [13:0] phi_mul_fu_48;
reg    ap_block_state7_on_subcall_done;
reg   [6:0] i_1_fu_52;
wire    ap_CS_fsm_state14;
reg   [13:0] phi_mul1_fu_88;
reg    ap_block_state12_on_subcall_done;
wire   [0:0] icmp_ln16_fu_173_p2;
reg   [6:0] i_2_fu_92;
wire   [0:0] icmp_ln35_fu_249_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg = 1'b0;
#0 phi_mul_fu_48 = 14'd0;
#0 i_1_fu_52 = 7'd0;
#0 phi_mul1_fu_88 = 14'd0;
#0 i_2_fu_92 = 7'd0;
end

main_addr_in_RAM_AUTO_1R1W #(
    .DataWidth( 14 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
addr_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_in_address0),
    .ce0(addr_in_ce0),
    .we0(addr_in_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0),
    .q0(addr_in_q0)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .we0(w_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0),
    .q0(w_q0)
);

main_addr_in_RAM_AUTO_1R1W #(
    .DataWidth( 14 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
addr_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_out_address0),
    .ce0(addr_out_ce0),
    .we0(addr_out_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0),
    .q0(addr_out_q0)
);

main_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_address0),
    .ce0(data_ce0),
    .we0(data_we0),
    .d0(data_d0),
    .q0(data_q0)
);

main_gold_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
gold_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gold_address0),
    .ce0(gold_ce0),
    .we0(gold_we0),
    .d0(gold_d0),
    .q0(gold_q0),
    .address1(gold_address1),
    .ce1(gold_ce1),
    .q1(gold_q1)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(in_address0),
    .ce0(in_ce0),
    .we0(in_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0),
    .q0(in_q0)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
mean_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean_address0),
    .ce0(mean_ce0),
    .we0(mean_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0),
    .q0(mean_q0)
);

main_main_Pipeline_VITIS_LOOP_16_1 grp_main_Pipeline_VITIS_LOOP_16_1_fu_96(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready),
    .addr_in_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0),
    .addr_in_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0),
    .addr_in_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0),
    .addr_in_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0),
    .addr_out_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0),
    .addr_out_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0),
    .addr_out_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0),
    .addr_out_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0),
    .in_r_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0),
    .in_r_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0),
    .in_r_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0),
    .in_r_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0),
    .data_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0),
    .data_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0),
    .gold_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0),
    .gold_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0),
    .mean_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0),
    .mean_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0),
    .mean_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0),
    .mean_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0),
    .w_we0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0),
    .w_d0(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0)
);

main_main_Pipeline_VITIS_LOOP_14_1 grp_main_Pipeline_VITIS_LOOP_14_1_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready),
    .phi_mul(phi_mul_fu_48),
    .in_r_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0),
    .in_r_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0),
    .in_r_q0(in_q0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0),
    .w_q0(w_q0),
    .addr_in_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0),
    .addr_in_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0),
    .addr_in_q0(addr_in_q0),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0),
    .data_we0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0),
    .data_d0(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0),
    .data_q0(data_q0)
);

main_main_Pipeline_VITIS_LOOP_14_11 grp_main_Pipeline_VITIS_LOOP_14_11_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready),
    .mean_address0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0),
    .mean_ce0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0),
    .mean_q0(mean_q0),
    .addr_out_address0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0),
    .addr_out_ce0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0),
    .addr_out_q0(addr_out_q0),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0),
    .data_we0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0),
    .data_d0(grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0),
    .data_q0(data_q0)
);

main_main_Pipeline_VITIS_LOOP_16_2 grp_main_Pipeline_VITIS_LOOP_16_2_fu_130(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready),
    .phi_mul1(phi_mul1_fu_88),
    .in_r_address0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0),
    .in_r_ce0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0),
    .in_r_q0(in_q0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0),
    .w_q0(w_q0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0),
    .gold_we0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0),
    .gold_d0(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0),
    .gold_address1(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1),
    .gold_ce1(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1),
    .gold_q1(gold_q1)
);

main_main_Pipeline_VITIS_LOOP_32_2 grp_main_Pipeline_VITIS_LOOP_32_2_fu_138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0),
    .data_q0(data_q0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0),
    .gold_q0(gold_q0),
    .count_out(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out),
    .count_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out_ap_vld)
);

main_main_Pipeline_VITIS_LOOP_23_3 grp_main_Pipeline_VITIS_LOOP_23_3_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready),
    .mean_address0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0),
    .mean_ce0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0),
    .mean_q0(mean_q0),
    .gold_address0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0),
    .gold_ce0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0),
    .gold_we0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0),
    .gold_d0(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0),
    .gold_address1(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1),
    .gold_ce1(grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1),
    .gold_q1(gold_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln15_reg_316 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln15_reg_316 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_1_fu_52 <= 7'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        i_1_fu_52 <= add_ln16_1_reg_290;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_2_fu_92 <= 7'd0;
    end else if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
        i_2_fu_92 <= add_ln15_1_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul1_fu_88 <= 14'd0;
    end else if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
        phi_mul1_fu_88 <= add_ln15_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_48 <= 14'd0;
    end else if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        phi_mul_fu_48 <= add_ln16_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln15_1_reg_328 <= add_ln15_1_fu_228_p2;
        add_ln15_reg_323 <= add_ln15_fu_222_p2;
        icmp_ln22_reg_333 <= icmp_ln22_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln16_1_reg_290 <= add_ln16_1_fu_179_p2;
        add_ln16_reg_282 <= add_ln16_fu_167_p2;
        icmp_ln24_reg_295 <= icmp_ln24_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln15_reg_316 <= icmp_ln15_fu_212_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_in_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_in_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0;
    end else begin
        addr_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_in_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_in_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0;
    end else begin
        addr_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_in_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0;
    end else begin
        addr_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        addr_out_address0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_out_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0;
    end else begin
        addr_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        addr_out_ce0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_out_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0;
    end else begin
        addr_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        addr_out_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0;
    end else begin
        addr_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0;
    end else if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0;
    end else if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        data_d0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_d0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_d0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        data_we0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        data_we0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0;
    end else begin
        gold_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_address1 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_address1 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1;
    end else begin
        gold_address1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0;
    end else begin
        gold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_ce1 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_ce1 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1;
    end else begin
        gold_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_d0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_d0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_d0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0;
    end else begin
        gold_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        gold_we0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        gold_we0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        gold_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0;
    end else begin
        gold_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        in_address0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        in_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0;
    end else begin
        in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        in_ce0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        in_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0;
    end else begin
        in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0;
    end else begin
        in_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        mean_address0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0;
    end else if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        mean_address0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0;
    end else begin
        mean_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_333 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        mean_ce0 = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0;
    end else if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        mean_ce0 = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0;
    end else begin
        mean_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0;
    end else begin
        mean_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        w_we0 = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln16_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln24_reg_295 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((icmp_ln24_reg_295 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln15_reg_316 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln22_reg_333 == 1'd0) & (grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((icmp_ln22_reg_333 == 1'd1) & (grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln15_1_fu_228_p2 = (i_2_fu_92 + 7'd1);

assign add_ln15_fu_222_p2 = (phi_mul1_fu_88 + 14'd100);

assign add_ln16_1_fu_179_p2 = (i_1_fu_52 + 7'd1);

assign add_ln16_fu_167_p2 = (phi_mul_fu_48 + 14'd100);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((icmp_ln22_reg_333 == 1'd1) & (grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((icmp_ln24_reg_295 == 1'd1) & (grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done == 1'b0));
end

assign ap_return = icmp_ln35_fu_249_p2;

assign grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start = grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start = grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start = grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start = grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start = grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start = grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg;

assign icmp_ln15_fu_212_p2 = ((i_2_fu_92 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_173_p2 = ((i_1_fu_52 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_233_p2 = ((i_2_fu_92 == 7'd99) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_185_p2 = ((i_1_fu_52 == 7'd99) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_249_p2 = ((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out != 14'd10000) ? 1'b1 : 1'b0);

endmodule //main
