design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/scratch/mpw7/caravel_user_project/openlane/multiply_add_64x64,multiply_add_64x64,22_07_11_21_36,flow completed,0h10m6s0ms,0h5m19s0ms,-2.0,0.36,-1,29.03,3133.02,-1,0,0,0,0,0,0,0,20,0,-1,-1,827177,99561,-1.59,-4.87,0.0,0.0,-1,-177.81,-949.16,0.0,0.0,-1,395039033.0,0.0,57.7,64.02,21.07,46.07,-1,12144,17278,12144,17278,0,0,0,7990,0,256,0,0,0,0,0,0,-1,-1,-1,424,4815,0,5239,340560.2304,0.0236,0.034,6.81e-05,0.0309,0.0433,9.3e-08,0.0336,0.0511,1.37e-07,12.850000000000001,11.0,90.9090909090909,10,DELAY 4,10,50,1,180,180,0.30,0.3,sky130_fd_sc_hd,4,3
