// Seed: 1361974710
module module_0 (
    output wor  id_0,
    output tri0 id_1,
    output tri1 id_2
);
  assign id_1 = id_4;
  tri0 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign {id_8, id_15} = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  wand  id_2,
    input  logic id_3,
    input  tri   id_4
);
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_14 = 0;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  final @(negedge id_3, posedge id_11) id_14 = 1'h0;
  always id_14 = id_14;
  wire id_19;
  id_20(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(1),
      .id_5(id_9),
      .id_6(1),
      .id_7(id_6),
      .id_8(1),
      .id_9(1),
      .id_10(1'h0),
      ,
      .id_11(1 + 1),
      .id_12(id_4),
      .id_13(1),
      .id_14(id_8),
      .id_15(1),
      .id_16(id_1)
  );
endmodule
