{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:22:47 2024 " "Info: Processing started: Thu Dec 05 21:22:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pc -c pc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc -c pc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register c\[0\]~reg0 c\[7\]~reg0 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"c\[0\]~reg0\" and destination register \"c\[7\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.719 ns + Longest register register " "Info: + Longest register to register delay is 1.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[0\]~reg0 1 REG LCFF_X26_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.393 ns) 0.711 ns c\[0\]~25 2 COMB LCCOMB_X26_Y5_N4 2 " "Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 2; COMB Node = 'c\[0\]~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { c[0]~reg0 c[0]~25 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.782 ns c\[1\]~28 3 COMB LCCOMB_X26_Y5_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X26_Y5_N6; Fanout = 2; COMB Node = 'c\[1\]~28'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[0]~25 c[1]~28 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.853 ns c\[2\]~30 4 COMB LCCOMB_X26_Y5_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X26_Y5_N8; Fanout = 2; COMB Node = 'c\[2\]~30'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[1]~28 c[2]~30 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.924 ns c\[3\]~32 5 COMB LCCOMB_X26_Y5_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 2; COMB Node = 'c\[3\]~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[2]~30 c[3]~32 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.995 ns c\[4\]~34 6 COMB LCCOMB_X26_Y5_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.995 ns; Loc. = LCCOMB_X26_Y5_N12; Fanout = 2; COMB Node = 'c\[4\]~34'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[3]~32 c[4]~34 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.154 ns c\[5\]~36 7 COMB LCCOMB_X26_Y5_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.154 ns; Loc. = LCCOMB_X26_Y5_N14; Fanout = 2; COMB Node = 'c\[5\]~36'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { c[4]~34 c[5]~36 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns c\[6\]~38 8 COMB LCCOMB_X26_Y5_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = 'c\[6\]~38'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { c[5]~36 c[6]~38 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.635 ns c\[7\]~39 9 COMB LCCOMB_X26_Y5_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.635 ns; Loc. = LCCOMB_X26_Y5_N18; Fanout = 1; COMB Node = 'c\[7\]~39'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { c[6]~38 c[7]~39 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.719 ns c\[7\]~reg0 10 REG LCFF_X26_Y5_N19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.719 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { c[7]~39 c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 81.50 % ) " "Info: Total cell delay = 1.401 ns ( 81.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.318 ns ( 18.50 % ) " "Info: Total interconnect delay = 0.318 ns ( 18.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { c[0]~reg0 c[0]~25 c[1]~28 c[2]~30 c[3]~32 c[4]~34 c[5]~36 c[6]~38 c[7]~39 c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.719 ns" { c[0]~reg0 {} c[0]~25 {} c[1]~28 {} c[2]~30 {} c[3]~32 {} c[4]~34 {} c[5]~36 {} c[6]~38 {} c[7]~39 {} c[7]~reg0 {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.362 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns c\[7\]~reg0 3 REG LCFF_X26_Y5_N19 2 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.362 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns c\[0\]~reg0 3 REG LCFF_X26_Y5_N5 3 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { c[0]~reg0 c[0]~25 c[1]~28 c[2]~30 c[3]~32 c[4]~34 c[5]~36 c[6]~38 c[7]~39 c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.719 ns" { c[0]~reg0 {} c[0]~25 {} c[1]~28 {} c[2]~30 {} c[3]~32 {} c[4]~34 {} c[5]~36 {} c[6]~38 {} c[7]~39 {} c[7]~reg0 {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { c[7]~reg0 {} } {  } {  } "" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "c\[0\]~reg0 in_pc clk 4.828 ns register " "Info: tsu for register \"c\[0\]~reg0\" (data pin = \"in_pc\", clock pin = \"clk\") is 4.828 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.226 ns + Longest pin register " "Info: + Longest pin to register delay is 7.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns in_pc 1 PIN PIN_73 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_73; Fanout = 2; PIN Node = 'in_pc'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_pc } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.036 ns) + CELL(0.438 ns) 6.336 ns c~26 2 COMB LCCOMB_X26_Y5_N2 8 " "Info: 2: + IC(5.036 ns) + CELL(0.438 ns) = 6.336 ns; Loc. = LCCOMB_X26_Y5_N2; Fanout = 8; COMB Node = 'c~26'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { in_pc c~26 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.660 ns) 7.226 ns c\[0\]~reg0 3 REG LCFF_X26_Y5_N5 3 " "Info: 3: + IC(0.230 ns) + CELL(0.660 ns) = 7.226 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { c~26 c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 27.12 % ) " "Info: Total cell delay = 1.960 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 72.88 % ) " "Info: Total interconnect delay = 5.266 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { in_pc c~26 c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.226 ns" { in_pc {} in_pc~combout {} c~26 {} c[0]~reg0 {} } { 0.000ns 0.000ns 5.036ns 0.230ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.362 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns c\[0\]~reg0 3 REG LCFF_X26_Y5_N5 3 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'c\[0\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { in_pc c~26 c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.226 ns" { in_pc {} in_pc~combout {} c~26 {} c[0]~reg0 {} } { 0.000ns 0.000ns 5.036ns 0.230ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[0]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk c\[4\] c\[4\]~reg0 8.018 ns register " "Info: tco from clock \"clk\" to destination pin \"c\[4\]\" through register \"c\[4\]~reg0\" is 8.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.362 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns c\[4\]~reg0 3 REG LCFF_X26_Y5_N13 3 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'c\[4\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl c[4]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[4]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[4]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.406 ns + Longest register pin " "Info: + Longest register to pin delay is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[4\]~reg0 1 REG LCFF_X26_Y5_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'c\[4\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.764 ns) + CELL(2.642 ns) 5.406 ns c\[4\] 2 PIN PIN_9 0 " "Info: 2: + IC(2.764 ns) + CELL(2.642 ns) = 5.406 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'c\[4\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 48.87 % ) " "Info: Total cell delay = 2.642 ns ( 48.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.764 ns ( 51.13 % ) " "Info: Total interconnect delay = 2.764 ns ( 51.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { c[4]~reg0 {} c[4] {} } { 0.000ns 2.764ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[4]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[4]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { c[4]~reg0 {} c[4] {} } { 0.000ns 2.764ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "c\[7\]~reg0 a\[7\] clk 0.383 ns register " "Info: th for register \"c\[7\]~reg0\" (data pin = \"a\[7\]\", clock pin = \"clk\") is 0.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.362 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns c\[7\]~reg0 3 REG LCFF_X26_Y5_N19 2 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.245 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a\[7\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'a\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.366 ns) 2.245 ns c\[7\]~reg0 2 REG LCFF_X26_Y5_N19 2 " "Info: 2: + IC(0.880 ns) + CELL(0.366 ns) = 2.245 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'c\[7\]~reg0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { a[7] c[7]~reg0 } "NODE_NAME" } } { "pc.v" "" { Text "E:/electronic circuit design/experiment4/pc/pc.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 60.80 % ) " "Info: Total cell delay = 1.365 ns ( 60.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.880 ns ( 39.20 % ) " "Info: Total interconnect delay = 0.880 ns ( 39.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { a[7] c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { a[7] {} a[7]~combout {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.880ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk clk~clkctrl c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk {} clk~combout {} clk~clkctrl {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { a[7] c[7]~reg0 } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { a[7] {} a[7]~combout {} c[7]~reg0 {} } { 0.000ns 0.000ns 0.880ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:22:50 2024 " "Info: Processing ended: Thu Dec 05 21:22:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
