{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"3731,110",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_PWM_out_0 -pg 1 -lvl 12 -x 4950 -y 710 -defaultsOSRD
preplace port port-id_PWM_out_1 -pg 1 -lvl 12 -x 4950 -y 860 -defaultsOSRD
preplace port port-id_PWM_out_2 -pg 1 -lvl 12 -x 4950 -y 1020 -defaultsOSRD
preplace port port-id_PWM_out_3 -pg 1 -lvl 12 -x 4950 -y 1180 -defaultsOSRD
preplace port port-id_PWM_out_4 -pg 1 -lvl 12 -x 4950 -y 1340 -defaultsOSRD
preplace port port-id_PWM_out_5 -pg 1 -lvl 12 -x 4950 -y 1500 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 10 -x 4330 -y 770 -defaultsOSRD
preplace inst axi_register_slice_0 -pg 1 -lvl 10 -x 4330 -y 380 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x -790 -y 820 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x -430 -y 690 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x -430 -y 460 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 6 -x 2010 -y 670 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 2 -x -430 -y 1090 -defaultsOSRD
preplace inst proc_sys_reset_4 -pg 1 -lvl 2 -x -430 -y 1270 -defaultsOSRD
preplace inst proc_sys_reset_5 -pg 1 -lvl 2 -x -430 -y 1450 -defaultsOSRD
preplace inst proc_sys_reset_6 -pg 1 -lvl 2 -x -430 -y 910 -defaultsOSRD
preplace inst ps_e -pg 1 -lvl 6 -x 2010 -y 290 -defaultsOSRD
preplace inst PWM_IP_0 -pg 1 -lvl 9 -x 3710 -y 1000 -defaultsOSRD
preplace inst PWM_IP_1 -pg 1 -lvl 9 -x 3710 -y 1140 -defaultsOSRD
preplace inst PWM_IP_2 -pg 1 -lvl 9 -x 3710 -y 1280 -defaultsOSRD
preplace inst PWM_IP_3 -pg 1 -lvl 9 -x 3710 -y 1420 -defaultsOSRD
preplace inst PWM_IP_4 -pg 1 -lvl 9 -x 3710 -y 1560 -defaultsOSRD
preplace inst PWM_IP_5 -pg 1 -lvl 9 -x 3710 -y 1700 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 120 -y -330 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 10 -x 4330 -y -300 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 11 -x 4750 -y -100 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 9 -x 3710 -y -420 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 10 -x 4330 -y -660 -defaultsOSRD
preplace inst bram_0 -pg 1 -lvl 6 -x 2010 -y -100 -defaultsOSRD
preplace inst bram_con_0 -pg 1 -lvl 5 -x 1390 -y -60 -defaultsOSRD
preplace inst axis_resize_half_0 -pg 1 -lvl 7 -x 2600 -y -10 -defaultsOSRD
preplace inst fisheye_reader_stream_0 -pg 1 -lvl 8 -x 3120 -y -420 -defaultsOSRD
preplace inst axi_interconnect_hpc0 -pg 1 -lvl 11 -x 4750 -y -360 -defaultsOSRD
preplace inst interconnect_axifull -pg 1 -lvl 4 -x 560 -y 720 -defaultsOSRD
preplace inst interconnect_axihpm0fpd -pg 1 -lvl 9 -x 3710 -y 220 -defaultsOSRD
preplace inst interconnect_axilite -pg 1 -lvl 9 -x 3710 -y 740 -defaultsOSRD
preplace inst DPUCZDX8G_1 -pg 1 -lvl 10 -x 4330 -y 560 -defaultsOSRD
preplace inst axi_ic_ps_e_S_AXI_HP0_FPD -pg 1 -lvl 11 -x 4750 -y 70 -defaultsOSRD
preplace inst axi_ic_ps_e_S_AXI_HP1_FPD -pg 1 -lvl 11 -x 4750 -y 470 -defaultsOSRD
preplace netloc PWM_IP_0_PWM_out 1 9 3 4120J 680 NJ 680 4890
preplace netloc PWM_IP_1_PWM_out 1 9 3 NJ 1140 NJ 1140 4890
preplace netloc PWM_IP_2_PWM_out 1 9 3 NJ 1280 NJ 1280 4900
preplace netloc PWM_IP_3_PWM_out 1 9 3 NJ 1420 NJ 1420 4910
preplace netloc PWM_IP_4_PWM_out 1 9 3 NJ 1560 NJ 1560 4920
preplace netloc PWM_IP_5_PWM_out 1 9 3 NJ 1700 NJ 1700 4930
preplace netloc axi_intc_0_irq 1 5 6 1840 770 NJ 770 NJ 770 3420 560 4010J 660 4530
preplace netloc axi_vdma_0_m_axis_mm2s_tdata 1 3 4 NJ -370 NJ -370 1580J -420 2390
preplace netloc axi_vdma_0_m_axis_mm2s_tlast 1 3 4 NJ -350 NJ -350 1590J -410 2380
preplace netloc axi_vdma_0_m_axis_mm2s_tuser 1 3 4 370J -320 NJ -320 1620J -380 2350
preplace netloc axi_vdma_0_m_axis_mm2s_tvalid 1 3 4 NJ -290 NJ -290 1650J -350 2280
preplace netloc axi_vdma_0_mm2s_introut 1 3 8 370J -230 NJ -230 1720J -290 2270J -230 NJ -230 NJ -230 4090J -110 N
preplace netloc axi_vdma_1_s2mm_introut 1 10 1 4560 -280n
preplace netloc axi_vdma_1_s_axis_s2mm_tready 1 9 1 4090 -410n
preplace netloc axis_resize_half_0_m_tdata 1 4 4 1180 -340 1600J -400 2420J -340 2780
preplace netloc axis_resize_half_0_m_tlast 1 4 4 1150 -310 1630J -370 2410J -310 2770
preplace netloc axis_resize_half_0_m_tuser 1 4 4 1160 -300 1640J -360 2310J -300 2790
preplace netloc axis_resize_half_0_m_tvalid 1 4 4 1170 -280 1660J -340 2370J -280 2820
preplace netloc axis_resize_half_0_s_tready 1 3 4 NJ -330 NJ -330 1610J -390 2290
preplace netloc bram_0_douta 1 4 3 1200 410 1570J 440 2200
preplace netloc bram_0_doutb 1 6 2 2320 -360 2950J
preplace netloc bram_con_0_bram_addra 1 5 1 1740 -220n
preplace netloc bram_con_0_bram_dina 1 5 1 1750 -200n
preplace netloc bram_con_0_bram_ena 1 5 1 1770 -140n
preplace netloc bram_con_0_bram_regcea 1 5 1 1800 -100n
preplace netloc bram_con_0_bram_rsta 1 5 1 1790 -120n
preplace netloc bram_con_0_bram_wea 1 5 1 1760 -160n
preplace netloc bram_con_0_frame_captured 1 5 3 1670 -440 2430J -380 2940J
preplace netloc bram_con_0_s_axis_tready 1 4 4 1200 -260 1690J -320 2340J -260 2800
preplace netloc clk_wiz_0_clk_out3 1 1 5 N 790 NJ 790 350J 590 NJ 590 1660J
preplace netloc clk_wiz_0_clk_out4 1 1 10 -650 90 -90 90 410 90 1160 90 1780 120 2260 -450 2950 -600 3380 -260 4100 -100 4540
preplace netloc clk_wiz_0_clk_out5 1 1 10 -640 350 NJ 350 NJ 350 NJ 350 1800 80 2250J 130 NJ 130 3410 -70 4040 30 4590
preplace netloc clk_wiz_0_clk_out6 1 1 9 -600 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 3400J 550 4040J
preplace netloc clk_wiz_0_clk_out7 1 1 1 N 870
preplace netloc clk_wiz_0_clk_out8 1 1 1 -610 650n
preplace netloc clk_wiz_0_clk_out9 1 1 1 -690 420n
preplace netloc clk_wiz_0_locked 1 1 5 -630 810 NJ 810 320J 840 720J 830 1660
preplace netloc fifo_generator_0_m_axis_tdata 1 9 1 4110 -450n
preplace netloc fifo_generator_0_m_axis_tlast 1 9 1 4100 -430n
preplace netloc fifo_generator_0_m_axis_tuser 1 9 1 4080 -390n
preplace netloc fifo_generator_0_m_axis_tvalid 1 9 1 4070 -370n
preplace netloc fifo_generator_0_s_axis_tready 1 8 1 3320 -440n
preplace netloc fisheye_reader_stream_0_bram_addrb 1 5 4 1810 -630 NJ -630 NJ -630 3290
preplace netloc fisheye_reader_stream_0_bram_dinb 1 5 4 1830 100 2240J 140 NJ 140 3300
preplace netloc fisheye_reader_stream_0_bram_enb 1 5 4 1840 -620 NJ -620 NJ -620 3300
preplace netloc fisheye_reader_stream_0_bram_web 1 5 4 1810 110 2220J 150 NJ 150 3310
preplace netloc fisheye_reader_stream_0_m_tdata 1 8 1 3470 -520n
preplace netloc fisheye_reader_stream_0_m_tlast 1 8 1 3460 -500n
preplace netloc fisheye_reader_stream_0_m_tuser 1 8 1 3450 -480n
preplace netloc fisheye_reader_stream_0_m_tvalid 1 8 1 3310 -460n
preplace netloc fisheye_reader_stream_0_run_en 1 4 5 1210 -220 1730J -280 2220J -220 NJ -220 3290
preplace netloc proc_sys_reset_4_peripheral_aresetn 1 2 9 -100 -10 420J -10 1140J -240 1710J -300 2300J -390 2920 -610 3390J -200 4070 -90 4570
preplace netloc proc_sys_reset_4_peripheral_aresetn1 1 2 9 -80 800 330J 850 700J 820 NJ 820 NJ 820 NJ 820 3360 540 4030 670 4600
preplace netloc proc_sys_reset_5_peripheral_aresetn 1 2 8 NJ 1490 370J 880 760J 840 NJ 840 2430J 920 NJ 920 NJ 920 4110
preplace netloc ps_e_pl_clk0 1 0 7 -900 590 NJ 590 NJ 590 340J 860 770J 850 NJ 850 2180
preplace netloc ps_e_pl_resetn0 1 0 7 -890 690 -620 800 -90J 600 NJ 600 NJ 600 1570 780 2190
preplace netloc xlconcat_0_dout 1 9 3 4130 650 4610J 590 4900
preplace netloc xlconstant_2_dout 1 9 2 4130 -590 4530
preplace netloc DPUCZDX8G_1_M_AXI_GP0 1 10 1 4550 -440n
preplace netloc DPUCZDX8G_1_M_AXI_HP0 1 10 1 4580 10n
preplace netloc DPUCZDX8G_1_M_AXI_HP2 1 10 1 4610 410n
preplace netloc S00_AXI_1 1 3 8 370 -640 NJ -640 NJ -640 NJ -640 NJ -640 NJ -640 4120J -600 4540J
preplace netloc axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI 1 5 7 1820 90 2230J 160 NJ 160 3320J -90 4050J 190 NJ 190 4890
preplace netloc axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI 1 5 7 1830 460 NJ 460 NJ 460 NJ 460 NJ 460 4570J 350 4890
preplace netloc axi_interconnect_hpc0_M00_AXI 1 5 7 1840 130 2210 -150 NJ -150 NJ -150 4080 -120 4580 -170 4890
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 4 NJ -390 NJ -390 1570J -430 2400
preplace netloc axi_vdma_1_M_AXI_S2MM 1 10 1 4530 -460n
preplace netloc axis_resize_half_0_m 1 4 4 1190 -270 1680J -330 2360J -270 2810
preplace netloc fifo_generator_0_M_AXIS 1 9 1 4120 -470n
preplace netloc fisheye_reader_stream_0_m 1 8 1 3480 -540n
preplace netloc interconnect_axifull_M00_AXI 1 4 2 700 250 NJ
preplace netloc interconnect_axihpm0fpd_M00_AXI 1 9 1 4020 160n
preplace netloc interconnect_axihpm0fpd_M01_AXI 1 8 2 3480 -20 3940
preplace netloc interconnect_axihpm0fpd_M02_AXI 1 8 2 3460 -40 3950
preplace netloc interconnect_axihpm0fpd_M03_AXI 1 8 2 3470 -30 3970
preplace netloc interconnect_axihpm0fpd_M04_AXI 1 8 2 3440 -60 3980
preplace netloc interconnect_axihpm0fpd_M05_AXI 1 8 2 3430 -80 3990
preplace netloc interconnect_axihpm0fpd_M06_AXI 1 8 2 3450 -50 3960
preplace netloc interconnect_axilite_M00_AXI 1 9 1 4030 710n
preplace netloc interconnect_axilite_M01_AXI 1 2 8 -80 -190 360 -240 700 -250 1700J -310 2330J -250 2830 -240 NJ -240 4000
preplace netloc interconnect_axilite_M02_AXI 1 9 1 4060 -420n
preplace netloc interconnect_axilite_M03_AXI 1 9 1 4090 520n
preplace netloc ps_e_M_AXI_HPM0_FPD 1 6 3 2430J 200 NJ 200 3290
preplace netloc ps_e_M_AXI_HPM0_LPD 1 6 3 NJ 280 NJ 280 3290
levelinfo -pg 1 -940 -790 -430 120 560 1390 2010 2600 3120 3710 4330 4750 4950
pagesize -pg 1 -db -bbox -sgen -940 -1280 5070 2450
"
}
{
   "da_zynq_ultra_ps_e_cnt":"1"
}
