<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 12.800.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Wed Feb 26 17:58:58 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>TicTacToe</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST, TYPICAL, WORST</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell>14.989</cell>
 <cell>66.716</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>-0.549</cell>
 <cell>13.356</cell>
</row>
<row>
 <cell>OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>21.413</cell>
 <cell>46.701</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>5.164</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>0.047</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain FCCC_0_inst_0/FCCC_0_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell>15.000</cell>
 <cell>5.011</cell>
 <cell>20.668</cell>
 <cell>25.679</cell>
 <cell>0.156</cell>
 <cell>14.989</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell>14.927</cell>
 <cell>5.072</cell>
 <cell>20.607</cell>
 <cell>25.679</cell>
 <cell>0.156</cell>
 <cell>14.928</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_3/INST_RAM1K18_IP:A_ADDR[5]</cell>
 <cell>14.713</cell>
 <cell>5.147</cell>
 <cell>20.381</cell>
 <cell>25.528</cell>
 <cell>0.308</cell>
 <cell>14.853</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_3/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell>14.953</cell>
 <cell>5.160</cell>
 <cell>20.621</cell>
 <cell>25.781</cell>
 <cell>0.055</cell>
 <cell>14.840</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_1/INST_RAM1K18_IP:A_ADDR[4]</cell>
 <cell>14.476</cell>
 <cell>5.191</cell>
 <cell>20.144</cell>
 <cell>25.335</cell>
 <cell>0.500</cell>
 <cell>14.809</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.679</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>20.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.011</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>3.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>4.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>4.298</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.440</cell>
 <cell>4.738</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>5.110</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>5.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.795</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_15:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/_T_2835[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.034</cell>
 <cell>6.829</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_15:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.518</cell>
 <cell>7.347</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:UB[7]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG305</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.347</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>7.912</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO297</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.912</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CC[6]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>8.112</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG339</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.112</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:FCEND_BUFF_CC</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>8.190</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/N_2037_i:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_data_tmp[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.021</cell>
 <cell>9.211</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/N_2037_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>9.379</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/N_2037_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.120</cell>
 <cell>10.499</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.193</cell>
 <cell>10.692</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause_RNO[1]:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>10.809</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause_RNO[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>10.911</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066_m</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.697</cell>
 <cell>11.608</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>11.710</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_890_RNIHDF6:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.920</cell>
 <cell>12.630</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_890_RNIHDF6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>12.732</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/cause_1[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>13.142</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>13.244</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>13.507</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>13.609</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[12]:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.843</cell>
 <cell>14.452</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[12]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>14.569</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc[12]:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr_io_evec[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.026</cell>
 <cell>15.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc[12]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>15.683</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[12]:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core_io_imem_req_bits_pc[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.823</cell>
 <cell>16.506</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[12]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>16.594</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10]:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/N_117</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.972</cell>
 <cell>17.566</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>17.654</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_32:C</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_0[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.692</cell>
 <cell>20.346</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_32:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>20.587</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_ADDR_net[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>20.668</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>23.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>24.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>24.298</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>24.743</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>25.115</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_GL0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>25.672</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>25.742</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>25.835</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>-</cell>
 <cell>0.156</cell>
 <cell>25.679</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.679</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>2.705</cell>
 <cell></cell>
 <cell>2.705</cell>
 <cell></cell>
 <cell>0.238</cell>
 <cell>-0.316</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GPIO_IN[0]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>2.632</cell>
 <cell></cell>
 <cell>2.632</cell>
 <cell></cell>
 <cell>0.162</cell>
 <cell>-0.461</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GPIO_IN[1]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>2.503</cell>
 <cell></cell>
 <cell>2.503</cell>
 <cell></cell>
 <cell>0.154</cell>
 <cell>-0.597</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SPISDI</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_shiftreg[0]:D</cell>
 <cell>2.255</cell>
 <cell></cell>
 <cell>2.255</cell>
 <cell></cell>
 <cell>0.162</cell>
 <cell>-0.856</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SPISDI</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_datain[0]:D</cell>
 <cell>1.961</cell>
 <cell></cell>
 <cell>1.961</cell>
 <cell></cell>
 <cell>0.162</cell>
 <cell>-1.143</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.705</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.821</cell>
 <cell>0.821</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>RX_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.010</cell>
 <cell>0.811</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RX_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.045</cell>
 <cell>0.856</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>net</cell>
 <cell>RX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.849</cell>
 <cell>2.705</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.705</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.164</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>N/C</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>N/C</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.238</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</cell>
 <cell>SPISDO</cell>
 <cell>4.336</cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>GPIO_OUT[2]</cell>
 <cell>4.160</cell>
 <cell></cell>
 <cell>7.511</cell>
 <cell></cell>
 <cell>7.511</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</cell>
 <cell>TX</cell>
 <cell>4.163</cell>
 <cell></cell>
 <cell>7.508</cell>
 <cell></cell>
 <cell>7.508</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_datareg[7]:CLK</cell>
 <cell>SPISDO</cell>
 <cell>4.141</cell>
 <cell></cell>
 <cell>7.494</cell>
 <cell></cell>
 <cell>7.494</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/txfifo_datadelay[7]:CLK</cell>
 <cell>SPISDO</cell>
 <cell>4.081</cell>
 <cell></cell>
 <cell>7.440</cell>
 <cell></cell>
 <cell>7.440</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SPISDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.231</cell>
 <cell>2.231</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>2.402</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>2.524</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>2.790</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>3.008</cell>
 <cell>60</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>3.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>3.435</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0:B</cell>
 <cell>net</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.448</cell>
 <cell>3.883</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>3.952</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u:B</cell>
 <cell>net</cell>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.435</cell>
 <cell>4.387</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>4.541</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPISDO_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>SPISDO_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.908</cell>
 <cell>5.449</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPISDO_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.226</cell>
 <cell>5.675</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPISDO_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>SPISDO_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.285</cell>
 <cell>5.960</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPISDO_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.737</cell>
 <cell>7.697</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SPISDO</cell>
 <cell>net</cell>
 <cell>SPISDO</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.697</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.231</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SPISDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>15.034</cell>
 <cell>10.186</cell>
 <cell>25.220</cell>
 <cell>0.415</cell>
 <cell>4.966</cell>
 <cell>0.040</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>15.034</cell>
 <cell>10.186</cell>
 <cell>25.220</cell>
 <cell>0.415</cell>
 <cell>4.966</cell>
 <cell>0.040</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.475</cell>
 <cell>15.055</cell>
 <cell>10.150</cell>
 <cell>25.205</cell>
 <cell>0.415</cell>
 <cell>4.945</cell>
 <cell>0.055</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>15.073</cell>
 <cell>10.186</cell>
 <cell>25.259</cell>
 <cell>0.415</cell>
 <cell>4.927</cell>
 <cell>0.001</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>15.073</cell>
 <cell>10.186</cell>
 <cell>25.259</cell>
 <cell>0.415</cell>
 <cell>4.927</cell>
 <cell>0.001</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.034</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>3.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>4.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>4.298</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.423</cell>
 <cell>4.721</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>5.093</cell>
 <cell>55</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>5.675</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.777</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:A</cell>
 <cell>net</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.535</cell>
 <cell>6.312</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.498</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>6.775</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.943</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.427</cell>
 <cell>8.370</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>8.822</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>9.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>9.509</cell>
 <cell>24</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.677</cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>23.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>24.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>24.298</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.422</cell>
 <cell>24.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>25.092</cell>
 <cell>50</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>25.635</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>25.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET TCK to FCCC_0_inst_0/FCCC_0_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>0.188</cell>
 <cell>11.692</cell>
 <cell>11.880</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>0.188</cell>
 <cell>11.692</cell>
 <cell>11.880</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.284</cell>
 <cell>0.209</cell>
 <cell>11.656</cell>
 <cell>11.865</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>0.227</cell>
 <cell>11.692</cell>
 <cell>11.919</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>0.227</cell>
 <cell>11.692</cell>
 <cell>11.919</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.188</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>0.046</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.588</cell>
 <cell>3.634</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>4.029</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.572</cell>
 <cell>5.601</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>6.053</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>6.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>6.755</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>7.372</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>7.474</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/q_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.442</cell>
 <cell>7.916</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>8.004</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>8.281</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>8.449</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.427</cell>
 <cell>9.876</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>10.328</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>10.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>11.015</cell>
 <cell>24</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.677</cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.660</cell>
 <cell>6.660</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.660</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>10.457</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>10.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>10.958</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.422</cell>
 <cell>11.380</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>11.752</cell>
 <cell>50</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>12.295</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>11.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</cell>
 <cell>5.292</cell>
 <cell>72.624</cell>
 <cell>10.384</cell>
 <cell>83.008</cell>
 <cell>0.322</cell>
 <cell>21.413</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</cell>
 <cell>5.262</cell>
 <cell>72.664</cell>
 <cell>10.344</cell>
 <cell>83.008</cell>
 <cell>0.322</cell>
 <cell>21.333</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q:EN</cell>
 <cell>6.079</cell>
 <cell>76.579</cell>
 <cell>13.205</cell>
 <cell>89.784</cell>
 <cell>0.299</cell>
 <cell>13.521</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q:EN</cell>
 <cell>6.079</cell>
 <cell>76.579</cell>
 <cell>13.205</cell>
 <cell>89.784</cell>
 <cell>0.299</cell>
 <cell>13.521</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:EN</cell>
 <cell>6.079</cell>
 <cell>76.592</cell>
 <cell>13.205</cell>
 <cell>89.797</cell>
 <cell>0.299</cell>
 <cell>13.495</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>72.624</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>0.046</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.241</cell>
 <cell>3.287</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.440</cell>
 <cell>3.727</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.416</cell>
 <cell>4.143</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>4.515</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.577</cell>
 <cell>5.092</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>5.219</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDOInt[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>5.591</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.693</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.905</cell>
 <cell>8.598</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>8.832</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/UTDO_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.552</cell>
 <cell>10.384</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.330</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>-</cell>
 <cell>0.322</cell>
 <cell>83.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>3.094</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TRSTB</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>3.094</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2]:D</cell>
 <cell>5.348</cell>
 <cell></cell>
 <cell>5.348</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>2.684</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>TRSTB</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2]:D</cell>
 <cell>5.348</cell>
 <cell></cell>
 <cell>5.348</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>2.684</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</cell>
 <cell>5.173</cell>
 <cell></cell>
 <cell>5.173</cell>
 <cell></cell>
 <cell>0.237</cell>
 <cell>2.525</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UIREG[6]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>0.027</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UIREGInt[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>0.543</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>0.729</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:C</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>1.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.341</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.631</cell>
 <cell>2.972</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>3.081</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_a2_RNIMIA21:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>3.715</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_a2_RNIMIA21:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>3.784</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.585</cell>
 <cell>4.369</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>4.522</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.585</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>4.637</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>4.989</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>5.222</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[0]:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>5.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>5.707</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.758</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.846</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.237</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>161.312</cell>
 <cell>11.692</cell>
 <cell>173.004</cell>
 <cell>0.415</cell>
 <cell>5.358</cell>
 <cell>0.623</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>161.312</cell>
 <cell>11.692</cell>
 <cell>173.004</cell>
 <cell>0.415</cell>
 <cell>5.358</cell>
 <cell>0.623</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>161.312</cell>
 <cell>11.692</cell>
 <cell>173.004</cell>
 <cell>0.415</cell>
 <cell>5.358</cell>
 <cell>0.623</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>161.312</cell>
 <cell>11.692</cell>
 <cell>173.004</cell>
 <cell>0.415</cell>
 <cell>5.358</cell>
 <cell>0.623</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell>4.320</cell>
 <cell>161.312</cell>
 <cell>11.692</cell>
 <cell>173.004</cell>
 <cell>0.415</cell>
 <cell>5.358</cell>
 <cell>0.623</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>173.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>161.312</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>0.046</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.588</cell>
 <cell>3.634</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>4.029</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.572</cell>
 <cell>5.601</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>6.053</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>6.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>6.755</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>7.372</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>7.474</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/q_arst</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.442</cell>
 <cell>7.916</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>8.004</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>8.281</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>8.449</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.427</cell>
 <cell>9.876</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>10.328</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>10.723</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>11.015</cell>
 <cell>24</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.677</cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.692</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>166.670</cell>
 <cell>166.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>166.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>166.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>166.716</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.588</cell>
 <cell>170.304</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>-0.226</cell>
 <cell>170.078</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.572</cell>
 <cell>171.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>172.102</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>172.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>172.803</cell>
 <cell>48</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.616</cell>
 <cell>173.419</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>173.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>173.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.317</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TRSTB</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.317</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.312</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>TRSTB</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.312</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TCK</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[4]:ALn</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>0.330</cell>
 <cell>0.311</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:URSTB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>0.027</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_URSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.786</cell>
 <cell>1.813</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>2.070</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>2.311</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>2.530</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.846</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.330</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_0_inst_0/FCCC_0_0/GL0 to TCK</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>2.818</cell>
 <cell>10.186</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>2.818</cell>
 <cell>10.186</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>2.818</cell>
 <cell>10.186</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>2.818</cell>
 <cell>10.186</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</cell>
 <cell>4.511</cell>
 <cell>2.818</cell>
 <cell>10.186</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.818</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.797</cell>
 <cell>3.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>4.089</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>4.298</cell>
 <cell>34</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:An</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.423</cell>
 <cell>4.721</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>5.093</cell>
 <cell>55</cell>
 <cell>r</cell>
</row>
<row>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>5.675</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>reset_synchronizer_0/sync_asert_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>5.777</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:A</cell>
 <cell>net</cell>
 <cell>reset_synchronizer_0/sync_asert_reg[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.535</cell>
 <cell>6.312</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.498</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>6.775</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.943</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.427</cell>
 <cell>8.370</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>8.822</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.395</cell>
 <cell>9.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>9.509</cell>
 <cell>24</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.677</cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.186</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.670</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.670</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>6.716</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.588</cell>
 <cell>10.304</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>-0.226</cell>
 <cell>10.078</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.572</cell>
 <cell>11.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>12.102</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>12.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.292</cell>
 <cell>12.803</cell>
 <cell>48</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.616</cell>
 <cell>13.419</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.415</cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TCK</cell>
 <cell>TDO</cell>
 <cell>0.027</cell>
 <cell></cell>
 <cell>0.027</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>0.027</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TDO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SYSRESET_FF_IP</cell>
 <cell>+</cell>
 <cell>0.027</cell>
 <cell>0.027</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell>net</cell>
 <cell>TDO</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.027</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.027</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
