
---------- Begin Simulation Statistics ----------
final_tick                                98783348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163366                       # Simulator instruction rate (inst/s)
host_mem_usage                                8686824                       # Number of bytes of host memory used
host_op_rate                                   170250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3060.62                       # Real time elapsed on the host
host_tick_rate                               32275626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000007                       # Number of instructions simulated
sim_ops                                     521070970                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098783                       # Number of seconds simulated
sim_ticks                                 98783348000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 183535467                       # number of cc regfile reads
system.cpu.cc_regfile_writes                185861478                       # number of cc regfile writes
system.cpu.committedInsts                   500000007                       # Number of Instructions Simulated
system.cpu.committedOps                     521070970                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.395133                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.395133                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses             24                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                         1013687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2998828                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 59492420                       # Number of branches executed
system.cpu.iew.exec_nop                       2072669                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.845760                       # Inst execution rate
system.cpu.iew.exec_refs                    224207979                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   74403841                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7755112                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             157144551                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2087                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            713301                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             78891943                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           594143746                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             149804138                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5557304                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             562227348                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6172                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29549                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2645067                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 36102                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          85000                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1357846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1640982                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 565440336                       # num instructions consuming a value
system.cpu.iew.wb_count                     557407292                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.663441                       # average fanout of values written-back
system.cpu.iew.wb_producers                 375136057                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.821363                       # insts written-back per cycle
system.cpu.iew.wb_sent                      559136617                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                693956380                       # number of integer regfile reads
system.cpu.int_regfile_writes               404017133                       # number of integer regfile writes
system.cpu.ipc                               2.530791                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.530791                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1790      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             316644945     55.77%     55.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5956475      1.05%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 14488      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  23      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             606243      0.11%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd              9474912      1.67%     58.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2437008      0.43%     59.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               402850      0.07%     59.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   76      0.00%     59.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             5068144      0.89%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              46      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            151978452     26.77%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            75199188     13.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              567784655                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9599682                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016907                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1854435     19.32%     19.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  76824      0.80%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                  348      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1131      0.01%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    606      0.01%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   378      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5392866     56.18%     76.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2273094     23.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              536248948                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1261330298                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    518781741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         615255323                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  592068989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 567784655                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2088                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        71000082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            566118                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            268                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     61557535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     196553012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.888710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.238140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37105542     18.88%     18.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25212729     12.83%     31.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30219730     15.37%     47.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31652980     16.10%     63.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            25100059     12.77%     75.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            18446958      9.39%     85.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            13286130      6.76%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9409352      4.79%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             6119532      3.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       196553012                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.873888                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               41133599                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           80957821                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     38625551                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          47897602                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          34045396                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14385253                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            157144551                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            78891943                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1463323652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                        197566699                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   20330                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                   6839                       # number of predicate regfile writes
system.cpu.timesIdled                          144643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 36155212                       # number of vector regfile reads
system.cpu.vec_regfile_writes                28426463                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    45                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         62470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       358295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       717515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                68249882                       # Number of BP lookups
system.cpu.branchPred.condPredicted          63912162                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2603882                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39411033                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39190143                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.439522                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  503619                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           13080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12010                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1070                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          269                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        71399414                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2571156                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    186265996                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.806439                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.061681                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        51630363     27.72%     27.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        52470120     28.17%     55.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12631329      6.78%     62.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9515645      5.11%     67.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7999312      4.29%     72.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5143574      2.76%     74.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5834002      3.13%     77.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4587841      2.46%     80.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        36453810     19.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    186265996                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501673247                       # Number of instructions committed
system.cpu.commit.opsCommitted              522744210                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   207860301                       # Number of memory references committed
system.cpu.commit.loads                     136367109                       # Number of loads committed
system.cpu.commit.amos                              6                       # Number of atomic instructions committed
system.cpu.commit.membars                          21                       # Number of memory barriers committed
system.cpu.commit.branches                   55860668                       # Number of branches committed
system.cpu.commit.vector                     36883642                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   454662235                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                470115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         1774      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    292737453     56.00%     56.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5467210      1.05%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         8458      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           23      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       595494      0.11%     57.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd      9101778      1.74%     58.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2200912      0.42%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       397712      0.08%     59.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           69      0.00%     59.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      4372968      0.84%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           12      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           46      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    136367109     26.09%     86.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     71493192     13.68%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    522744210                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      36453810                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    188004298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        188004298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    188004298                       # number of overall hits
system.cpu.dcache.overall_hits::total       188004298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        72337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72337                       # number of overall misses
system.cpu.dcache.overall_misses::total         72337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1526127801                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1526127801                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1526127801                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1526127801                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    188076635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    188076635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    188076635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    188076635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21097.471571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21097.471571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21097.471571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21097.471571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17010                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               894                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.026846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            1                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                  1450                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                   21                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks         3592                       # number of writebacks
system.cpu.dcache.writebacks::total              3592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    990847853                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    990847853                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    990847853                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    990847853                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000341                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15436.171569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15436.171569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15436.171569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15436.171569                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    115829079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       115829079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1336430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1336430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    115897885                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    115897885                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19423.168038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19423.168038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        62902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        62902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    931983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    931983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14816.436679                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14816.436679                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     72175139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72175139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165287435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165287435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     72177921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72177921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59413.168584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59413.168584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35203487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35203487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65312.591837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65312.591837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          749                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          749                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     24409866                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     24409866                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          829                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.903498                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.903498                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32589.941255                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32589.941255                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          749                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          749                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23660866                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23660866                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.903498                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.903498                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31589.941255                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31589.941255                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data            4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        64000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        64000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.333333                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        32000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        32000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        62000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        62000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        31000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        31000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -2125.663844                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 29604.255381                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data   925.132981                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total   925.132981                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses       210002                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses       210002                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -29091.403835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           188069992                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2869.151200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -29091.403835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data   -56.819148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total   -56.819148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1504615886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1504615886                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 58964980                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32982062                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  92610227                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               9350676                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2645067                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             38268429                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 32978                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              622653675                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                116178                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           73235205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      612021695                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    68249882                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           39705772                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     120638489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5355610                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            79                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         1108                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  66534227                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1008279                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          196553012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.245647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.427106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 84138111     42.81%     42.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11319942      5.76%     48.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8883657      4.52%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9231555      4.70%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10664284      5.43%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6808409      3.46%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  4883600      2.48%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  9828572      5.00%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 50794882     25.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            196553012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.345452                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.097798                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     66207990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         66207990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     66207990                       # number of overall hits
system.cpu.icache.overall_hits::total        66207990                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       326233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         326233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       326233                       # number of overall misses
system.cpu.icache.overall_misses::total        326233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6411400420                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6411400420                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6411400420                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6411400420                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     66534223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     66534223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     66534223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     66534223                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004903                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19652.826109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19652.826109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19652.826109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19652.826109                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11013                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               546                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.170330                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                197092                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks       393683                       # number of writebacks
system.cpu.icache.writebacks::total            393683                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        31112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        31112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       295121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       295121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       295121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       295121                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5703841984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5703841984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5703841984                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5703841984                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19327.130174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19327.130174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19327.130174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19327.130174                       # average overall mshr miss latency
system.cpu.icache.replacements                 196583                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     66207990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        66207990                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       326233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        326233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6411400420                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6411400420                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     66534223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     66534223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19652.826109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19652.826109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        31112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       295121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       295121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5703841984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5703841984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19327.130174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19327.130174                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -105697.331407                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst 159375.872715                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst  4980.496022                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total  4980.496022                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses      1026948                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses      1026948                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -158864.221054                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            66700194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            492204                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            135.513312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -158864.221054                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst  -310.281682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total  -310.281682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         532470878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        532470878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    35310112                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20777438                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                80738                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               85000                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7398751                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                71001                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  98783348000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2645067                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 63656301                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8171100                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4593650                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  97254285                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20232609                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              612664706                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1184                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1841465                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               16305626                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 932043                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           675695529                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1085950974                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                751572253                       # Number of integer rename lookups
system.cpu.rename.vecLookups                 41724802                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                13718                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             573684217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                102011233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  291959                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42205517                       # count of insts added to the skid buffer
system.cpu.rob.reads                        743955056                       # The number of ROB reads
system.cpu.rob.writes                      1198646838                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000007                       # Number of Instructions committed
system.cpu.thread0.numOps                   521070970                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               264826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                60358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              264826                       # number of overall hits
system.l2.overall_hits::.cpu.data               60358                       # number of overall hits
system.l2.overall_hits::total                  325184                       # number of overall hits
system.l2.demand_misses::.cpu.inst              30291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3024                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33315                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             30291                       # number of overall misses
system.l2.overall_misses::.cpu.data              3024                       # number of overall misses
system.l2.overall_misses::total                 33315                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2469539500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    234748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2704287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2469539500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    234748000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2704287500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           295117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               358499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          295117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              358499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.102641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.047711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092929                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.102641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.047711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092929                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81527.169786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77628.306878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81173.270299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81527.169786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77628.306878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81173.270299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        30                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         30291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        30291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33388                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2166628502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    203722002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2370350504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2166628502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    203722002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      5412337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2375762841                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.102641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092865                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.102641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71527.136839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67884.705765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71198.801634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71527.136839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67884.705765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 56378.510417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71156.189080                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          820                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              820                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       197912                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           197912                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       197912                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       197912                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        28320                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         28320                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           96                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             96                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      5412337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5412337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 56378.510417                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56378.510417                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        29000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.480769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.480769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data         1160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       476000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       476000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.480769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.480769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19040                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19040                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    66                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     32090500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32090500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.861925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.861925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77889.563107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77889.563107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27425002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27425002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.824268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69606.604061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69606.604061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         264826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data          60292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             325118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        30291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         2612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2469539500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    202657500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2672197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       295117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data        62904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         358021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.102641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.041524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81527.169786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 77587.098009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81214.387746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        30291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         2607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2166628502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data    176297000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2342925502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.102641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.041444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71527.136839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 67624.472574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71217.870448                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             750                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        57000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        57000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data          763                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           763                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.982962                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982962                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data           76                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total           76                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu.data          750                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          750                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     14302500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14302500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.982962                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982962                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19070                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19070                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     252                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 255                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    49                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5190.261901                       # Cycle average of tags in use
system.l2.tags.total_refs                      655170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5393                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    121.485259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4856000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5142.292414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.969487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.039233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.039599                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039909                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11485329                       # Number of tag accesses
system.l2.tags.data_accesses                 11485329                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples     30291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000765972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33374                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2135936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     21.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   98783041000                       # Total gap between requests
system.mem_ctrls.avgGap                    2959880.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1938624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       192064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19625008.052976701409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1944295.307747617364                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 53126.362957449062                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        30291                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3001                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    917488530                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     79564406                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      2808525                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30289.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26512.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34250.30                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1938624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       192064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2135936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1938624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1938624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        30291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3001                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19625008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1944295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher        53126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         21622430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19625008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19625008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19625008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1944295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher        53126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        21622430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33374                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         2550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        10603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               416083453                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             111202168                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          999861461                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12467.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29959.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22599                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.268684                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.456600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   207.437487                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4440     41.22%     41.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3489     32.39%     73.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1167     10.83%     84.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          738      6.85%     91.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          436      4.05%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           86      0.80%     96.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      0.47%     96.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           45      0.42%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          319      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2135936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               21.622430                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    7375848.480000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13015703.635200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   43708149.743998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8574579357.773190                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 9162280277.339369                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 25917655877.162460                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  43718615214.131340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   442.570697                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  79189678554                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4440450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15153219446                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9426427.920001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16635765.031199                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   47833474.953597                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8574579357.773190                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 13370969172.120182                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 23012165066.552338                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  45031609264.349068                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   455.862351                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  70264654927                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4440450000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  24078243073                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32980                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28320                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               394                       # Transaction distribution
system.membus.trans_dist::ReadExResp              394                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32980                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        95844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  95844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2135936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2135936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34150                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            77169040                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181343260                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            358025                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       197913                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          159463                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        358025                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          763                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       884847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       191983                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1076830                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     31469312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4193536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               35662848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             156                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           359471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 359442     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             359471                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  98783348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          721499824                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         442694973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          95482497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
