
can_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002fbc  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000100  1ffe8800  0c002fbc  00010800  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000020  1ffe8900  0c0030bc  00010900  2**2
                  ALLOC
  4 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 00000e50  00000000  00000000  00010900  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00019e7e  00000000  00000000  00011750  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ec1  00000000  00000000  0002b5ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00007654  00000000  00000000  0002e48f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00003b24  00000000  00000000  00035ae4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000a372  00000000  00000000  00039608  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007cca  00000000  00000000  0004397a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c58  00000000  00000000  0004b644  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 000005ed  00000000  00000000  0004c29c  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c002fbc 	.word	0x0c002fbc
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000100 	.word	0x00000100
 8000254:	0c002fbc 	.word	0x0c002fbc
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8900 	.word	0x1ffe8900
 8000264:	00000020 	.word	0x00000020
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	0800029d 	.word	0x0800029d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08002db1 	.word	0x08002db1
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08002c9d 	.word	0x08002c9d

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 800029c:	b598      	push	{r3, r4, r7, lr}
 800029e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002a0:	4a05      	ldr	r2, [pc, #20]	; (80002b8 <SystemInit+0x1c>)
 80002a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002a6:	4614      	mov	r4, r2
 80002a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002ae:	f000 f805 	bl	80002bc <SystemCoreSetup>
  SystemCoreClockSetup();
 80002b2:	f001 fe2b 	bl	8001f0c <SystemCoreClockSetup>
}
 80002b6:	bd98      	pop	{r3, r4, r7, pc}
 80002b8:	2003ffc4 	.word	0x2003ffc4

080002bc <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c2:	b672      	cpsid	i
  uint32_t temp;

  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 80002c4:	4b16      	ldr	r3, [pc, #88]	; (8000320 <SystemCoreSetup+0x64>)
 80002c6:	4a17      	ldr	r2, [pc, #92]	; (8000324 <SystemCoreSetup+0x68>)
 80002c8:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80002ca:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80002ce:	b662      	cpsie	i
  /* __FPU_USED value depends on compiler/linker options. */
  /* __FPU_USED = 0 if -mfloat-abi=soft is selected */
  /* __FPU_USED = 1 if -mfloat-abi=softfp or â€“mfloat-abi=hard */

#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80002d0:	4a13      	ldr	r2, [pc, #76]	; (8000320 <SystemCoreSetup+0x64>)
 80002d2:	4b13      	ldr	r3, [pc, #76]	; (8000320 <SystemCoreSetup+0x64>)
 80002d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#else
  SCB->CPACR = 0;
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80002e0:	4a0f      	ldr	r2, [pc, #60]	; (8000320 <SystemCoreSetup+0x64>)
 80002e2:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <SystemCoreSetup+0x64>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f023 0308 	bic.w	r3, r3, #8
 80002ea:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 80002ec:	4b0e      	ldr	r3, [pc, #56]	; (8000328 <SystemCoreSetup+0x6c>)
 80002ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80002f2:	3314      	adds	r3, #20
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f023 030f 	bic.w	r3, r3, #15
 80002fe:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f043 0304 	orr.w	r3, r3, #4
 8000306:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <SystemCoreSetup+0x6c>)
 800030a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800030e:	3314      	adds	r3, #20
 8000310:	687a      	ldr	r2, [r7, #4]
 8000312:	601a      	str	r2, [r3, #0]
}
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	e000ed00 	.word	0xe000ed00
 8000324:	08000000 	.word	0x08000000
 8000328:	58001000 	.word	0x58001000

0800032c <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b084      	sub	sp, #16
 8000330:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8000332:	4b2f      	ldr	r3, [pc, #188]	; (80003f0 <SystemCoreClockUpdate+0xc4>)
 8000334:	68db      	ldr	r3, [r3, #12]
 8000336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800033a:	2b00      	cmp	r3, #0
 800033c:	d03e      	beq.n	80003bc <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 800033e:	4b2d      	ldr	r3, [pc, #180]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 8000340:	68db      	ldr	r3, [r3, #12]
 8000342:	f003 0301 	and.w	r3, r3, #1
 8000346:	2b00      	cmp	r3, #0
 8000348:	d002      	beq.n	8000350 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 800034a:	4b2b      	ldr	r3, [pc, #172]	; (80003f8 <SystemCoreClockUpdate+0xcc>)
 800034c:	60fb      	str	r3, [r7, #12]
 800034e:	e002      	b.n	8000356 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000350:	f001 fdbe 	bl	8001ed0 <OSCHP_GetFrequency>
 8000354:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000356:	4b27      	ldr	r3, [pc, #156]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	f003 0304 	and.w	r3, r3, #4
 800035e:	2b00      	cmp	r3, #0
 8000360:	d020      	beq.n	80003a4 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8000362:	4b24      	ldr	r3, [pc, #144]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800036a:	0e1b      	lsrs	r3, r3, #24
 800036c:	3301      	adds	r3, #1
 800036e:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000370:	4b20      	ldr	r3, [pc, #128]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000378:	0a1b      	lsrs	r3, r3, #8
 800037a:	3301      	adds	r3, #1
 800037c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800037e:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 8000380:	689b      	ldr	r3, [r3, #8]
 8000382:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000386:	0c1b      	lsrs	r3, r3, #16
 8000388:	3301      	adds	r3, #1
 800038a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	683a      	ldr	r2, [r7, #0]
 8000390:	fb02 f303 	mul.w	r3, r2, r3
 8000394:	68fa      	ldr	r2, [r7, #12]
 8000396:	fbb2 f3f3 	udiv	r3, r2, r3
 800039a:	687a      	ldr	r2, [r7, #4]
 800039c:	fb02 f303 	mul.w	r3, r2, r3
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	e00d      	b.n	80003c0 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80003a4:	4b13      	ldr	r3, [pc, #76]	; (80003f4 <SystemCoreClockUpdate+0xc8>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80003ac:	3301      	adds	r3, #1
 80003ae:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 80003b0:	68fa      	ldr	r2, [r7, #12]
 80003b2:	683b      	ldr	r3, [r7, #0]
 80003b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b8:	60fb      	str	r3, [r7, #12]
 80003ba:	e001      	b.n	80003c0 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 80003bc:	4b0e      	ldr	r3, [pc, #56]	; (80003f8 <SystemCoreClockUpdate+0xcc>)
 80003be:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80003c0:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <SystemCoreClockUpdate+0xc4>)
 80003c2:	68db      	ldr	r3, [r3, #12]
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	3301      	adds	r3, #1
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80003ce:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80003d0:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <SystemCoreClockUpdate+0xc4>)
 80003d2:	691b      	ldr	r3, [r3, #16]
 80003d4:	f003 0301 	and.w	r3, r3, #1
 80003d8:	3301      	adds	r3, #1
 80003da:	68fa      	ldr	r2, [r7, #12]
 80003dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80003e0:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80003e2:	4a06      	ldr	r2, [pc, #24]	; (80003fc <SystemCoreClockUpdate+0xd0>)
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	6013      	str	r3, [r2, #0]
}
 80003e8:	3710      	adds	r7, #16
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	50004600 	.word	0x50004600
 80003f4:	50004710 	.word	0x50004710
 80003f8:	016e3600 	.word	0x016e3600
 80003fc:	2003ffc0 	.word	0x2003ffc0

08000400 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
 8000406:	60f8      	str	r0, [r7, #12]
 8000408:	460b      	mov	r3, r1
 800040a:	607a      	str	r2, [r7, #4]
 800040c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800040e:	7afb      	ldrb	r3, [r7, #11]
 8000410:	089b      	lsrs	r3, r3, #2
 8000412:	b2db      	uxtb	r3, r3
 8000414:	4618      	mov	r0, r3
 8000416:	7afb      	ldrb	r3, [r7, #11]
 8000418:	089b      	lsrs	r3, r3, #2
 800041a:	b2db      	uxtb	r3, r3
 800041c:	461a      	mov	r2, r3
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	3204      	adds	r2, #4
 8000422:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	f003 0303 	and.w	r3, r3, #3
 800042c:	00db      	lsls	r3, r3, #3
 800042e:	4619      	mov	r1, r3
 8000430:	23f8      	movs	r3, #248	; 0xf8
 8000432:	408b      	lsls	r3, r1
 8000434:	43db      	mvns	r3, r3
 8000436:	ea02 0103 	and.w	r1, r2, r3
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	1d02      	adds	r2, r0, #4
 800043e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000446:	7afb      	ldrb	r3, [r7, #11]
 8000448:	005b      	lsls	r3, r3, #1
 800044a:	4619      	mov	r1, r3
 800044c:	2303      	movs	r3, #3
 800044e:	408b      	lsls	r3, r1
 8000450:	43db      	mvns	r3, r3
 8000452:	401a      	ands	r2, r3
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	4a3a      	ldr	r2, [pc, #232]	; (8000544 <XMC_GPIO_Init+0x144>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d003      	beq.n	8000468 <XMC_GPIO_Init+0x68>
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	4a39      	ldr	r2, [pc, #228]	; (8000548 <XMC_GPIO_Init+0x148>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d10a      	bne.n	800047e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800046c:	7afb      	ldrb	r3, [r7, #11]
 800046e:	2101      	movs	r1, #1
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	43db      	mvns	r3, r3
 8000476:	401a      	ands	r2, r3
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	661a      	str	r2, [r3, #96]	; 0x60
 800047c:	e042      	b.n	8000504 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	b2db      	uxtb	r3, r3
 8000484:	b25b      	sxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	da3c      	bge.n	8000504 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	685a      	ldr	r2, [r3, #4]
 800048e:	7afb      	ldrb	r3, [r7, #11]
 8000490:	409a      	lsls	r2, r3
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000496:	7afb      	ldrb	r3, [r7, #11]
 8000498:	08db      	lsrs	r3, r3, #3
 800049a:	b2db      	uxtb	r3, r3
 800049c:	4618      	mov	r0, r3
 800049e:	7afb      	ldrb	r3, [r7, #11]
 80004a0:	08db      	lsrs	r3, r3, #3
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	461a      	mov	r2, r3
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	3210      	adds	r2, #16
 80004aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004ae:	7afb      	ldrb	r3, [r7, #11]
 80004b0:	f003 0307 	and.w	r3, r3, #7
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4619      	mov	r1, r3
 80004b8:	2307      	movs	r3, #7
 80004ba:	408b      	lsls	r3, r1
 80004bc:	43db      	mvns	r3, r3
 80004be:	ea02 0103 	and.w	r1, r2, r3
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	f100 0210 	add.w	r2, r0, #16
 80004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 80004cc:	7afb      	ldrb	r3, [r7, #11]
 80004ce:	08db      	lsrs	r3, r3, #3
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	4618      	mov	r0, r3
 80004d4:	7afb      	ldrb	r3, [r7, #11]
 80004d6:	08db      	lsrs	r3, r3, #3
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	461a      	mov	r2, r3
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	3210      	adds	r2, #16
 80004e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	7a1b      	ldrb	r3, [r3, #8]
 80004e8:	4619      	mov	r1, r3
 80004ea:	7afb      	ldrb	r3, [r7, #11]
 80004ec:	f003 0307 	and.w	r3, r3, #7
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	ea42 0103 	orr.w	r1, r2, r3
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	f100 0210 	add.w	r2, r0, #16
 8000500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000504:	7afb      	ldrb	r3, [r7, #11]
 8000506:	089b      	lsrs	r3, r3, #2
 8000508:	b2db      	uxtb	r3, r3
 800050a:	4618      	mov	r0, r3
 800050c:	7afb      	ldrb	r3, [r7, #11]
 800050e:	089b      	lsrs	r3, r3, #2
 8000510:	b2db      	uxtb	r3, r3
 8000512:	461a      	mov	r2, r3
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	3204      	adds	r2, #4
 8000518:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	4619      	mov	r1, r3
 8000522:	7afb      	ldrb	r3, [r7, #11]
 8000524:	f003 0303 	and.w	r3, r3, #3
 8000528:	00db      	lsls	r3, r3, #3
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	ea42 0103 	orr.w	r1, r2, r3
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	1d02      	adds	r2, r0, #4
 8000536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800053a:	3714      	adds	r7, #20
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr
 8000544:	48028e00 	.word	0x48028e00
 8000548:	48028f00 	.word	0x48028f00

0800054c <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000550:	4b03      	ldr	r3, [pc, #12]	; (8000560 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
}
 8000554:	4618      	mov	r0, r3
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	2003ffc0 	.word	0x2003ffc0

08000564 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <XMC_SCU_GetMirrorStatus+0x14>)
 800056a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 800056e:	4618      	mov	r0, r3
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	50004000 	.word	0x50004000

0800057c <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000584:	f7ff fed2 	bl	800032c <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000588:	4b0b      	ldr	r3, [pc, #44]	; (80005b8 <XMC_SCU_lDelay+0x3c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0b      	ldr	r2, [pc, #44]	; (80005bc <XMC_SCU_lDelay+0x40>)
 800058e:	fba2 2303 	umull	r2, r3, r2, r3
 8000592:	0c9a      	lsrs	r2, r3, #18
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	fb02 f303 	mul.w	r3, r2, r3
 800059a:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	e003      	b.n	80005aa <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 80005a2:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	3301      	adds	r3, #1
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fa      	ldr	r2, [r7, #12]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	429a      	cmp	r2, r3
 80005b0:	d3f7      	bcc.n	80005a2 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	2003ffc0 	.word	0x2003ffc0
 80005bc:	431bde83 	.word	0x431bde83

080005c0 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 80005c4:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 80005c6:	685b      	ldr	r3, [r3, #4]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	50004074 	.word	0x50004074

080005d8 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 80005e0:	4a03      	ldr	r2, [pc, #12]	; (80005f0 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	60d3      	str	r3, [r2, #12]
}
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	50004074 	.word	0x50004074

080005f4 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af02      	add	r7, sp, #8
 80005fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 f8a1 	bl	8000744 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8000602:	f000 fa93 	bl	8000b2c <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	79db      	ldrb	r3, [r3, #7]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d00a      	beq.n	8000624 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 800060e:	f000 facb 	bl	8000ba8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8000612:	bf00      	nop
 8000614:	f000 fab6 	bl	8000b84 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000618:	4603      	mov	r3, r0
 800061a:	f083 0301 	eor.w	r3, r3, #1
 800061e:	b2db      	uxtb	r3, r3
 8000620:	2b00      	cmp	r3, #0
 8000622:	d1f7      	bne.n	8000614 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	7a5b      	ldrb	r3, [r3, #9]
 8000628:	4618      	mov	r0, r3
 800062a:	f000 f905 	bl	8000838 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 800062e:	bf00      	nop
 8000630:	f7ff ff98 	bl	8000564 <XMC_SCU_GetMirrorStatus>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d1fa      	bne.n	8000630 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	7a1b      	ldrb	r3, [r3, #8]
 800063e:	4618      	mov	r0, r3
 8000640:	f000 fa4e 	bl	8000ae0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	7c1b      	ldrb	r3, [r3, #16]
 8000648:	4618      	mov	r0, r3
 800064a:	f000 f913 	bl	8000874 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	7c5b      	ldrb	r3, [r3, #17]
 8000652:	4618      	mov	r0, r3
 8000654:	f000 f936 	bl	80008c4 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	7c9b      	ldrb	r3, [r3, #18]
 800065c:	4618      	mov	r0, r3
 800065e:	f000 f91d 	bl	800089c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	7cdb      	ldrb	r3, [r3, #19]
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f940 	bl	80008ec <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	799b      	ldrb	r3, [r3, #6]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d00a      	beq.n	800068a <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8000674:	f000 fad0 	bl	8000c18 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000678:	bf00      	nop
 800067a:	f000 faf5 	bl	8000c68 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 800067e:	4603      	mov	r3, r0
 8000680:	f083 0301 	eor.w	r3, r3, #1
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1f7      	bne.n	800067a <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	78db      	ldrb	r3, [r3, #3]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d109      	bne.n	80006a6 <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	799b      	ldrb	r3, [r3, #6]
 8000696:	f083 0301 	eor.w	r3, r3, #1
 800069a:	b2db      	uxtb	r3, r3
 800069c:	2b00      	cmp	r3, #0
 800069e:	d017      	beq.n	80006d0 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 80006a0:	f000 fb06 	bl	8000cb0 <XMC_SCU_CLOCK_DisableSystemPll>
 80006a4:	e014      	b.n	80006d0 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 80006a6:	f000 faf3 	bl	8000c90 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	8899      	ldrh	r1, [r3, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006b6:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006bc:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	4608      	mov	r0, r1
 80006c6:	4611      	mov	r1, r2
 80006c8:	462a      	mov	r2, r5
 80006ca:	4623      	mov	r3, r4
 80006cc:	f000 fb00 	bl	8000cd0 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006d8:	d103      	bne.n	80006e2 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 80006da:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80006de:	f000 f831 	bl	8000744 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 80006e2:	f7ff fe23 	bl	800032c <SystemCoreClockUpdate>
}
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bdb0      	pop	{r4, r5, r7, pc}

080006ec <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	0f1b      	lsrs	r3, r3, #28
 80006f8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000700:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	4613      	mov	r3, r2
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	4413      	add	r3, r2
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	461a      	mov	r2, r3
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8000710:	4413      	add	r3, r2
 8000712:	68ba      	ldr	r2, [r7, #8]
 8000714:	601a      	str	r2, [r3, #0]
}
 8000716:	3714      	adds	r7, #20
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	50004414 	.word	0x50004414

08000724 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000728:	f7ff ff10 	bl	800054c <XMC_SCU_CLOCK_GetCpuClockFrequency>
 800072c:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 800072e:	4b04      	ldr	r3, [pc, #16]	; (8000740 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8000730:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 800073a:	4618      	mov	r0, r3
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	50004600 	.word	0x50004600

08000744 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 800074c:	4906      	ldr	r1, [pc, #24]	; (8000768 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000750:	68db      	ldr	r3, [r3, #12]
 8000752:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4313      	orrs	r3, r2
 800075a:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	50004600 	.word	0x50004600

0800076c <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000774:	4906      	ldr	r1, [pc, #24]	; (8000790 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4313      	orrs	r3, r2
 8000782:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	50004600 	.word	0x50004600

08000794 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 800079c:	4906      	ldr	r1, [pc, #24]	; (80007b8 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 80007a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4313      	orrs	r3, r2
 80007aa:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	50004600 	.word	0x50004600

080007bc <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 80007c6:	88fb      	ldrh	r3, [r7, #6]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d108      	bne.n	80007de <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80007cc:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007ce:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007d0:	68db      	ldr	r3, [r3, #12]
 80007d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007d6:	f023 0301 	bic.w	r3, r3, #1
 80007da:	60d3      	str	r3, [r2, #12]
 80007dc:	e007      	b.n	80007ee <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80007de:	4a06      	ldr	r2, [pc, #24]	; (80007f8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	60d3      	str	r3, [r2, #12]
  }
}
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	50004710 	.word	0x50004710

080007fc <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000806:	bf00      	nop
 8000808:	4b09      	ldr	r3, [pc, #36]	; (8000830 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 800080a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	2b00      	cmp	r3, #0
 8000814:	d1f8      	bne.n	8000808 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000816:	4907      	ldr	r1, [pc, #28]	; (8000834 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000818:	4b06      	ldr	r3, [pc, #24]	; (8000834 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8000820:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000822:	4313      	orrs	r3, r2
 8000824:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	50004000 	.word	0x50004000
 8000834:	50004300 	.word	0x50004300

08000838 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000842:	bf00      	nop
 8000844:	4b09      	ldr	r3, [pc, #36]	; (800086c <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 8000846:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1f8      	bne.n	8000844 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000852:	4907      	ldr	r1, [pc, #28]	; (8000870 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 800085c:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 800085e:	4313      	orrs	r3, r2
 8000860:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	50004000 	.word	0x50004000
 8000870:	50004300 	.word	0x50004300

08000874 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800087c:	4906      	ldr	r1, [pc, #24]	; (8000898 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800088a:	4313      	orrs	r3, r2
 800088c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	50004600 	.word	0x50004600

0800089c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80008a4:	4906      	ldr	r1, [pc, #24]	; (80008c0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 80008a8:	6a1b      	ldr	r3, [r3, #32]
 80008aa:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80008b2:	4313      	orrs	r3, r2
 80008b4:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	50004600 	.word	0x50004600

080008c4 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80008cc:	4906      	ldr	r1, [pc, #24]	; (80008e8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80008d0:	691b      	ldr	r3, [r3, #16]
 80008d2:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80008da:	4313      	orrs	r3, r2
 80008dc:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	50004600 	.word	0x50004600

080008ec <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80008f4:	4906      	ldr	r1, [pc, #24]	; (8000910 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80008f8:	695b      	ldr	r3, [r3, #20]
 80008fa:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000902:	4313      	orrs	r3, r2
 8000904:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	50004600 	.word	0x50004600

08000914 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800091c:	4906      	ldr	r1, [pc, #24]	; (8000938 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 800091e:	4b06      	ldr	r3, [pc, #24]	; (8000938 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800092a:	4313      	orrs	r3, r2
 800092c:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	50004600 	.word	0x50004600

0800093c <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000944:	4906      	ldr	r1, [pc, #24]	; (8000960 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000952:	4313      	orrs	r3, r2
 8000954:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	50004600 	.word	0x50004600

08000964 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800096c:	4906      	ldr	r1, [pc, #24]	; (8000988 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000972:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800097a:	4313      	orrs	r3, r2
 800097c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	50004600 	.word	0x50004600

0800098c <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000994:	4906      	ldr	r1, [pc, #24]	; (80009b0 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800099a:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 80009a2:	4313      	orrs	r3, r2
 80009a4:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	50004600 	.word	0x50004600

080009b4 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 80009be:	4a04      	ldr	r2, [pc, #16]	; (80009d0 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	6053      	str	r3, [r2, #4]
}
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	50004600 	.word	0x50004600

080009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	0f1b      	lsrs	r3, r3, #28
 80009e0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80009e8:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	461a      	mov	r2, r3
 80009f6:	4b04      	ldr	r3, [pc, #16]	; (8000a08 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 80009f8:	4413      	add	r3, r2
 80009fa:	68ba      	ldr	r2, [r7, #8]
 80009fc:	601a      	str	r2, [r3, #0]
}
 80009fe:	3714      	adds	r7, #20
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	50004648 	.word	0x50004648

08000a0c <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000a10:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000a12:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a1a:	f023 0302 	bic.w	r3, r3, #2
 8000a1e:	6153      	str	r3, [r2, #20]
}
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	50004710 	.word	0x50004710

08000a2c <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000a36:	4a28      	ldr	r2, [pc, #160]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a38:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a3a:	695b      	ldr	r3, [r3, #20]
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8000a42:	bf00      	nop
 8000a44:	4b24      	ldr	r3, [pc, #144]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d0f9      	beq.n	8000a44 <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a50:	4a21      	ldr	r2, [pc, #132]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a52:	4b21      	ldr	r3, [pc, #132]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	f043 0310 	orr.w	r3, r3, #16
 8000a5a:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a5c:	491e      	ldr	r1, [pc, #120]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	3b01      	subs	r3, #1
 8000a62:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000a6e:	4a1a      	ldr	r2, [pc, #104]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a70:	4b19      	ldr	r3, [pc, #100]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a72:	695b      	ldr	r3, [r3, #20]
 8000a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a78:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a7a:	4a17      	ldr	r2, [pc, #92]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a7c:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	f023 0310 	bic.w	r3, r3, #16
 8000a84:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000a86:	4a14      	ldr	r2, [pc, #80]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a88:	4b13      	ldr	r3, [pc, #76]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a8a:	695b      	ldr	r3, [r3, #20]
 8000a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a90:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000a92:	bf00      	nop
 8000a94:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a96:	691b      	ldr	r3, [r3, #16]
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d0f9      	beq.n	8000a94 <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	f023 0301 	bic.w	r3, r3, #1
 8000aaa:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8000aac:	bf00      	nop
 8000aae:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000ab0:	691b      	ldr	r3, [r3, #16]
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d1f9      	bne.n	8000aae <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000aba:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000abc:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000abe:	695b      	ldr	r3, [r3, #20]
 8000ac0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ac4:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 8000ac6:	4b05      	ldr	r3, [pc, #20]	; (8000adc <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8000ac8:	2208      	movs	r2, #8
 8000aca:	60da      	str	r2, [r3, #12]
}
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	50004710 	.word	0x50004710
 8000adc:	50004160 	.word	0x50004160

08000ae0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000aea:	4a0f      	ldr	r2, [pc, #60]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000aec:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000af4:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d10e      	bne.n	8000b1a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000afc:	4a0a      	ldr	r2, [pc, #40]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000b06:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000b08:	2064      	movs	r0, #100	; 0x64
 8000b0a:	f7ff fd37 	bl	800057c <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000b0e:	4a06      	ldr	r2, [pc, #24]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b10:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b18:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000b1a:	2064      	movs	r0, #100	; 0x64
 8000b1c:	f7ff fd2e 	bl	800057c <XMC_SCU_lDelay>
}
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	50004710 	.word	0x50004710

08000b2c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d109      	bne.n	8000b50 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b42:	bf00      	nop
 8000b44:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d0f9      	beq.n	8000b44 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00a      	beq.n	8000b72 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000b5c:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b62:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000b64:	bf00      	nop
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d1f9      	bne.n	8000b66 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	50004200 	.word	0x50004200
 8000b80:	50004400 	.word	0x50004400

08000b84 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 0308 	and.w	r3, r3, #8
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	bf0c      	ite	eq
 8000b94:	2301      	moveq	r3, #1
 8000b96:	2300      	movne	r3, #0
 8000b98:	b2db      	uxtb	r3, r3
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	50004300 	.word	0x50004300

08000ba8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000bac:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000bb0:	f7ff fd12 	bl	80005d8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000bb4:	4a17      	ldr	r2, [pc, #92]	; (8000c14 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bb6:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000bbe:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000bc0:	bf00      	nop
 8000bc2:	f7ff fcfd 	bl	80005c0 <XMC_SCU_INTERUPT_GetEventStatus>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d0f8      	beq.n	8000bc2 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000bd0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000bd4:	f7ff fd00 	bl	80005d8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000bd8:	4b0e      	ldr	r3, [pc, #56]	; (8000c14 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bda:	2208      	movs	r2, #8
 8000bdc:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000bde:	bf00      	nop
 8000be0:	f7ff fcee 	bl	80005c0 <XMC_SCU_INTERUPT_GetEventStatus>
 8000be4:	4603      	mov	r3, r0
 8000be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d0f8      	beq.n	8000be0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000bee:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000bf2:	f7ff fcf1 	bl	80005d8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000bf6:	4a07      	ldr	r2, [pc, #28]	; (8000c14 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	f043 0308 	orr.w	r3, r3, #8
 8000c00:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000c02:	bf00      	nop
 8000c04:	f7ff fcdc 	bl	80005c0 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0f8      	beq.n	8000c04 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	50004300 	.word	0x50004300

08000c18 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000c18:	b5b0      	push	{r4, r5, r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000c1c:	4a0f      	ldr	r2, [pc, #60]	; (8000c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c26:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c28:	4d0d      	ldr	r5, [pc, #52]	; (8000c60 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000c32:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000c36:	f001 f94b 	bl	8001ed0 <OSCHP_GetFrequency>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8000c42:	0d1b      	lsrs	r3, r3, #20
 8000c44:	3b01      	subs	r3, #1
 8000c46:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c48:	4323      	orrs	r3, r4
 8000c4a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000c4c:	4a03      	ldr	r2, [pc, #12]	; (8000c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c4e:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000c56:	6053      	str	r3, [r2, #4]
}
 8000c58:	bdb0      	pop	{r4, r5, r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	50004710 	.word	0x50004710
 8000c60:	50004700 	.word	0x50004700
 8000c64:	6b5fca6b 	.word	0x6b5fca6b

08000c68 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000c74:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000c78:	bf0c      	ite	eq
 8000c7a:	2301      	moveq	r3, #1
 8000c7c:	2300      	movne	r3, #0
 8000c7e:	b2db      	uxtb	r3, r3
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	50004710 	.word	0x50004710

08000c90 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000c94:	4a05      	ldr	r2, [pc, #20]	; (8000cac <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c96:	4b05      	ldr	r3, [pc, #20]	; (8000cac <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9e:	f023 0302 	bic.w	r3, r3, #2
 8000ca2:	6053      	str	r3, [r2, #4]
}
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	50004710 	.word	0x50004710

08000cb0 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000cb4:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000cb6:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbe:	f043 0302 	orr.w	r3, r3, #2
 8000cc2:	6053      	str	r3, [r2, #4]
}
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	50004710 	.word	0x50004710

08000cd0 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60ba      	str	r2, [r7, #8]
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	4603      	mov	r3, r0
 8000cdc:	81fb      	strh	r3, [r7, #14]
 8000cde:	460b      	mov	r3, r1
 8000ce0:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000ce2:	89fb      	ldrh	r3, [r7, #14]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff fd69 	bl	80007bc <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000cea:	7b7b      	ldrb	r3, [r7, #13]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	f040 808b 	bne.w	8000e08 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000cf2:	89fb      	ldrh	r3, [r7, #14]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d109      	bne.n	8000d0c <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000cf8:	f001 f8ea 	bl	8001ed0 <OSCHP_GetFrequency>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	4b54      	ldr	r3, [pc, #336]	; (8000e50 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8000d00:	fba3 2302 	umull	r2, r3, r3, r2
 8000d04:	0c9b      	lsrs	r3, r3, #18
 8000d06:	059b      	lsls	r3, r3, #22
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	e002      	b.n	8000d12 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000d0c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000d10:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	fb02 f203 	mul.w	r2, r2, r3
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d20:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	4a4b      	ldr	r2, [pc, #300]	; (8000e54 <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8000d26:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2a:	091b      	lsrs	r3, r3, #4
 8000d2c:	0d9b      	lsrs	r3, r3, #22
 8000d2e:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d30:	4a49      	ldr	r2, [pc, #292]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d32:	4b49      	ldr	r3, [pc, #292]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000d3c:	bf00      	nop
 8000d3e:	4b46      	ldr	r3, [pc, #280]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d0f9      	beq.n	8000d3e <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d4a:	4a43      	ldr	r2, [pc, #268]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d4c:	4b42      	ldr	r3, [pc, #264]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f043 0310 	orr.w	r3, r3, #16
 8000d54:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d56:	4940      	ldr	r1, [pc, #256]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d58:	4b3f      	ldr	r3, [pc, #252]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d5a:	689a      	ldr	r2, [r3, #8]
 8000d5c:	4b3f      	ldr	r3, [pc, #252]	; (8000e5c <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8000d5e:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d60:	687a      	ldr	r2, [r7, #4]
 8000d62:	3a01      	subs	r2, #1
 8000d64:	0212      	lsls	r2, r2, #8
 8000d66:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d6e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d76:	4313      	orrs	r3, r2
 8000d78:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000d7a:	4a37      	ldr	r2, [pc, #220]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d7c:	4b36      	ldr	r3, [pc, #216]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d84:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d86:	4a34      	ldr	r2, [pc, #208]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d88:	4b33      	ldr	r3, [pc, #204]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f023 0310 	bic.w	r3, r3, #16
 8000d90:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000d92:	4a31      	ldr	r2, [pc, #196]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d94:	4b30      	ldr	r3, [pc, #192]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d9c:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000d9e:	bf00      	nop
 8000da0:	4b2d      	ldr	r3, [pc, #180]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0304 	and.w	r3, r3, #4
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0f9      	beq.n	8000da0 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000dac:	4a2a      	ldr	r2, [pc, #168]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000dae:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f023 0301 	bic.w	r3, r3, #1
 8000db6:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000db8:	bf00      	nop
 8000dba:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d1f9      	bne.n	8000dba <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	4a25      	ldr	r2, [pc, #148]	; (8000e60 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8000dca:	fba2 2303 	umull	r2, r3, r2, r3
 8000dce:	095b      	lsrs	r3, r3, #5
 8000dd0:	0d9b      	lsrs	r3, r3, #22
 8000dd2:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000dd4:	6a3a      	ldr	r2, [r7, #32]
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d202      	bcs.n	8000de2 <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000ddc:	6938      	ldr	r0, [r7, #16]
 8000dde:	f000 f845 	bl	8000e6c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	085b      	lsrs	r3, r3, #1
 8000de6:	4a1f      	ldr	r2, [pc, #124]	; (8000e64 <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8000de8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dec:	095b      	lsrs	r3, r3, #5
 8000dee:	0d9b      	lsrs	r3, r3, #22
 8000df0:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000df2:	6a3a      	ldr	r2, [r7, #32]
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d202      	bcs.n	8000e00 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000dfa:	6938      	ldr	r0, [r7, #16]
 8000dfc:	f000 f836 	bl	8000e6c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000e00:	6a38      	ldr	r0, [r7, #32]
 8000e02:	f000 f833 	bl	8000e6c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000e06:	e01c      	b.n	8000e42 <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e08:	4913      	ldr	r1, [pc, #76]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000e12:	6a3b      	ldr	r3, [r7, #32]
 8000e14:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e16:	4313      	orrs	r3, r2
 8000e18:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8000e1a:	bf00      	nop
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0310 	and.w	r3, r3, #16
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f9      	beq.n	8000e1c <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e28:	4a0b      	ldr	r2, [pc, #44]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000e34:	bf00      	nop
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d0f9      	beq.n	8000e36 <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8000e44:	2205      	movs	r2, #5
 8000e46:	60da      	str	r2, [r3, #12]
}
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	431bde83 	.word	0x431bde83
 8000e54:	aaaaaaab 	.word	0xaaaaaaab
 8000e58:	50004710 	.word	0x50004710
 8000e5c:	f08080ff 	.word	0xf08080ff
 8000e60:	88888889 	.word	0x88888889
 8000e64:	b60b60b7 	.word	0xb60b60b7
 8000e68:	50004160 	.word	0x50004160

08000e6c <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e74:	490b      	ldr	r1, [pc, #44]	; (8000ea4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e84:	4313      	orrs	r3, r2
 8000e86:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000e88:	bf00      	nop
 8000e8a:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0320 	and.w	r3, r3, #32
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f9      	beq.n	8000e8a <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8000e96:	2032      	movs	r0, #50	; 0x32
 8000e98:	f7ff fb70 	bl	800057c <XMC_SCU_lDelay>
}
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	50004710 	.word	0x50004710

08000ea8 <XMC_CAN_IsPanelControlReady>:
 * \par<b>Related APIs:</b><BR>
 *  XMC_CAN_PanelControl()
 *
 */
__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  return (bool)((obj->PANCTR & (CAN_PANCTR_BUSY_Msk | CAN_PANCTR_RBUSY_Msk)) == 0);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8000eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	bf0c      	ite	eq
 8000ebe:	2301      	moveq	r3, #1
 8000ec0:	2300      	movne	r3, #0
 8000ec2:	b2db      	uxtb	r3, r3
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <XMC_CAN_PanelControl>:

__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4603      	mov	r3, r0
 8000ee0:	70fb      	strb	r3, [r7, #3]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	70bb      	strb	r3, [r7, #2]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	707b      	strb	r3, [r7, #1]
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8000eea:	78fa      	ldrb	r2, [r7, #3]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
 8000eec:	78bb      	ldrb	r3, [r7, #2]
 8000eee:	041b      	lsls	r3, r3, #16
 8000ef0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8000ef4:	431a      	orrs	r2, r3
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
 8000ef6:	787b      	ldrb	r3, [r7, #1]
 8000ef8:	061b      	lsls	r3, r3, #24
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
 8000efa:	431a      	orrs	r2, r3
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
}
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	601a      	str	r2, [r3, #0]
}
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	601a      	str	r2, [r3, #0]
}
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <max>:

#if defined(CAN)
#include "xmc_scu.h"

__STATIC_INLINE uint32_t max(uint32_t a, uint32_t b)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  return (a > b) ? a : b;
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	bf38      	it	cc
 8000f5e:	4613      	movcc	r3, r2
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <min>:

__STATIC_INLINE uint32_t min(uint32_t a, uint32_t b)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  return (a < b) ? a : b;
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	bf28      	it	cs
 8000f7e:	4613      	movcs	r3, r2
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <XMC_CAN_NODE_NominalBitTimeConfigureEx>:
#define XMC_CAN_NODE_MAX_TSEG2 7


int32_t XMC_CAN_NODE_NominalBitTimeConfigureEx(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *const bit_time_config)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  /* Check that the CAN frequency is a multiple of the required baudrate */
  if ((bit_time_config->can_frequency % bit_time_config->baudrate) == 0)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	6852      	ldr	r2, [r2, #4]
 8000f9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fa2:	fb02 f201 	mul.w	r2, r2, r1
 8000fa6:	1a9b      	subs	r3, r3, r2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f040 8090 	bne.w	80010ce <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x142>
  {
    uint32_t prescaler = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
    uint32_t div8 = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]

    /* Calculate the factor between can frequency and required baudrate, this is equal to (prescaler x ntq) */
    uint32_t fcan_div = bit_time_config->can_frequency / bit_time_config->baudrate;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc2:	60bb      	str	r3, [r7, #8]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
 8000fc4:	2319      	movs	r3, #25
 8000fc6:	617b      	str	r3, [r7, #20]
    uint32_t tseg1 = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	613b      	str	r3, [r7, #16]
    uint32_t tseg2 = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60fb      	str	r3, [r7, #12]
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
 8000fd0:	e04b      	b.n	800106a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
    {
      /* consider this ntq, only if fcan_div is multiple of ntq */
      if ((fcan_div % ntq) == 0)
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fda:	6979      	ldr	r1, [r7, #20]
 8000fdc:	fb01 f202 	mul.w	r2, r1, r2
 8000fe0:	1a9b      	subs	r3, r3, r2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d13e      	bne.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
      {
        div8 = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
        prescaler = fcan_div / ntq;
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	61fb      	str	r3, [r7, #28]
        if ((prescaler > 0) && (prescaler <= XMC_CAN_NODE_MAX_PRESCALER))
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d034      	beq.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001000:	d830      	bhi.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
        {
          if (prescaler >= 64)
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	2b3f      	cmp	r3, #63	; 0x3f
 8001006:	d90a      	bls.n	800101e <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x92>
          {
            /* consider prescaler >=64, if it is integer divisible by 8*/
            if ((prescaler & 0x7U) != 0)
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x8e>
            {
              --ntq;
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	3b01      	subs	r3, #1
 8001016:	617b      	str	r3, [r7, #20]
              continue;
 8001018:	e027      	b.n	800106a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
            }
            else
            {
              div8 = 1;
 800101a:	2301      	movs	r3, #1
 800101c:	61bb      	str	r3, [r7, #24]
            }
          }

          tseg1 = ((ntq - 1) * bit_time_config->sample_point) / 10000;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3b01      	subs	r3, #1
 8001022:	683a      	ldr	r2, [r7, #0]
 8001024:	8912      	ldrh	r2, [r2, #8]
 8001026:	fb02 f303 	mul.w	r3, r2, r3
 800102a:	4a2b      	ldr	r2, [pc, #172]	; (80010d8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14c>)
 800102c:	fba2 2303 	umull	r2, r3, r2, r3
 8001030:	0b5b      	lsrs	r3, r3, #13
 8001032:	613b      	str	r3, [r7, #16]
          tseg2 = ntq - tseg1 - 1;
 8001034:	697a      	ldr	r2, [r7, #20]
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	3b01      	subs	r3, #1
 800103c:	60fb      	str	r3, [r7, #12]

          if ((XMC_CAN_NODE_MIN_TSEG1 <= tseg1) && (tseg1 <= XMC_CAN_NODE_MAX_TSEG1) &&
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d90f      	bls.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	2b0f      	cmp	r3, #15
 8001048:	d80c      	bhi.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d909      	bls.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
              (XMC_CAN_NODE_MIN_TSEG2 <= tseg2) && (tseg2 < XMC_CAN_NODE_MAX_TSEG2) && (tseg2 >= bit_time_config->sjw))
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2b06      	cmp	r3, #6
 8001054:	d806      	bhi.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	895b      	ldrh	r3, [r3, #10]
 800105a:	461a      	mov	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	429a      	cmp	r2, r3
 8001060:	d800      	bhi.n	8001064 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
          {
            break;
 8001062:	e005      	b.n	8001070 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xe4>
          }


        }
      }
      --ntq;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3b01      	subs	r3, #1
 8001068:	617b      	str	r3, [r7, #20]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
    uint32_t tseg1 = 0;
    uint32_t tseg2 = 0;
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	2b07      	cmp	r3, #7
 800106e:	d8b0      	bhi.n	8000fd2 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x46>
        }
      }
      --ntq;
    }

    if (ntq >= XMC_CAN_NODE_MIN_NTQ)
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	2b07      	cmp	r3, #7
 8001074:	d92b      	bls.n	80010ce <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x142>

      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: prescaler", (prescaler != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg1", (tseg1 != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ff48 	bl	8000f0c <XMC_CAN_NODE_EnableConfigurationChange>

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	3b01      	subs	r3, #1
 8001080:	031b      	lsls	r3, r3, #12
 8001082:	f403 42e0 	and.w	r2, r3, #28672	; 0x7000
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	895b      	ldrh	r3, [r3, #10]
 800108a:	3b01      	subs	r3, #1
 800108c:	019b      	lsls	r3, r3, #6
 800108e:	b2db      	uxtb	r3, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 8001090:	431a      	orrs	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	3b01      	subs	r3, #1
 8001096:	021b      	lsls	r3, r3, #8
 8001098:	f403 6370 	and.w	r3, r3, #3840	; 0xf00

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
 800109c:	ea42 0103 	orr.w	r1, r2, r3
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	461a      	mov	r2, r3
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	40d3      	lsrs	r3, r2
 80010ae:	3b01      	subs	r3, #1
 80010b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
 80010b4:	ea41 0203 	orr.w	r2, r1, r3
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	03db      	lsls	r3, r3, #15
 80010bc:	b29b      	uxth	r3, r3

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
 80010be:	431a      	orrs	r2, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	611a      	str	r2, [r3, #16]
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);

      XMC_CAN_NODE_DisableConfigurationChange(can_node);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff31 	bl	8000f2c <XMC_CAN_NODE_DisableConfigurationChange>

      return XMC_CAN_STATUS_SUCCESS;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x144>
    }
  }

  return XMC_CAN_STATUS_ERROR;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3720      	adds	r7, #32
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	d1b71759 	.word	0xd1b71759

080010dc <XMC_CAN_AllocateMOtoNodeList>:
                   (((uint32_t)0U << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
  XMC_CAN_NODE_DisableConfigurationChange(can_node);
}
/* Function to allocate message object from free list to node list */
void XMC_CAN_AllocateMOtoNodeList(XMC_CAN_t *const obj, const uint8_t node_num, const uint8_t mo_num)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
 80010e8:	4613      	mov	r3, r2
 80010ea:	70bb      	strb	r3, [r7, #2]
  /* wait while panel operation is in progress. */
  while (XMC_CAN_IsPanelControlReady(obj) == false)
 80010ec:	bf00      	nop
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff feda 	bl	8000ea8 <XMC_CAN_IsPanelControlReady>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f083 0301 	eor.w	r3, r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d1f6      	bne.n	80010ee <XMC_CAN_AllocateMOtoNodeList+0x12>
  {
    /*Do nothing*/
  };

  /* Panel Command for  allocation of MO to node list */
  XMC_CAN_PanelControl(obj, XMC_CAN_PANCMD_STATIC_ALLOCATE, mo_num, (node_num + 1U));
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	3301      	adds	r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	78ba      	ldrb	r2, [r7, #2]
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	2102      	movs	r1, #2
 800110c:	f7ff fee0 	bl	8000ed0 <XMC_CAN_PanelControl>
}
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop

08001118 <XMC_CAN_Enable>:
#endif
}

/* Enable XMC_CAN Peripheral */
void XMC_CAN_Enable(XMC_CAN_t *const obj)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_MCAN);
 8001120:	480a      	ldr	r0, [pc, #40]	; (800114c <XMC_CAN_Enable+0x34>)
 8001122:	f7ff fc57 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_MCAN);
 8001126:	4809      	ldr	r0, [pc, #36]	; (800114c <XMC_CAN_Enable+0x34>)
 8001128:	f7ff fae0 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  /* Enable CAN Module */
  obj->CLC &= ~(uint32_t)CAN_CLC_DISR_Msk;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f023 0201 	bic.w	r2, r3, #1
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	601a      	str	r2, [r3, #0]
  while (obj->CLC & CAN_CLC_DISS_Msk)
 8001138:	bf00      	nop
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f9      	bne.n	800113a <XMC_CAN_Enable+0x22>
  {
    /*Do nothing*/
  };
}
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	10000010 	.word	0x10000010

08001150 <XMC_CAN_SetBaudrateClockSource>:
  obj->FDR |= ((uint32_t)can_divider_mode << CAN_FDR_DM_Pos) | ((uint32_t)step << CAN_FDR_STEP_Pos);
}
#endif

void XMC_CAN_SetBaudrateClockSource(XMC_CAN_t *const obj, const XMC_CAN_CANCLKSRC_t source)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
#if defined(MULTICAN_PLUS)
  obj->MCR = (obj->MCR & ~CAN_MCR_CLKSEL_Msk) | source ;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001162:	f023 020f 	bic.w	r2, r3, #15
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
#else
  XMC_UNUSED_ARG(obj);
  XMC_UNUSED_ARG(source);
#endif
}
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <XMC_CAN_GetBaudrateClockSource>:

XMC_CAN_CANCLKSRC_t XMC_CAN_GetBaudrateClockSource(XMC_CAN_t *const obj)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
#if defined(MULTICAN_PLUS)
  return ((XMC_CAN_CANCLKSRC_t)((obj->MCR & CAN_MCR_CLKSEL_Msk) >> CAN_MCR_CLKSEL_Pos));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800118a:	b2db      	uxtb	r3, r3
 800118c:	f003 030f 	and.w	r3, r3, #15
 8001190:	b2db      	uxtb	r3, r3
#elif (UC_FAMILY == XMC4)
  XMC_UNUSED_ARG(obj);
  return XMC_CAN_CANCLKSRC_FPERI;
#endif
}
 8001192:	4618      	mov	r0, r3
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop

080011a0 <XMC_CAN_GetBaudrateClockFrequency>:

uint32_t XMC_CAN_GetBaudrateClockFrequency(XMC_CAN_t *const obj)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]

#if defined(MULTICAN_PLUS)
  switch (XMC_CAN_GetBaudrateClockSource(obj))
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff ffe5 	bl	800117c <XMC_CAN_GetBaudrateClockSource>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d002      	beq.n	80011be <XMC_CAN_GetBaudrateClockFrequency+0x1e>
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d004      	beq.n	80011c6 <XMC_CAN_GetBaudrateClockFrequency+0x26>
 80011bc:	e007      	b.n	80011ce <XMC_CAN_GetBaudrateClockFrequency+0x2e>
  {
#if UC_FAMILY == XMC4
    case XMC_CAN_CANCLKSRC_FPERI:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 80011be:	f7ff fab1 	bl	8000724 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80011c2:	60f8      	str	r0, [r7, #12]
      break;
 80011c4:	e003      	b.n	80011ce <XMC_CAN_GetBaudrateClockFrequency+0x2e>
    case XMC_CAN_CANCLKSRC_MCLK:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
      break;
#endif
    case XMC_CAN_CANCLKSRC_FOHP:
      frequency = OSCHP_GetFrequency();
 80011c6:	f000 fe83 	bl	8001ed0 <OSCHP_GetFrequency>
 80011ca:	60f8      	str	r0, [r7, #12]
      break;
 80011cc:	bf00      	nop
#else
  XMC_UNUSED_ARG(obj);
  frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
#endif

  return frequency;
 80011ce:	68fb      	ldr	r3, [r7, #12]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <XMC_CAN_InitEx>:

uint32_t XMC_CAN_InitEx(XMC_CAN_t *const obj, XMC_CAN_CANCLKSRC_t clksrc, uint32_t can_frequency)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	460b      	mov	r3, r1
 80011e2:	607a      	str	r2, [r7, #4]
 80011e4:	72fb      	strb	r3, [r7, #11]
  uint32_t step_n;
  uint32_t freq_n;
  uint32_t peripheral_frequency;

  /*Enabling the module*/
  XMC_CAN_Enable(obj);
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff ff96 	bl	8001118 <XMC_CAN_Enable>

  XMC_CAN_SetBaudrateClockSource(obj, clksrc);
 80011ec:	7afb      	ldrb	r3, [r7, #11]
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff ffad 	bl	8001150 <XMC_CAN_SetBaudrateClockSource>
  peripheral_frequency = XMC_CAN_GetBaudrateClockFrequency(obj);
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff ffd2 	bl	80011a0 <XMC_CAN_GetBaudrateClockFrequency>
 80011fc:	61f8      	str	r0, [r7, #28]
  XMC_ASSERT("XMC_CAN_Init: frequency not supported", can_frequency <= peripheral_frequency);

  /* Normal divider mode */
  step_n = (uint32_t)min(max(0U, (1024U - (peripheral_frequency / can_frequency))), 1023U);
 80011fe:	69fa      	ldr	r2, [r7, #28]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	fbb2 f3f3 	udiv	r3, r2, r3
 8001206:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800120a:	2000      	movs	r0, #0
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff fe9d 	bl	8000f4c <max>
 8001212:	4603      	mov	r3, r0
 8001214:	4618      	mov	r0, r3
 8001216:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800121a:	f7ff fea7 	bl	8000f6c <min>
 800121e:	61b8      	str	r0, [r7, #24]
  freq_n = (uint32_t)(peripheral_frequency / (1024U - step_n));
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001226:	69fa      	ldr	r2, [r7, #28]
 8001228:	fbb2 f3f3 	udiv	r3, r2, r3
 800122c:	617b      	str	r3, [r7, #20]

  obj->FDR &= (uint32_t) ~(CAN_FDR_DM_Msk | CAN_FDR_STEP_Msk);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8001236:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	60d3      	str	r3, [r2, #12]
  obj->FDR |= ((uint32_t)XMC_CAN_DM_NORMAL << CAN_FDR_DM_Pos) | ((uint32_t)step_n << CAN_FDR_STEP_Pos);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	68da      	ldr	r2, [r3, #12]
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	60da      	str	r2, [r3, #12]

  return freq_n;
 800124e:	697b      	ldr	r3, [r7, #20]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3720      	adds	r7, #32
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <XMC_CAN_MO_Config>:
  can_mo->can_id_mask = can_id_mask;
}

/* Initialization of XMC_CAN MO Object */
void XMC_CAN_MO_Config(const XMC_CAN_MO_t *const can_mo)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t reg;

  /* Configure MPN */
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f103 4338 	add.w	r3, r3, #3087007744	; 0xb8000000
 8001268:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 800126c:	095b      	lsrs	r3, r3, #5
 800126e:	617b      	str	r3, [r7, #20]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	095b      	lsrs	r3, r3, #5
 8001274:	035a      	lsls	r2, r3, #13
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	f003 031f 	and.w	r3, r3, #31
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	4313      	orrs	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	6812      	ldr	r2, [r2, #0]
 800128a:	6892      	ldr	r2, [r2, #8]
 800128c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001290:	609a      	str	r2, [r3, #8]
  can_mo->can_mo_ptr->MOIPR |= set;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	6891      	ldr	r1, [r2, #8]
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	430a      	orrs	r2, r1
 80012a0:	609a      	str	r2, [r3, #8]

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	79db      	ldrb	r3, [r3, #7]
 80012a6:	f003 0320 	and.w	r3, r3, #32
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d007      	beq.n	80012c0 <XMC_CAN_MO_Config+0x68>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	79db      	ldrb	r3, [r3, #7]
 80012b4:	f003 0320 	and.w	r3, r3, #32
 80012b8:	b2db      	uxtb	r3, r3
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d100      	bne.n	80012c0 <XMC_CAN_MO_Config+0x68>
 80012be:	e060      	b.n	8001382 <XMC_CAN_MO_Config+0x12a>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	7e1b      	ldrb	r3, [r3, #24]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d004      	beq.n	80012d2 <XMC_CAN_MO_Config+0x7a>
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
       (can_mo->can_mo_type != XMC_CAN_MO_TYPE_TRANSMSGOBJ)))
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7e1b      	ldrb	r3, [r3, #24]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d000      	beq.n	80012d2 <XMC_CAN_MO_Config+0x7a>
 80012d0:	e057      	b.n	8001382 <XMC_CAN_MO_Config+0x12a>
  }
  else
  {

    /* Disable Message object */
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2220      	movs	r2, #32
 80012d8:	61da      	str	r2, [r3, #28]
    if (can_mo->can_id_mode == (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	79db      	ldrb	r3, [r3, #7]
 80012de:	f003 0320 	and.w	r3, r3, #32
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d128      	bne.n	800133a <XMC_CAN_MO_Config+0xe2>
    {
      reg = can_mo->mo_ar;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAR_ID_Msk);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 80012f4:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_identifier << XMC_CAN_MO_MOAR_STDID_Pos);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80012fe:	049b      	lsls	r3, r3, #18
 8001300:	461a      	mov	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4313      	orrs	r3, r2
 8001306:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAR = reg;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	619a      	str	r2, [r3, #24]

      reg = can_mo->mo_amr;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAMR_AM_Msk);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 800131c:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_id_mask << XMC_CAN_MO_MOAR_STDID_Pos);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8001326:	049b      	lsls	r3, r3, #18
 8001328:	461a      	mov	r2, r3
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	4313      	orrs	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAMR = reg;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	e009      	b.n	800134e <XMC_CAN_MO_Config+0xf6>
    }
    else
    {
      can_mo->can_mo_ptr->MOAR = can_mo->mo_ar;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	6852      	ldr	r2, [r2, #4]
 8001342:	619a      	str	r2, [r3, #24]
      can_mo->can_mo_ptr->MOAMR = can_mo->mo_amr;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	6892      	ldr	r2, [r2, #8]
 800134c:	60da      	str	r2, [r3, #12]
    }
    /* Check whether message object is transmit message object */
    if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7e1b      	ldrb	r3, [r3, #24]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d10c      	bne.n	8001370 <XMC_CAN_MO_Config+0x118>
    {
      /* Set MO as Transmit message object  */
      XMC_CAN_MO_UpdateData(can_mo);
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f000 f81a 	bl	8001390 <XMC_CAN_MO_UpdateData>
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_SETDIR_Msk;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001364:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL and Set MSGVAL, TXEN0 and TXEN1 bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a07      	ldr	r2, [pc, #28]	; (8001388 <XMC_CAN_MO_Config+0x130>)
 800136c:	61da      	str	r2, [r3, #28]
 800136e:	e008      	b.n	8001382 <XMC_CAN_MO_Config+0x12a>
                                   CAN_MO_MOCTR_RESRXEN_Msk  | CAN_MO_MOCTR_RESRTSEL_Msk);
    }
    else
    {
      /* Set MO as Receive message object and set RXEN bit */
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001378:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL, TXEN1 and TXEN2 and Set MSGVAL and RXEN bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_RESTXEN0_Msk | CAN_MO_MOCTR_RESTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a03      	ldr	r2, [pc, #12]	; (800138c <XMC_CAN_MO_Config+0x134>)
 8001380:	61da      	str	r2, [r3, #28]
                                   CAN_MO_MOCTR_SETRXEN_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
    }

  }
}
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	062000c0 	.word	0x062000c0
 800138c:	00a00640 	.word	0x00a00640

08001390 <XMC_CAN_MO_UpdateData>:

/* Update of XMC_CAN Object */
XMC_CAN_STATUS_t XMC_CAN_MO_UpdateData(const XMC_CAN_MO_t *const can_mo)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
 8001398:	2303      	movs	r3, #3
 800139a:	73fb      	strb	r3, [r7, #15]
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	7e1b      	ldrb	r3, [r3, #24]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d122      	bne.n	80013ea <XMC_CAN_MO_UpdateData+0x5a>
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2220      	movs	r2, #32
 80013aa:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	7b12      	ldrb	r2, [r2, #12]
 80013be:	0612      	lsls	r2, r2, #24
 80013c0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
 80013c4:	430a      	orrs	r2, r1
 80013c6:	601a      	str	r2, [r3, #0]
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
    /* Configure Data registers*/
    can_mo->can_mo_ptr->MODATAL = can_mo->can_data[0];
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6912      	ldr	r2, [r2, #16]
 80013d0:	611a      	str	r2, [r3, #16]
    can_mo->can_mo_ptr->MODATAH = can_mo->can_data[1];
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	6952      	ldr	r2, [r2, #20]
 80013da:	615a      	str	r2, [r3, #20]
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
    can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETNEWDAT_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a06      	ldr	r2, [pc, #24]	; (80013fc <XMC_CAN_MO_UpdateData+0x6c>)
 80013e2:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
 80013e4:	2300      	movs	r3, #0
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	e001      	b.n	80013ee <XMC_CAN_MO_UpdateData+0x5e>
  }
  else
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
 80013ea:	2303      	movs	r3, #3
 80013ec:	73fb      	strb	r3, [r7, #15]
  }
  return error;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	00280040 	.word	0x00280040

08001400 <XMC_CAN_MO_Transmit>:

/* This function is will put a transmit request to transmit message object */
XMC_CAN_STATUS_t XMC_CAN_MO_Transmit(const XMC_CAN_MO_t *const can_mo)
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	75fb      	strb	r3, [r7, #23]
  uint32_t mo_type = (uint32_t)(((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_MSGVAL_Msk) >> CAN_MO_MOSTAT_MSGVAL_Pos);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f003 0320 	and.w	r3, r3, #32
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	613b      	str	r3, [r7, #16]
  uint32_t mo_transmission_ongoing = (uint32_t) ((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_TXRQ_Msk) >> CAN_MO_MOSTAT_TXRQ_Pos;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001424:	0a1b      	lsrs	r3, r3, #8
 8001426:	60fb      	str	r3, [r7, #12]
  /* check if message is disabled */
  if (mo_type == 0U)
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d102      	bne.n	8001434 <XMC_CAN_MO_Transmit+0x34>
  {
    error = XMC_CAN_STATUS_MO_DISABLED;
 800142e:	2304      	movs	r3, #4
 8001430:	75fb      	strb	r3, [r7, #23]
 8001432:	e00c      	b.n	800144e <XMC_CAN_MO_Transmit+0x4e>
  }
  /* check if transmission is ongoing on message object */
  else if (mo_transmission_ongoing == 1U)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d102      	bne.n	8001440 <XMC_CAN_MO_Transmit+0x40>
  {
    error = XMC_CAN_STATUS_BUSY;
 800143a:	2302      	movs	r3, #2
 800143c:	75fb      	strb	r3, [r7, #23]
 800143e:	e006      	b.n	800144e <XMC_CAN_MO_Transmit+0x4e>
  }
  else
  {
    /* set TXRQ bit */
    can_mo->can_mo_ptr-> MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk | CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 8001448:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
 800144a:	2300      	movs	r3, #0
 800144c:	75fb      	strb	r3, [r7, #23]
  }
  return error;
 800144e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001450:	4618      	mov	r0, r3
 8001452:	371c      	adds	r7, #28
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <XMC_CAN_NODE_EnableEvent>:
  return error;
}

/* Function to enable node event */
void XMC_CAN_NODE_EnableEvent(XMC_CAN_NODE_t *const can_node, const XMC_CAN_NODE_EVENT_t event)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  if (event != XMC_CAN_NODE_EVENT_CFCIE)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800146c:	d006      	beq.n	800147c <XMC_CAN_NODE_EnableEvent+0x20>
  {
    can_node->NCR |= (uint32_t)event;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	431a      	orrs	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	e005      	b.n	8001488 <XMC_CAN_NODE_EnableEvent+0x2c>
  }
  else
  {
    can_node->NFCR |= (uint32_t)event;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	699a      	ldr	r2, [r3, #24]
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	619a      	str	r2, [r3, #24]
  }
}
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop

08001494 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014a2:	60da      	str	r2, [r3, #12]
}
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop

080014b0 <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a10      	ldr	r2, [pc, #64]	; (80014fc <XMC_CCU4_lDeassertReset+0x4c>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d103      	bne.n	80014c8 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 80014c0:	2004      	movs	r0, #4
 80014c2:	f7ff f913 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014c6:	e016      	b.n	80014f6 <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a0d      	ldr	r2, [pc, #52]	; (8001500 <XMC_CCU4_lDeassertReset+0x50>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d103      	bne.n	80014d8 <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 80014d0:	2008      	movs	r0, #8
 80014d2:	f7ff f90b 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014d6:	e00e      	b.n	80014f6 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <XMC_CCU4_lDeassertReset+0x54>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d103      	bne.n	80014e8 <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 80014e0:	2010      	movs	r0, #16
 80014e2:	f7ff f903 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
 80014e6:	e006      	b.n	80014f6 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a07      	ldr	r2, [pc, #28]	; (8001508 <XMC_CCU4_lDeassertReset+0x58>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d102      	bne.n	80014f6 <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 80014f0:	4806      	ldr	r0, [pc, #24]	; (800150c <XMC_CCU4_lDeassertReset+0x5c>)
 80014f2:	f7ff f8fb 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	4000c000 	.word	0x4000c000
 8001500:	40010000 	.word	0x40010000
 8001504:	40014000 	.word	0x40014000
 8001508:	48004000 	.word	0x48004000
 800150c:	10000001 	.word	0x10000001

08001510 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a10      	ldr	r2, [pc, #64]	; (800155c <XMC_CCU4_lUngateClock+0x4c>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d103      	bne.n	8001528 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8001520:	2004      	movs	r0, #4
 8001522:	f7ff fa57 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8001526:	e016      	b.n	8001556 <XMC_CCU4_lUngateClock+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a0d      	ldr	r2, [pc, #52]	; (8001560 <XMC_CCU4_lUngateClock+0x50>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d103      	bne.n	8001538 <XMC_CCU4_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8001530:	2008      	movs	r0, #8
 8001532:	f7ff fa4f 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8001536:	e00e      	b.n	8001556 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <XMC_CCU4_lUngateClock+0x54>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d103      	bne.n	8001548 <XMC_CCU4_lUngateClock+0x38>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 8001540:	2010      	movs	r0, #16
 8001542:	f7ff fa47 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
 8001546:	e006      	b.n	8001556 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a07      	ldr	r2, [pc, #28]	; (8001568 <XMC_CCU4_lUngateClock+0x58>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d102      	bne.n	8001556 <XMC_CCU4_lUngateClock+0x46>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 8001550:	4806      	ldr	r0, [pc, #24]	; (800156c <XMC_CCU4_lUngateClock+0x5c>)
 8001552:	f7ff fa3f 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	4000c000 	.word	0x4000c000
 8001560:	40010000 	.word	0x40010000
 8001564:	40014000 	.word	0x40014000
 8001568:	48004000 	.word	0x48004000
 800156c:	10000001 	.word	0x10000001

08001570 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8001578:	2010      	movs	r0, #16
 800157a:	f7ff fa1b 	bl	80009b4 <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff ffc6 	bl	8001510 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff ff93 	bl	80014b0 <XMC_CCU4_lDeassertReset>
#endif
}
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffe7 	bl	8001570 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ff76 	bl	8001494 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015b4:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 80015b6:	78fb      	ldrb	r3, [r7, #3]
 80015b8:	039b      	lsls	r3, r3, #14
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4313      	orrs	r3, r2
 80015be:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	601a      	str	r2, [r3, #0]
}
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <XMC_CCU4_SLICE_CaptureInit>:
}

/* API to configure CC4 Slice for Capture */
void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Capture Init Pointer is NULL",
             (XMC_CCU4_SLICE_CAPTURE_CONFIG_t *) NULL != capture_init);

  /* Program the capture mode */
  slice->TC = capture_init->tc;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t)capture_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	795b      	ldrb	r3, [r3, #5]
 80015e2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	051a      	lsls	r2, r3, #20
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) capture_init->prescaler_initval;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	791b      	ldrb	r3, [r3, #4]
 80015f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program initial floating prescaler compare value */
  slice->FPCS = (uint32_t) capture_init->float_limit;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	791b      	ldrb	r3, [r3, #4]
 8001602:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001606:	b2db      	uxtb	r3, r3
 8001608:	461a      	mov	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <XMC_CCU4_SLICE_Capture0Config>:
  slice->CMC = cmc;
}

/* API to configure Capture-0 function */
void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP0S_Msk);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001630:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP0S_Pos;
 8001632:	78fb      	ldrb	r3, [r7, #3]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	68fa      	ldr	r2, [r7, #12]
 8001638:	4313      	orrs	r3, r2
 800163a:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	605a      	str	r2, [r3, #4]
}
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <XMC_CCU4_SLICE_Capture1Config>:

/* API to configure Capture-1 function */
void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP1S_Msk);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001664:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP1S_Pos;
 8001666:	78fb      	ldrb	r3, [r7, #3]
 8001668:	019b      	lsls	r3, r3, #6
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	4313      	orrs	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	605a      	str	r2, [r3, #4]
}
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
 8001680:	b480      	push	{r7}
 8001682:	b089      	sub	sp, #36	; 0x24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	460b      	mov	r3, r1
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	72fb      	strb	r3, [r7, #11]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) || \
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period",
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
 800168e:	7afb      	ldrb	r3, [r7, #11]
 8001690:	3b01      	subs	r3, #1
 8001692:	77fb      	strb	r3, [r7, #31]
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS1 = ins;

#else
  ins = slice->INS;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	61bb      	str	r3, [r7, #24]

  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS_EV0EM_Pos) + (uint8_t)(offset << 1U);
 800169a:	7ffb      	ldrb	r3, [r7, #31]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	3310      	adds	r3, #16
 80016a2:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
 80016a4:	7dfb      	ldrb	r3, [r7, #23]
 80016a6:	2203      	movs	r2, #3
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4013      	ands	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	785b      	ldrb	r3, [r3, #1]
 80016b8:	461a      	mov	r2, r3
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]

  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS_EV0LM_Pos) + offset;
 80016c6:	7ffb      	ldrb	r3, [r7, #31]
 80016c8:	3316      	adds	r3, #22
 80016ca:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
 80016cc:	7dfb      	ldrb	r3, [r7, #23]
 80016ce:	2201      	movs	r2, #1
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	789b      	ldrb	r3, [r3, #2]
 80016e0:	461a      	mov	r2, r3
 80016e2:	7dfb      	ldrb	r3, [r7, #23]
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]

  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS_LPF0M_Pos) + (uint8_t)(offset << 1U);
 80016ee:	7ffb      	ldrb	r3, [r7, #31]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	3319      	adds	r3, #25
 80016f6:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
 80016f8:	7dfb      	ldrb	r3, [r7, #23]
 80016fa:	2203      	movs	r2, #3
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4013      	ands	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	78db      	ldrb	r3, [r3, #3]
 800170c:	461a      	mov	r2, r3
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS_EV0IS_Pos) + (uint8_t)(offset << 2U);
 800171a:	7ffb      	ldrb	r3, [r7, #31]
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	75fb      	strb	r3, [r7, #23]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
 8001720:	7dfb      	ldrb	r3, [r7, #23]
 8001722:	220f      	movs	r2, #15
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	7dfb      	ldrb	r3, [r7, #23]
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]

  slice->INS = ins;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	601a      	str	r2, [r3, #0]
#endif
}
 8001748:	3724      	adds	r7, #36	; 0x24
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop

08001754 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	70fb      	strb	r3, [r7, #3]
 8001760:	4613      	mov	r3, r2
 8001762:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001768:	78fb      	ldrb	r3, [r7, #3]
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4619      	mov	r1, r3
 800176e:	2303      	movs	r3, #3
 8001770:	408b      	lsls	r3, r1
 8001772:	43db      	mvns	r3, r3
 8001774:	401a      	ands	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800177e:	78bb      	ldrb	r3, [r7, #2]
 8001780:	78f9      	ldrb	r1, [r7, #3]
 8001782:	0049      	lsls	r1, r1, #1
 8001784:	408b      	lsls	r3, r1
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop

08001798 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
    const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 80017a2:	783b      	ldrb	r3, [r7, #0]
 80017a4:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	461a      	mov	r2, r3
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
 80017ac:	887b      	ldrh	r3, [r7, #2]
 80017ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 80017b6:	4313      	orrs	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 80017c2:	78fb      	ldrb	r3, [r7, #3]
 80017c4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
 80017cc:	78fb      	ldrb	r3, [r7, #3]
 80017ce:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 80017d6:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
 80017d8:	78fb      	ldrb	r3, [r7, #3]
 80017da:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 80017e2:	4313      	orrs	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
 80017e6:	78fb      	ldrb	r3, [r7, #3]
 80017e8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	079b      	lsls	r3, r3, #30
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	4313      	orrs	r3, r2
 8001800:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundEnableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR |= (uint32_t)VADC_G_ARBPR_ASEN2_Msk;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001822:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop

08001838 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundDisableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN2_Msk);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001846:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
 8001860:	2001      	movs	r0, #1
 8001862:	f7ff f8b7 	bl	80009d4 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
 8001866:	2001      	movs	r0, #1
 8001868:	f7fe ff40 	bl	80006ec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
}
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop

08001870 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
#if (UC_SERIES == XMC14)
  XMC_SCU_CLOCK_SetAdcClockSrc(XMC_SCU_CLOCK_ADCCLKSRC_48MHZ);
#endif

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
 800187a:	f7ff ffef 	bl	800185c <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	695a      	ldr	r2, [r3, #20]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	691a      	ldr	r2, [r3, #16]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop

080018c4 <XMC_VADC_GLOBAL_InputClassInit>:

/* API to Set the Global IClass registers*/
void XMC_VADC_GLOBAL_InputClassInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLASS_t config,
                                    const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	4613      	mov	r3, r2
 80018d2:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Conversion Type", ((conv_type) <= XMC_VADC_GROUP_CONV_EMUX))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong ICLASS set number", (set_num < XMC_VADC_MAX_ICLASS_SET))

#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  if (conv_type == XMC_VADC_GROUP_CONV_STD )
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d109      	bne.n	80018ee <XMC_VADC_GLOBAL_InputClassInit+0x2a>
  {
#endif
    XMC_UNUSED_ARG(conv_type);
    global_ptr->GLOBICLASS[set_num] = config.globiclass &
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f240 731f 	movw	r3, #1823	; 0x71f
 80018e0:	4013      	ands	r3, r2
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	6839      	ldr	r1, [r7, #0]
 80018e6:	3128      	adds	r1, #40	; 0x28
 80018e8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80018ec:	e007      	b.n	80018fe <XMC_VADC_GLOBAL_InputClassInit+0x3a>
                                      (uint32_t)(VADC_GLOBICLASS_CMS_Msk | VADC_GLOBICLASS_STCS_Msk);
#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  }
  else
  {
    global_ptr->GLOBICLASS[set_num] = config.globiclass & (uint32_t)(VADC_GLOBICLASS_CME_Msk | VADC_GLOBICLASS_STCE_Msk);
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <XMC_VADC_GLOBAL_InputClassInit+0x44>)
 80018f2:	4013      	ands	r3, r2
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	6839      	ldr	r1, [r7, #0]
 80018f8:	3128      	adds	r1, #40	; 0x28
 80018fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
#endif
}
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	071f0000 	.word	0x071f0000

0800190c <XMC_VADC_GLOBAL_StartupCalibration>:

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800191a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e017      	b.n	800195a <XMC_VADC_GLOBAL_StartupCalibration+0x4e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
 800192a:	7bfb      	ldrb	r3, [r7, #15]
 800192c:	4a0f      	ldr	r2, [pc, #60]	; (800196c <XMC_VADC_GLOBAL_StartupCalibration+0x60>)
 800192e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001932:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800193a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d008      	beq.n	8001954 <XMC_VADC_GLOBAL_StartupCalibration+0x48>
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001942:	e000      	b.n	8001946 <XMC_VADC_GLOBAL_StartupCalibration+0x3a>
      {
        __NOP();
 8001944:	bf00      	nop
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800194c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1f7      	bne.n	8001944 <XMC_VADC_GLOBAL_StartupCalibration+0x38>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	3301      	adds	r3, #1
 8001958:	73fb      	strb	r3, [r7, #15]
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	2b03      	cmp	r3, #3
 800195e:	d9e4      	bls.n	800192a <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
  }
#endif
}
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	08002dfc 	.word	0x08002dfc

08001970 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>:
  global_ptr->GLOBEVNP |= (uint32_t)(node << VADC_GLOBEVNP_REV0NP_Pos);
}

/* API to bind request source event with a service request line */
void XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(XMC_VADC_GLOBAL_t *const global_ptr, XMC_VADC_SR_t sr)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
  uint32_t node;

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode:Wrong Module Pointer", (global_ptr == VADC))

  if (sr >= XMC_VADC_SR_SHARED_SR0)
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	2b03      	cmp	r3, #3
 8001980:	d903      	bls.n	800198a <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1a>
  {
    node = (uint32_t)sr - (uint32_t)XMC_VADC_SR_SHARED_SR0;
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	3b04      	subs	r3, #4
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	e001      	b.n	800198e <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1e>
  }
  else
  {
    node = (uint32_t)sr;
 800198a:	78fb      	ldrb	r3, [r7, #3]
 800198c:	60fb      	str	r3, [r7, #12]
  }

  global_ptr->GLOBEVNP &= ~((uint32_t)VADC_GLOBEVNP_SEV0NP_Msk);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001994:	f023 020f 	bic.w	r2, r3, #15
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  global_ptr->GLOBEVNP |= (uint32_t) (node << VADC_GLOBEVNP_SEV0NP_Pos);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	431a      	orrs	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <XMC_VADC_GROUP_Init>:

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	2300      	movs	r3, #0
 80019cc:	f000 f828 	bl	8001a20 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	6859      	ldr	r1, [r3, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	2300      	movs	r3, #0
 80019da:	f000 f821 	bl	8001a20 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	6899      	ldr	r1, [r3, #8]
 80019e4:	2200      	movs	r2, #0
 80019e6:	2301      	movs	r3, #1
 80019e8:	f000 f81a 	bl	8001a20 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	6899      	ldr	r1, [r3, #8]
 80019f2:	2201      	movs	r2, #1
 80019f4:	2301      	movs	r3, #1
 80019f6:	f000 f813 	bl	8001a20 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	691a      	ldr	r2, [r3, #16]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  group_ptr->BOUND = config->g_bound;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr, config->emux_config);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	6819      	ldr	r1, [r3, #0]
 8001a14:	f7ff fec0 	bl	8001798 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop

08001a20 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                   const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b08d      	sub	sp, #52	; 0x34
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	71fb      	strb	r3, [r7, #7]

  /*
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d113      	bne.n	8001a5e <XMC_VADC_GROUP_InputClassInit+0x3e>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
 8001a36:	2308      	movs	r3, #8
 8001a38:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
 8001a3a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001a3e:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
 8001a40:	2300      	movs	r3, #0
 8001a42:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
 8001a44:	231f      	movs	r3, #31
 8001a46:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
 8001a48:	7a3b      	ldrb	r3, [r7, #8]
 8001a4a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
 8001a52:	7a7b      	ldrb	r3, [r7, #9]
 8001a54:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	76fb      	strb	r3, [r7, #27]
 8001a5c:	e013      	b.n	8001a86 <XMC_VADC_GROUP_InputClassInit+0x66>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
 8001a5e:	2318      	movs	r3, #24
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
 8001a62:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
 8001a68:	2310      	movs	r3, #16
 8001a6a:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
 8001a6c:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
 8001a70:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
 8001a72:	7abb      	ldrb	r3, [r7, #10]
 8001a74:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
 8001a7c:	7afb      	ldrb	r3, [r7, #11]
 8001a7e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	76fb      	strb	r3, [r7, #27]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	3228      	adds	r2, #40	; 0x28
 8001a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a90:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	43db      	mvns	r3, r3
 8001a96:	697a      	ldr	r2, [r7, #20]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
 8001a9c:	7efa      	ldrb	r2, [r7, #27]
 8001a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	43db      	mvns	r3, r3
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	69fa      	ldr	r2, [r7, #28]
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	3228      	adds	r2, #40	; 0x28
 8001ac8:	6979      	ldr	r1, [r7, #20]
 8001aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001ace:	3734      	adds	r7, #52	; 0x34
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	70fb      	strb	r3, [r7, #3]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001aea:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f023 0303 	bic.w	r3, r3, #3
 8001af2:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
 8001af4:	78fb      	ldrb	r3, [r7, #3]
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop

08001b10 <XMC_VADC_GLOBAL_BackgroundInit>:
}
#endif

/* API to initialize background scan request source hardware */
void XMC_VADC_GLOBAL_BackgroundInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_BACKGROUND_CONFIG_t *config)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	75fb      	strb	r3, [r7, #23]
 8001b1e:	e009      	b.n	8001b34 <XMC_VADC_GLOBAL_BackgroundInit+0x24>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8001b20:	7dfb      	ldrb	r3, [r7, #23]
 8001b22:	4a39      	ldr	r2, [pc, #228]	; (8001c08 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fe85 	bl	8001838 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b2e:	7dfb      	ldrb	r3, [r7, #23]
 8001b30:	3301      	adds	r3, #1
 8001b32:	75fb      	strb	r3, [r7, #23]
 8001b34:	7dfb      	ldrb	r3, [r7, #23]
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d9f2      	bls.n	8001b20 <XMC_VADC_GLOBAL_BackgroundInit+0x10>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }

  conv_start_mask = (uint32_t) 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	f003 0303 	and.w	r3, r3, #3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d002      	beq.n	8001b52 <XMC_VADC_GLOBAL_BackgroundInit+0x42>
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
 8001b4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b50:	613b      	str	r3, [r7, #16]
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b52:	2300      	movs	r3, #0
 8001b54:	75fb      	strb	r3, [r7, #23]
 8001b56:	e021      	b.n	8001b9c <XMC_VADC_GLOBAL_BackgroundInit+0x8c>
  {
    reg = g_xmc_vadc_group_array[i]->ARBPR;
 8001b58:	7dfb      	ldrb	r3, [r7, #23]
 8001b5a:	4a2b      	ldr	r2, [pc, #172]	; (8001c08 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b64:	60fb      	str	r3, [r7, #12]

    reg &= ~(uint32_t)(VADC_G_ARBPR_PRIO2_Msk);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b6c:	60fb      	str	r3, [r7, #12]

    /* Program the priority of the request source */
    reg |= (uint32_t)((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO2_Pos);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]

    /* Program the start mode */
    reg |= conv_start_mask;
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]

    g_xmc_vadc_group_array[i]->ARBPR = reg;
 8001b88:	7dfb      	ldrb	r3, [r7, #23]
 8001b8a:	4a1f      	ldr	r2, [pc, #124]	; (8001c08 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	75fb      	strb	r3, [r7, #23]
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d9da      	bls.n	8001b58 <XMC_VADC_GLOBAL_BackgroundInit+0x48>

  }
#endif

  /* program BRSCTRL register */
  global_ptr->BRSCTRL = (uint32_t)(config->asctrl | (uint32_t)VADC_BRSCTRL_XTWC_Msk | (uint32_t)VADC_BRSCTRL_GTWC_Msk);
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* program BRSMR register */
  global_ptr->BRSMR = (uint32_t)((config->asmr) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_BRSMR_ENGT_Pos));
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode))
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d107      	bne.n	8001be0 <XMC_VADC_GLOBAL_BackgroundInit+0xd0>
  {
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001bd6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001be0:	2300      	movs	r3, #0
 8001be2:	75fb      	strb	r3, [r7, #23]
 8001be4:	e009      	b.n	8001bfa <XMC_VADC_GLOBAL_BackgroundInit+0xea>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8001be6:	7dfb      	ldrb	r3, [r7, #23]
 8001be8:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff fe10 	bl	8001814 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001bf4:	7dfb      	ldrb	r3, [r7, #23]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	75fb      	strb	r3, [r7, #23]
 8001bfa:	7dfb      	ldrb	r3, [r7, #23]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d9f2      	bls.n	8001be6 <XMC_VADC_GLOBAL_BackgroundInit+0xd6>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
#endif

}
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	08002dfc 	.word	0x08002dfc

08001c0c <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                const XMC_VADC_CHANNEL_CONFIG_t *config)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b089      	sub	sp, #36	; 0x24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  prio  = (uint32_t)config->channel_priority;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7b1b      	ldrb	r3, [r3, #12]
 8001c1c:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c24:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	697a      	ldr	r2, [r7, #20]
 8001c32:	4013      	ands	r3, r2
 8001c34:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7b5b      	ldrb	r3, [r3, #13]
 8001c50:	b25b      	sxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	db29      	blt.n	8001caa <XMC_VADC_GROUP_ChannelInit+0x9e>
  {
    mask = (uint32_t)0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d10a      	bne.n	8001c76 <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
 8001c60:	2308      	movs	r3, #8
 8001c62:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001c6a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001c74:	e00c      	b.n	8001c90 <XMC_VADC_GROUP_ChannelInit+0x84>
    }
    else if ((uint32_t)0 == ch_num)
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d109      	bne.n	8001c90 <XMC_VADC_GROUP_ChannelInit+0x84>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001c86:	f023 021f 	bic.w	r2, r3, #31
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	7b52      	ldrb	r2, [r2, #13]
 8001c9a:	b251      	sxtb	r1, r2
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }

  group_ptr->BFL |= config->bfl;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6819      	ldr	r1, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	3280      	adds	r2, #128	; 0x80
 8001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop

08001ce8 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d02:	60da      	str	r2, [r3, #12]
}
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop

08001d10 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7b5b      	ldrb	r3, [r3, #13]
 8001d1c:	f083 0301 	eor.w	r3, r3, #1
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00f      	beq.n	8001d46 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689a      	ldr	r2, [r3, #8]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7b1b      	ldrb	r3, [r3, #12]
 8001d2e:	4610      	mov	r0, r2
 8001d30:	4619      	mov	r1, r3
 8001d32:	f7ff fc2d 	bl	8001590 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ffda 	bl	8001cf4 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <GLOBAL_CAN_Init>:
  return (version);
}

/*  Function to initialize the CAN Peripheral module clock.  */
GLOBAL_CAN_STATUS_t GLOBAL_CAN_Init(GLOBAL_CAN_t *handle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GLOBAL_CAN_STATUS_t status = GLOBAL_CAN_STATUS_SUCCESS;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("GLOBAL_CAN_Init: handle null", handle != NULL);

  if (handle->init_status != true)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	7a5b      	ldrb	r3, [r3, #9]
 8001d60:	f083 0301 	eor.w	r3, r3, #1
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00f      	beq.n	8001d8a <GLOBAL_CAN_Init+0x3a>
  {
#if defined(MULTICAN_PLUS)
    XMC_CAN_InitEx(handle->canglobal_ptr, (XMC_CAN_CANCLKSRC_t)handle->can_clock_src, handle->can_frequency);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6859      	ldr	r1, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	7a1a      	ldrb	r2, [r3, #8]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4608      	mov	r0, r1
 8001d78:	4611      	mov	r1, r2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f7ff fa2c 	bl	80011d8 <XMC_CAN_InitEx>
#else
    XMC_CAN_InitEx(handle->canglobal_ptr, XMC_CAN_CANCLKSRC_FPERI, handle->can_frequency);
#endif
    handle->init_status = true;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	725a      	strb	r2, [r3, #9]
    status = GLOBAL_CAN_STATUS_SUCCESS;
 8001d86:	2300      	movs	r3, #0
 8001d88:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]

}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	3310      	adds	r3, #16
 8001da8:	4619      	mov	r1, r3
 8001daa:	2301      	movs	r3, #1
 8001dac:	408b      	lsls	r3, r1
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL));
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	7e1b      	ldrb	r3, [r3, #24]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d149      	bne.n	8001e64 <GLOBAL_ADC_Init+0xa4>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	695a      	ldr	r2, [r3, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f7ff fd48 	bl	8001870 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	e02f      	b.n	8001e46 <GLOBAL_ADC_Init+0x86>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dee:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	4608      	mov	r0, r1
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f7ff fddb 	bl	80019b8 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	2103      	movs	r1, #3
 8001e10:	f7ff fe62 	bl	8001ad8 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e1c:	7a1b      	ldrb	r3, [r3, #8]
 8001e1e:	f083 0301 	eor.w	r3, r3, #1
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <GLOBAL_ADC_Init+0x74>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	695b      	ldr	r3, [r3, #20]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	68f9      	ldr	r1, [r7, #12]
 8001e30:	f7ff ffb0 	bl	8001d94 <XMC_VADC_GLOBAL_DisablePostCalibration>

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	3301      	adds	r3, #1
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d9cc      	bls.n	8001de6 <GLOBAL_ADC_Init+0x26>
#endif
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetAnalogReference(handle_ptr->global_shs_ptr, GLOBAL_ADC_AREF_VALUE);
#endif
    if((bool)true == handle_ptr->enable_startup_calibration)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	7e5b      	ldrb	r3, [r3, #25]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d004      	beq.n	8001e5e <GLOBAL_ADC_Init+0x9e>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fd57 	bl	800190c <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7e1b      	ldrb	r3, [r3, #24]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6819      	ldr	r1, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	7c1a      	ldrb	r2, [r3, #16]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3304      	adds	r3, #4
 8001e84:	4608      	mov	r0, r1
 8001e86:	4611      	mov	r1, r2
 8001e88:	461a      	mov	r2, r3
 8001e8a:	f7fe fab9 	bl	8000400 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6819      	ldr	r1, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7c1a      	ldrb	r2, [r3, #16]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	7c5b      	ldrb	r3, [r3, #17]
 8001e9a:	4608      	mov	r0, r1
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f7ff fc58 	bl	8001754 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop

08001eb0 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]

  return (status);
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8001ed4:	4b02      	ldr	r3, [pc, #8]	; (8001ee0 <OSCHP_GetFrequency+0x10>)
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	00b71b00 	.word	0x00b71b00

08001ee4 <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 8001eec:	4906      	ldr	r1, [pc, #24]	; (8001f08 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8001ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	638b      	str	r3, [r1, #56]	; 0x38
                       ((uint32_t)source);
}
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	50004600 	.word	0x50004600

08001f0c <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8001f0c:	b5b0      	push	{r4, r5, r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8001f12:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <SystemCoreClockSetup+0x60>)
 8001f14:	1d3c      	adds	r4, r7, #4
 8001f16:	461d      	mov	r5, r3
 8001f18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f1c:	682b      	ldr	r3, [r5, #0]
 8001f1e:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe fb66 	bl	80005f4 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f7fe fc67 	bl	80007fc <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 8001f2e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001f32:	f7fe fc1b 	bl	800076c <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 8001f36:	2006      	movs	r0, #6
 8001f38:	f7fe fcec 	bl	8000914 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8001f3c:	f7fe fd66 	bl	8000a0c <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(3U, 100U);
 8001f40:	2003      	movs	r0, #3
 8001f42:	2164      	movs	r1, #100	; 0x64
 8001f44:	f7fe fd72 	bl	8000a2c <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7ff ffcb 	bl	8001ee4 <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 8001f4e:	2002      	movs	r0, #2
 8001f50:	f7fe fd1c 	bl	800098c <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8001f54:	2000      	movs	r0, #0
 8001f56:	f7fe fc1d 	bl	8000794 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	f7fe fd02 	bl	8000964 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8001f60:	2001      	movs	r0, #1
 8001f62:	f7fe fceb 	bl	800093c <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f6c:	08002e88 	.word	0x08002e88

08001f70 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	409a      	lsls	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	60da      	str	r2, [r3, #12]
}
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	60da      	str	r2, [r3, #12]
}
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	611a      	str	r2, [r3, #16]
}
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8001fcc:	887a      	ldrh	r2, [r7, #2]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8001fe8:	887a      	ldrh	r2, [r7, #2]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	611a      	str	r2, [r3, #16]
}
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop

08002014 <CAPTURE_Init>:
  return version;
}

/* This function initializes a capture APP based on user configuration. */
CAPTURE_STATUS_t CAPTURE_Init(CAPTURE_t *const handler)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Init:handler NULL", (handler != NULL));

  status = CAPTURE_STATUS_SUCCESS;
 800201c:	2300      	movs	r3, #0
 800201e:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handler->initialized)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002026:	f083 0301 	eor.w	r3, r3, #1
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d030      	beq.n	8002092 <CAPTURE_Init+0x7e>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10c      	bne.n	8002054 <CAPTURE_Init+0x40>
    {
      status = (CAPTURE_STATUS_t) GLOBAL_CCU4_Init (handler->global_ccu4_handler);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fe66 	bl	8001d10 <GLOBAL_CCU4_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]
      if (status == CAPTURE_STATUS_SUCCESS)
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d102      	bne.n	8002054 <CAPTURE_Init+0x40>
      {
        /* Configure CCU4 capture for the required time tick settings */
        CAPTURE_CCU4_lInit (handler);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f8bc 	bl	80021cc <CAPTURE_CCU4_lInit>
      }
    }
#endif

#ifdef CAPTURE_GPIO_USED
    if (handler->input != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00c      	beq.n	8002076 <CAPTURE_Init+0x62>
    {
      XMC_GPIO_Init (handler->input->port, handler->input->pin, handler->input_pin_config);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	6819      	ldr	r1, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	791a      	ldrb	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206c:	4608      	mov	r0, r1
 800206e:	4611      	mov	r1, r2
 8002070:	461a      	mov	r2, r3
 8002072:	f7fe f9c5 	bl	8000400 <XMC_GPIO_Init>

    }
#endif

    /* update the initialization flag as true for particular instance. */
    handler->initialized = true;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Check whether the start of the timer is enabled during initialization or not */
    if (handler->start_control == true)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002084:	2b00      	cmp	r3, #0
 8002086:	d004      	beq.n	8002092 <CAPTURE_Init+0x7e>
    {
      status = CAPTURE_Start(handler);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f807 	bl	800209c <CAPTURE_Start>
 800208e:	4603      	mov	r3, r0
 8002090:	73fb      	strb	r3, [r7, #15]
    }
  }

  return (status);
 8002092:	7bfb      	ldrb	r3, [r7, #15]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <CAPTURE_Start>:

/* This function starts the capture timer. */
CAPTURE_STATUS_t CAPTURE_Start(const CAPTURE_t *const handler)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Start:handler NULL", (handler != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d01e      	beq.n	80020ec <CAPTURE_Start+0x50>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d116      	bne.n	80020e6 <CAPTURE_Start+0x4a>
    {
      (void)handler->ccu4_slice_ptr->CV[0];
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      (void)handler->ccu4_slice_ptr->CV[1];
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      (void)handler->ccu4_slice_ptr->CV[2];
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
      (void)handler->ccu4_slice_ptr->CV[3];
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80

      /* Start the capture manually */
      XMC_CCU4_SLICE_ClearTimer (handler->ccu4_slice_ptr);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff ff66 	bl	8001fa8 <XMC_CCU4_SLICE_ClearTimer>
      /* Start the capture manually */
      XMC_CCU4_SLICE_StartTimer (handler->ccu4_slice_ptr);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff55 	bl	8001f90 <XMC_CCU4_SLICE_StartTimer>
      XMC_CCU8_SLICE_ClearTimer (handler->ccu8_slice_ptr);
      /* Start the capture manually */
      XMC_CCU8_SLICE_StartTimer (handler->ccu8_slice_ptr);
    }
#endif
    status = CAPTURE_STATUS_SUCCESS;
 80020e6:	2300      	movs	r3, #0
 80020e8:	73fb      	strb	r3, [r7, #15]
 80020ea:	e001      	b.n	80020f0 <CAPTURE_Start+0x54>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
 80020ec:	2301      	movs	r3, #1
 80020ee:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop

080020fc <CAPTURE_GetCapturedTime>:

  return (status);
}

CAPTURE_STATUS_t CAPTURE_GetCapturedTime(const CAPTURE_t *const handler, uint32_t *const captured_time)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  CAPTURE_STATUS_t status = CAPTURE_STATUS_SUCCESS;
 8002106:	2300      	movs	r3, #0
 8002108:	75fb      	strb	r3, [r7, #23]
  CAPTURE_STATUS_t status1 = CAPTURE_STATUS_SUCCESS;
 800210a:	2300      	movs	r3, #0
 800210c:	75bb      	strb	r3, [r7, #22]

  XMC_ASSERT ("CAPTURE_GetCapturedTime:handler NULL", (handler != NULL));
  XMC_ASSERT ("CAPTURE_GetCapturedTime:NULL data pointer", (captured_time != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002114:	2b00      	cmp	r3, #0
 8002116:	d052      	beq.n	80021be <CAPTURE_GetCapturedTime+0xc2>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800211e:	2b00      	cmp	r3, #0
 8002120:	d14f      	bne.n	80021c2 <CAPTURE_GetCapturedTime+0xc6>
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002128:	2b00      	cmp	r3, #0
 800212a:	d004      	beq.n	8002136 <CAPTURE_GetCapturedTime+0x3a>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
  if (true == handler->initialized)
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
 8002132:	2b03      	cmp	r3, #3
 8002134:	d133      	bne.n	800219e <CAPTURE_GetCapturedTime+0xa2>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
        uint32_t captured_time_low_reg = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
        uint32_t captured_time_high_reg = 0U;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]

        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	699a      	ldr	r2, [r3, #24]
 8002142:	f107 0310 	add.w	r3, r7, #16
 8002146:	4610      	mov	r0, r2
 8002148:	2100      	movs	r1, #0
 800214a:	461a      	mov	r2, r3
 800214c:	f000 f8fa 	bl	8002344 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
 8002150:	4603      	mov	r3, r0
 8002152:	75fb      	strb	r3, [r7, #23]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_LOW,
                                                                  &captured_time_low_reg);

        status1 = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	699a      	ldr	r2, [r3, #24]
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	4610      	mov	r0, r2
 800215e:	2101      	movs	r1, #1
 8002160:	461a      	mov	r2, r3
 8002162:	f000 f8ef 	bl	8002344 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
 8002166:	4603      	mov	r3, r0
 8002168:	75bb      	strb	r3, [r7, #22]
                                                                   XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                   &captured_time_high_reg);

        /*calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_low_reg, true);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	4619      	mov	r1, r3
 8002172:	2201      	movs	r2, #1
 8002174:	f000 f882 	bl	800227c <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_high_reg, false);
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	4619      	mov	r1, r3
 8002180:	2200      	movs	r2, #0
 8002182:	f000 f87b 	bl	800227c <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* add both high and lower register value*/
        *captured_time = captured_time_low_reg + captured_time_high_reg;
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	441a      	add	r2, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	601a      	str	r2, [r3, #0]

        if (status1 == CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED)
 8002190:	7dbb      	ldrb	r3, [r7, #22]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d102      	bne.n	800219c <CAPTURE_GetCapturedTime+0xa0>
        {
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
 8002196:	2302      	movs	r3, #2
 8002198:	75fb      	strb	r3, [r7, #23]
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
 800219a:	e00f      	b.n	80021bc <CAPTURE_GetCapturedTime+0xc0>
 800219c:	e00e      	b.n	80021bc <CAPTURE_GetCapturedTime+0xc0>
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
        }
      }
      else
      {
        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	4618      	mov	r0, r3
 80021a4:	2101      	movs	r1, #1
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	f000 f8cc 	bl	8002344 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
 80021ac:	4603      	mov	r3, r0
 80021ae:	75fb      	strb	r3, [r7, #23]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                  captured_time);

        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, captured_time, false);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	6839      	ldr	r1, [r7, #0]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f000 f861 	bl	800227c <CAPTURE_lCalculateTimeTickFromTimerValue>
 80021ba:	e002      	b.n	80021c2 <CAPTURE_GetCapturedTime+0xc6>
 80021bc:	e001      	b.n	80021c2 <CAPTURE_GetCapturedTime+0xc6>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
 80021be:	2301      	movs	r3, #1
 80021c0:	75fb      	strb	r3, [r7, #23]
  }

  return (status);
 80021c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <CAPTURE_CCU4_lInit>:
/*********************************************************************************************************************
* PRIVATE API IMPLEMENTATION
**********************************************************************************************************************/
#ifdef CAPTURE_CCU4_USED
static void CAPTURE_CCU4_lInit(const CAPTURE_t *const handler)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CaptureInit(handler->ccu4_slice_ptr, handler->ccu4_slice_config_ptr);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699a      	ldr	r2, [r3, #24]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7ff f9f4 	bl	80015cc <XMC_CCU4_SLICE_CaptureInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  CAPTURE_CCU4_lShadowTransfer(handler);
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 f82b 	bl	8002240 <CAPTURE_CCU4_lShadowTransfer>

  /************Configure External Events***************/
  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0, handler->ccu4_event0_ptr);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	699a      	ldr	r2, [r3, #24]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	4610      	mov	r0, r2
 80021f4:	2101      	movs	r1, #1
 80021f6:	461a      	mov	r2, r3
 80021f8:	f7ff fa42 	bl	8001680 <XMC_CCU4_SLICE_ConfigureEvent>
  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1, handler->ccu4_event1_ptr);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699a      	ldr	r2, [r3, #24]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	4610      	mov	r0, r2
 8002206:	2102      	movs	r1, #2
 8002208:	461a      	mov	r2, r3
 800220a:	f7ff fa39 	bl	8001680 <XMC_CCU4_SLICE_ConfigureEvent>
  XMC_CCU4_SLICE_Capture0Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	4618      	mov	r0, r3
 8002214:	2101      	movs	r1, #1
 8002216:	f7ff f9ff 	bl	8001618 <XMC_CCU4_SLICE_Capture0Config>
  XMC_CCU4_SLICE_Capture1Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	4618      	mov	r0, r3
 8002220:	2102      	movs	r1, #2
 8002222:	f7ff fa13 	bl	800164c <XMC_CCU4_SLICE_Capture1Config>
    XMC_CCU4_SLICE_EnableEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0);
  }
  #endif

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handler->global_ccu4_handler->module_ptr, handler->ccu_slice_number);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002232:	4610      	mov	r0, r2
 8002234:	4619      	mov	r1, r3
 8002236:	f7ff fe9b 	bl	8001f70 <XMC_CCU4_EnableClock>
}
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <CAPTURE_CCU4_lShadowTransfer>:

static void CAPTURE_CCU4_lShadowTransfer(const CAPTURE_t *const handler)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handler->ccu4_slice_ptr, CAPTURE_PERIOD_16BIT_MAX);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	4618      	mov	r0, r3
 800224e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002252:	f7ff feb5 	bl	8001fc0 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handler->ccu4_slice_ptr, 0x0U);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	4618      	mov	r0, r3
 800225c:	2100      	movs	r1, #0
 800225e:	f7ff febd 	bl	8001fdc <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handler->global_ccu4_handler->module_ptr, handler->shadow_mask);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4610      	mov	r0, r2
 800226e:	4619      	mov	r1, r3
 8002270:	f7ff fec2 	bl	8001ff8 <XMC_CCU4_EnableShadowTransfer>
}
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop

0800227c <CAPTURE_lCalculateTimeTickFromTimerValue>:
#endif

static void CAPTURE_lCalculateTimeTickFromTimerValue(const CAPTURE_t *const handler,
                                                     uint32_t *const timer_val_ptr,
                                                     bool is_increment)
{
 800227c:	b480      	push	{r7}
 800227e:	b08d      	sub	sp, #52	; 0x34
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	4613      	mov	r3, r2
 8002288:	71fb      	strb	r3, [r7, #7]
  /* Check for APP instance is initialized or not */
  uint32_t psc_psiv_val = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool is_float_prescaler = false;
 800228e:	2300      	movs	r3, #0
 8002290:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint32_t cxv_captv_val = (uint32_t)((uint32_t)*timer_val_ptr & 0xFFFFU);
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	b29b      	uxth	r3, r3
 800229a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cxv_fpcv_val = (uint32_t)((uint32_t)*timer_val_ptr >> 16U) & 0xFU;
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	0c1b      	lsrs	r3, r3, #16
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	61bb      	str	r3, [r7, #24]

  /* Period measured should be added 1 to get actual value*/
  if (is_increment == true)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <CAPTURE_lCalculateTimeTickFromTimerValue+0x38>
  {
    cxv_captv_val = cxv_captv_val + 1U;
 80022ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b0:	3301      	adds	r3, #1
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
  }
#ifdef CAPTURE_CCU4_USED
  if (CAPTURE_MODULE_CCU4 == handler->capture_module)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d111      	bne.n	80022e2 <CAPTURE_lCalculateTimeTickFromTimerValue+0x66>
  {
    psc_psiv_val = handler->ccu4_slice_config_ptr->prescaler_initval;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	791b      	ldrb	r3, [r3, #4]
 80022c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (handler->ccu4_slice_config_ptr->prescaler_mode == (uint32_t)XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	789b      	ldrb	r3, [r3, #2]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <CAPTURE_lCalculateTimeTickFromTimerValue+0x66>
    {
      is_float_prescaler =  true;
 80022dc:	2301      	movs	r3, #1
 80022de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      is_float_prescaler =  true;
    }
  }
#endif

  if (is_float_prescaler == true)
 80022e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d023      	beq.n	8002332 <CAPTURE_lCalculateTimeTickFromTimerValue+0xb6>
  {
    int32_t loop = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	623b      	str	r3, [r7, #32]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61fb      	str	r3, [r7, #28]

    prescaler_value = cxv_fpcv_val - psc_psiv_val;
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	617b      	str	r3, [r7, #20]

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	623b      	str	r3, [r7, #32]
 80022fe:	e00a      	b.n	8002316 <CAPTURE_lCalculateTimeTickFromTimerValue+0x9a>
    {
      timer_val = (uint32_t)timer_val << 1U;
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	61fb      	str	r3, [r7, #28]
      timer_val += 65535U;
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800230c:	33ff      	adds	r3, #255	; 0xff
 800230e:	61fb      	str	r3, [r7, #28]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;

    prescaler_value = cxv_fpcv_val - psc_psiv_val;

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
 8002310:	6a3b      	ldr	r3, [r7, #32]
 8002312:	3b01      	subs	r3, #1
 8002314:	623b      	str	r3, [r7, #32]
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	2b00      	cmp	r3, #0
 800231a:	dcf1      	bgt.n	8002300 <CAPTURE_lCalculateTimeTickFromTimerValue+0x84>
    {
      timer_val = (uint32_t)timer_val << 1U;
      timer_val += 65535U;
    }

    timer_val += (uint32_t)(cxv_captv_val * (1UL << prescaler_value));
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	4413      	add	r3, r2
 8002328:	61fb      	str	r3, [r7, #28]
    *timer_val_ptr = timer_val;
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	e002      	b.n	8002338 <CAPTURE_lCalculateTimeTickFromTimerValue+0xbc>
  }
  else
  {
    *timer_val_ptr = cxv_captv_val;
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002336:	601a      	str	r2, [r3, #0]
  }
}
 8002338:	3734      	adds	r7, #52	; 0x34
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop

08002344 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>:
#ifdef  CAPTURE_CCU4_USED
/* @brief Retrieves the latest captured timer value from CCU4*/
static CAPTURE_STATUS_t CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(const XMC_CCU4_SLICE_t * const slice,
                                                                         const XMC_CCU4_SLICE_CAP_REG_SET_t set,
                                                                         uint32_t * const val_ptr)
{
 8002344:	b480      	push	{r7}
 8002346:	b089      	sub	sp, #36	; 0x24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	460b      	mov	r3, r1
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	72fb      	strb	r3, [r7, #11]
              ((set == XMC_CCU4_SLICE_CAP_REG_SET_LOW) || (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)));

  XMC_ASSERT ("CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue:Invalid Extended Capture Mode ",
              ((slice->TC) & CCU4_CC4_TC_ECM_Msk) == 0);

  retval = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
 8002352:	2302      	movs	r3, #2
 8002354:	77fb      	strb	r3, [r7, #31]

  if (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)
 8002356:	7afb      	ldrb	r3, [r7, #11]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d11c      	bne.n	8002396 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x52>
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_3];
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x34>
    {
      retval = CAPTURE_STATUS_SUCCESS;
 8002372:	2300      	movs	r3, #0
 8002374:	77fb      	strb	r3, [r7, #31]
 8002376:	e028      	b.n	80023ca <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x86>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_2];
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800237c:	61bb      	str	r3, [r7, #24]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x50>
      {
        retval = CAPTURE_STATUS_SUCCESS;
 8002388:	2300      	movs	r3, #0
 800238a:	77fb      	strb	r3, [r7, #31]
        *val_ptr = capture_reg_value_low;
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	e01a      	b.n	80023ca <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x86>
 8002394:	e019      	b.n	80023ca <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x86>
    }
  }
  else
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_1];
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x6c>
    {
      retval = CAPTURE_STATUS_SUCCESS;
 80023aa:	2300      	movs	r3, #0
 80023ac:	77fb      	strb	r3, [r7, #31]
 80023ae:	e00c      	b.n	80023ca <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x86>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_0];
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023b4:	617b      	str	r3, [r7, #20]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d004      	beq.n	80023ca <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x86>
      {
        retval = CAPTURE_STATUS_SUCCESS;
 80023c0:	2300      	movs	r3, #0
 80023c2:	77fb      	strb	r3, [r7, #31]
        *val_ptr = capture_reg_value_low;
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return retval;
 80023ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3724      	adds	r7, #36	; 0x24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <XMC_CAN_NODE_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_POINTER_EVENT_t ptr_event,
    const uint32_t service_request)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	460b      	mov	r3, r1
 80023e2:	607a      	str	r2, [r7, #4]
 80023e4:	72fb      	strb	r3, [r7, #11]
  can_node->NIPR = (uint32_t)((can_node->NIPR) & ~(uint32_t)(CAN_NODE_NIPR_Msk << (uint32_t)ptr_event)) | (service_request << (uint32_t)ptr_event);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	7afb      	ldrb	r3, [r7, #11]
 80023ec:	2107      	movs	r1, #7
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	401a      	ands	r2, r3
 80023f6:	7afb      	ldrb	r3, [r7, #11]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	fa01 f303 	lsl.w	r3, r1, r3
 80023fe:	431a      	orrs	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	609a      	str	r2, [r3, #8]
}
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop

08002410 <XMC_CAN_NODE_SetReceiveInput>:
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	70fb      	strb	r3, [r7, #3]
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f023 0207 	bic.w	r2, r3, #7
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	f003 0307 	and.w	r3, r3, #7
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	60da      	str	r2, [r3, #12]
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
}
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop

0800243c <XMC_CAN_NODE_EnableLoopBack>:
 *  NPCRx can be written only if bit NCRx.CCE is set.
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  can_node->NPCR |= (uint32_t)CAN_NODE_NPCR_LBM_Msk;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	60da      	str	r2, [r3, #12]
}
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop

0800245c <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	601a      	str	r2, [r3, #0]
}
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop

0800247c <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	601a      	str	r2, [r3, #0]
}
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop

0800249c <XMC_CAN_NODE_SetInitBit>:
 * XMC_CAN_NODE_ResetInitBit()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_INIT_Msk;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	601a      	str	r2, [r3, #0]
}
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop

080024bc <XMC_CAN_NODE_ResetInitBit>:
 * \par<b>Related API's:</b><br>
 * XMC_CAN_NODE_SetInitBit()
 *
 */
__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_INIT_Msk;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f023 0201 	bic.w	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	601a      	str	r2, [r3, #0]
}
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop

080024dc <XMC_CAN_NODE_ReSetAnalyzerMode>:
 * XMC_CAN_NODE_SetAnalyzerMode()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CALM_Msk;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	601a      	str	r2, [r3, #0]
}
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop

080024fc <XMC_CAN_MO_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	460b      	mov	r3, r1
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	72fb      	strb	r3, [r7, #11]
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	6891      	ldr	r1, [r2, #8]
 8002514:	7afa      	ldrb	r2, [r7, #11]
 8002516:	2007      	movs	r0, #7
 8002518:	fa00 f202 	lsl.w	r2, r0, r2
 800251c:	43d2      	mvns	r2, r2
 800251e:	4011      	ands	r1, r2
                              (service_request << (uint32_t)can_mo_ptr_int);
 8002520:	7afa      	ldrb	r2, [r7, #11]
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	fa00 f202 	lsl.w	r2, r0, r2

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
 8002528:	430a      	orrs	r2, r1
 800252a:	609a      	str	r2, [r3, #8]
                              (service_request << (uint32_t)can_mo_ptr_int);
}
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop

08002538 <XMC_CAN_MO_EnableEvent>:
 *
 */

__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,
    const uint32_t event)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOFCR |= event;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6812      	ldr	r2, [r2, #0]
 800254a:	6811      	ldr	r1, [r2, #0]
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	601a      	str	r2, [r3, #0]
}
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <CAN_NODE_MO_EnableTxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800256e:	f7ff ffe3 	bl	8002538 <XMC_CAN_MO_EnableEvent>
}
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <CAN_NODE_MO_EnableRxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800258a:	f7ff ffd5 	bl	8002538 <XMC_CAN_MO_EnableEvent>
}
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <CAN_NODE_SetNodeEvents>:
  * @param  handle is a pointer pointing to APP data structure.
  * @return None
  */

static void CAN_NODE_SetNodeEvents(const CAN_NODE_t *handle)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t lnode_event = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	60fb      	str	r3, [r7, #12]

  XMC_ASSERT("CAN_NODE_lInit: handle null", handle != NULL);

  CAN_NODE_SetNodePointer(handle); /* set node service pointer */
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 f831 	bl	8002608 <CAN_NODE_SetNodePointer>

  if (handle->txok_event_enable == true)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <CAN_NODE_SetNodeEvents+0x24>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_TX_INT;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f043 0302 	orr.w	r3, r3, #2
 80025b6:	60fb      	str	r3, [r7, #12]
  }
  if (handle->lec_event_enable == true)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <CAN_NODE_SetNodeEvents+0x36>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_LEC;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	60fb      	str	r3, [r7, #12]
  }
  if (handle->alert_event_enable == true)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d003      	beq.n	80025dc <CAN_NODE_SetNodeEvents+0x48>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_ALERT;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f043 0308 	orr.w	r3, r3, #8
 80025da:	60fb      	str	r3, [r7, #12]
  }
  XMC_CAN_NODE_EnableEvent(handle->node_ptr, (XMC_CAN_NODE_EVENT_t)lnode_event);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	4618      	mov	r0, r3
 80025e2:	68f9      	ldr	r1, [r7, #12]
 80025e4:	f7fe ff3a 	bl	800145c <XMC_CAN_NODE_EnableEvent>

  if (handle->framecount_event_enable == true)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 30a6 	ldrb.w	r3, [r3, #166]	; 0xa6
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d006      	beq.n	8002600 <CAN_NODE_SetNodeEvents+0x6c>
  {
    XMC_CAN_NODE_EnableEvent(handle->node_ptr, XMC_CAN_NODE_EVENT_CFCIE);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80025fc:	f7fe ff2e 	bl	800145c <XMC_CAN_NODE_EnableEvent>
  }

}
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop

08002608 <CAN_NODE_SetNodePointer>:
  * @brief  Function to set the Node event pointer
  *
  */

static void CAN_NODE_SetNodePointer(const CAN_NODE_t *handle)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
                                                        handle->node_sr_ptr->alert_event_sr);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800261a:	781b      	ldrb	r3, [r3, #0]
{

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
 800261c:	4610      	mov	r0, r2
 800261e:	2100      	movs	r1, #0
 8002620:	461a      	mov	r2, r3
 8002622:	f7ff fed9 	bl	80023d8 <XMC_CAN_NODE_SetEventNodePointer>
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685a      	ldr	r2, [r3, #4]
                                                         handle->node_sr_ptr->lec_event_sr);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002630:	785b      	ldrb	r3, [r3, #1]

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
 8002632:	4610      	mov	r0, r2
 8002634:	2104      	movs	r1, #4
 8002636:	461a      	mov	r2, r3
 8002638:	f7ff fece 	bl	80023d8 <XMC_CAN_NODE_SetEventNodePointer>
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685a      	ldr	r2, [r3, #4]
                                                               handle->node_sr_ptr->txok_event_sr);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002646:	789b      	ldrb	r3, [r3, #2]
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
 8002648:	4610      	mov	r0, r2
 800264a:	2108      	movs	r1, #8
 800264c:	461a      	mov	r2, r3
 800264e:	f7ff fec3 	bl	80023d8 <XMC_CAN_NODE_SetEventNodePointer>
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685a      	ldr	r2, [r3, #4]
                                                             handle->node_sr_ptr->framecount_event_sr);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800265c:	78db      	ldrb	r3, [r3, #3]
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
 800265e:	4610      	mov	r0, r2
 8002660:	210c      	movs	r1, #12
 8002662:	461a      	mov	r2, r3
 8002664:	f7ff feb8 	bl	80023d8 <XMC_CAN_NODE_SetEventNodePointer>
                                                             handle->node_sr_ptr->framecount_event_sr);

}
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop

08002670 <CAN_NODE_MO_Init>:
  XMC_CAN_NODE_NominalBitTimeConfigure(can_node, can_bit_time);
}

/*  Function to initialize the CAN MO based on UI configuration. */
void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_Init: lmo_ptr null", lmo_ptr != NULL);

  XMC_CAN_MO_Config(lmo_ptr->mo_ptr);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fdeb 	bl	8001258 <XMC_CAN_MO_Config>

  if (lmo_ptr->tx_event_enable == true)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	79db      	ldrb	r3, [r3, #7]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00b      	beq.n	80026a2 <CAN_NODE_MO_Init+0x32>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_TRANSMIT, lmo_ptr->tx_sr);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	795b      	ldrb	r3, [r3, #5]
 8002692:	4610      	mov	r0, r2
 8002694:	2104      	movs	r1, #4
 8002696:	461a      	mov	r2, r3
 8002698:	f7ff ff30 	bl	80024fc <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableTxEvent(lmo_ptr);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff ff5d 	bl	800255c <CAN_NODE_MO_EnableTxEvent>
  }
  if (lmo_ptr->rx_event_enable == true)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	7a1b      	ldrb	r3, [r3, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00b      	beq.n	80026c2 <CAN_NODE_MO_Init+0x52>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_RECEIVE, lmo_ptr->rx_sr);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	799b      	ldrb	r3, [r3, #6]
 80026b2:	4610      	mov	r0, r2
 80026b4:	2100      	movs	r1, #0
 80026b6:	461a      	mov	r2, r3
 80026b8:	f7ff ff20 	bl	80024fc <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableRxEvent(lmo_ptr);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff5b 	bl	8002578 <CAN_NODE_MO_EnableRxEvent>
  }

}
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <CAN_NODE_MO_Transmit>:

/* Function to transmit the can MO frame.  */
CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 80026d0:	2300      	movs	r3, #0
 80026d2:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("CAN_NODE_MO_Transmit: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Transmit(lmo_ptr->mo_ptr);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fe fe91 	bl	8001400 <XMC_CAN_MO_Transmit>
 80026de:	4603      	mov	r3, r0
 80026e0:	73fb      	strb	r3, [r7, #15]
  return (status);
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <CAN_NODE_MO_UpdateData>:
  return (status);
}

/* Function to updates the data for the CAN Message Object. */
CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
  uint32_t *data_pointer = (uint32_t*) array_data;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  lmo_ptr->mo_ptr->can_data[0U] = *data_pointer;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	611a      	str	r2, [r3, #16]
  lmo_ptr->mo_ptr->can_data[1U] = *(data_pointer + 1U);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	6852      	ldr	r2, [r2, #4]
 8002710:	615a      	str	r2, [r3, #20]

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_UpdateData(lmo_ptr->mo_ptr);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fe3a 	bl	8001390 <XMC_CAN_MO_UpdateData>
 800271c:	4603      	mov	r3, r0
 800271e:	73fb      	strb	r3, [r7, #15]
  return (status);
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop

0800272c <CAN_NODE_Init>:
/*  Function to initialize the CAN node by configuring the baud rate, can bus type (External or internal)
 *  and message objects.
 */

CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t* handle)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
 8002734:	2300      	movs	r3, #0
 8002736:	75fb      	strb	r3, [r7, #23]
  uint32_t loop_count;
  const CAN_NODE_LMO_t *lmo_ptr;

  XMC_ASSERT("CAN_NODE_Init: handle null", handle != NULL);

  const CAN_NODE_GPIO_t *const lgpio_ptr = handle->gpio_out;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273e:	60fb      	str	r3, [r7, #12]

  /* Initialize the GLOBAL_CAN APP */
  status  = (CAN_NODE_STATUS_t)GLOBAL_CAN_Init(handle->global_ptr);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fb03 	bl	8001d50 <GLOBAL_CAN_Init>
 800274a:	4603      	mov	r3, r0
 800274c:	75fb      	strb	r3, [r7, #23]

  if (status == CAN_NODE_STATUS_SUCCESS)
 800274e:	7dfb      	ldrb	r3, [r7, #23]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f040 8087 	bne.w	8002864 <CAN_NODE_Init+0x138>
  {
    /* Initialize the GUI configured values for baud rate to NBTR Reg */
    if (XMC_CAN_NODE_NominalBitTimeConfigureEx(handle->node_ptr, handle->baudrate_config) == XMC_CAN_STATUS_SUCCESS)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	f7fe fc13 	bl	8000f8c <XMC_CAN_NODE_NominalBitTimeConfigureEx>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d178      	bne.n	800285e <CAN_NODE_Init+0x132>
    {
      /* set CCE and INIT bit NCR for node configuration */

      XMC_CAN_NODE_EnableConfigurationChange(handle->node_ptr);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fe73 	bl	800245c <XMC_CAN_NODE_EnableConfigurationChange>
      XMC_CAN_NODE_SetInitBit(handle->node_ptr);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fe8e 	bl	800249c <XMC_CAN_NODE_SetInitBit>
      XMC_CAN_NODE_ReSetAnalyzerMode(handle->node_ptr);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fea9 	bl	80024dc <XMC_CAN_NODE_ReSetAnalyzerMode>

      if (handle->loopback_enable == true) /* Loop back mode enabled */
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 30a7 	ldrb.w	r3, [r3, #167]	; 0xa7
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <CAN_NODE_Init+0x74>
      {
        XMC_CAN_NODE_EnableLoopBack(handle->node_ptr);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fe4f 	bl	800243c <XMC_CAN_NODE_EnableLoopBack>
 800279e:	e018      	b.n	80027d2 <CAN_NODE_Init+0xa6>
      }
      else
      {
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027a6:	6819      	ldr	r1, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027ae:	791a      	ldrb	r2, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027b6:	4608      	mov	r0, r1
 80027b8:	4611      	mov	r1, r2
 80027ba:	461a      	mov	r2, r3
 80027bc:	f7fd fe20 	bl	8000400 <XMC_GPIO_Init>
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	f7ff fe1f 	bl	8002410 <XMC_CAN_NODE_SetReceiveInput>
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f7ff fede 	bl	8002594 <CAN_NODE_SetNodeEvents>

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	e019      	b.n	8002812 <CAN_NODE_Init+0xe6>
      {
        lmo_ptr = handle->lmobj_ptr[loop_count];
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	3302      	adds	r3, #2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	4413      	add	r3, r2
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	60bb      	str	r3, [r7, #8]
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6859      	ldr	r1, [r3, #4]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 20a1 	ldrb.w	r2, [r3, #161]	; 0xa1
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	791b      	ldrb	r3, [r3, #4]
 80027fc:	4608      	mov	r0, r1
 80027fe:	4611      	mov	r1, r2
 8002800:	461a      	mov	r2, r3
 8002802:	f7fe fc6b 	bl	80010dc <XMC_CAN_AllocateMOtoNodeList>
        CAN_NODE_MO_Init(lmo_ptr);
 8002806:	68b8      	ldr	r0, [r7, #8]
 8002808:	f7ff ff32 	bl	8002670 <CAN_NODE_MO_Init>
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	3301      	adds	r3, #1
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002818:	461a      	mov	r2, r3
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	429a      	cmp	r2, r3
 800281e:	d8de      	bhi.n	80027de <CAN_NODE_Init+0xb2>
        lmo_ptr = handle->lmobj_ptr[loop_count];
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
        CAN_NODE_MO_Init(lmo_ptr);
      }
      /* reset CCE and INIT bit NCR for node configuration */
      XMC_CAN_NODE_DisableConfigurationChange(handle->node_ptr);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff fe29 	bl	800247c <XMC_CAN_NODE_DisableConfigurationChange>
      XMC_CAN_NODE_ResetInitBit(handle->node_ptr);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff fe44 	bl	80024bc <XMC_CAN_NODE_ResetInitBit>
      if (handle->loopback_enable == false)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 30a7 	ldrb.w	r3, [r3, #167]	; 0xa7
 800283a:	f083 0301 	eor.w	r3, r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d011      	beq.n	8002868 <CAN_NODE_Init+0x13c>
      {
        /* CAN transmit pin configuration */
        XMC_GPIO_Init(lgpio_ptr->port, lgpio_ptr->pin, handle->gpio_out_config);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6819      	ldr	r1, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	791a      	ldrb	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002852:	4608      	mov	r0, r1
 8002854:	4611      	mov	r1, r2
 8002856:	461a      	mov	r2, r3
 8002858:	f7fd fdd2 	bl	8000400 <XMC_GPIO_Init>
 800285c:	e004      	b.n	8002868 <CAN_NODE_Init+0x13c>
      }
    }
    else
    {
      status = CAN_NODE_STATUS_FAILURE;
 800285e:	2301      	movs	r3, #1
 8002860:	75fb      	strb	r3, [r7, #23]
 8002862:	e001      	b.n	8002868 <CAN_NODE_Init+0x13c>
    }
  }
  else
  {
    status = CAN_NODE_STATUS_FAILURE;
 8002864:	2301      	movs	r3, #1
 8002866:	75fb      	strb	r3, [r7, #23]
  }

  return (status);
 8002868:	7dfb      	ldrb	r3, [r7, #23]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop

08002874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002878:	4b04      	ldr	r3, [pc, #16]	; (800288c <__NVIC_GetPriorityGrouping+0x18>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002880:	0a1b      	lsrs	r3, r3, #8
}
 8002882:	4618      	mov	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	db0b      	blt.n	80028ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028a2:	4908      	ldr	r1, [pc, #32]	; (80028c4 <__NVIC_EnableIRQ+0x34>)
 80028a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	79fa      	ldrb	r2, [r7, #7]
 80028ac:	f002 021f 	and.w	r2, r2, #31
 80028b0:	2001      	movs	r0, #1
 80028b2:	fa00 f202 	lsl.w	r2, r0, r2
 80028b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000e100 	.word	0xe000e100

080028c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	6039      	str	r1, [r7, #0]
 80028d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	db0a      	blt.n	80028f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028dc:	490d      	ldr	r1, [pc, #52]	; (8002914 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	0092      	lsls	r2, r2, #2
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	440b      	add	r3, r1
 80028ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80028f0:	e00a      	b.n	8002908 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f2:	4909      	ldr	r1, [pc, #36]	; (8002918 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	0092      	lsls	r2, r2, #2
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	440b      	add	r3, r1
 8002906:	761a      	strb	r2, [r3, #24]
  }
}
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	; 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f1c3 0307 	rsb	r3, r3, #7
 8002936:	2b06      	cmp	r3, #6
 8002938:	bf28      	it	cs
 800293a:	2306      	movcs	r3, #6
 800293c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3306      	adds	r3, #6
 8002942:	2b06      	cmp	r3, #6
 8002944:	d902      	bls.n	800294c <NVIC_EncodePriority+0x30>
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	3b01      	subs	r3, #1
 800294a:	e000      	b.n	800294e <NVIC_EncodePriority+0x32>
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	2201      	movs	r2, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	1e5a      	subs	r2, r3, #1
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	401a      	ands	r2, r3
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2101      	movs	r1, #1
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	1e59      	subs	r1, r3, #1
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002970:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop

08002980 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundTriggerConversion:Wrong Module Pointer", (global_ptr == VADC))
  global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_LDEV_Msk;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800298e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop

080029a4 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>:
 *  XMC_VADC_GLOBAL_BackgroundAddMultipleChannels()<BR>
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,
    const uint32_t grp_num,
    const uint32_t ch_num)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Group Number", ((grp_num) < XMC_VADC_MAXIMUM_NUM_GROUPS))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Channel Number",
             ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  global_ptr->BRSSEL[grp_num] |= (uint32_t)((uint32_t)1 << ch_num);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	3260      	adds	r2, #96	; 0x60
 80029b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2101      	movs	r1, #1
 80029be:	fa01 f303 	lsl.w	r3, r1, r3
 80029c2:	ea42 0103 	orr.w	r1, r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	3260      	adds	r2, #96	; 0x60
 80029cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop

080029dc <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg_num,
    const XMC_VADC_RESULT_CONFIG_t *config)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6819      	ldr	r1, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	32a0      	adds	r2, #160	; 0xa0
 80029f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	32c0      	adds	r2, #192	; 0xc0
 8002a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a14:	b29b      	uxth	r3, r3
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop

08002a24 <ADC_MEASUREMENT_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_STATUS_t ADC_MEASUREMENT_Init(ADC_MEASUREMENT_t *const handle_ptr)
{
 8002a24:	b590      	push	{r4, r7, lr}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint8_t j;
  ADC_MEASUREMENT_STATUS_t status;

  XMC_ASSERT("ADC_MEASUREMENT_Init:Invalid handle_ptr", (handle_ptr != NULL));

  if (ADC_MEASUREMENT_STATUS_UNINITIALIZED == handle_ptr->init_state)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	7e1b      	ldrb	r3, [r3, #24]
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	f040 8099 	bne.w	8002b68 <ADC_MEASUREMENT_Init+0x144>
  {
    /* Call the function to initialise Clock and ADC global functional units*/
    status = (ADC_MEASUREMENT_STATUS_t) GLOBAL_ADC_Init(handle_ptr->global_handle);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff f9c0 	bl	8001dc0 <GLOBAL_ADC_Init>
 8002a40:	4603      	mov	r3, r0
 8002a42:	73bb      	strb	r3, [r7, #14]
  
    /*Initialize the Global Conversion class 0*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	695a      	ldr	r2, [r3, #20]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	4610      	mov	r0, r2
 8002a50:	6819      	ldr	r1, [r3, #0]
 8002a52:	2200      	movs	r2, #0
 8002a54:	2300      	movs	r3, #0
 8002a56:	f7fe ff35 	bl	80018c4 <XMC_VADC_GLOBAL_InputClassInit>
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
                                      XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM_XMC11);
#endif
  
    /* Initialize the Background Scan hardware */
    XMC_VADC_GLOBAL_BackgroundInit(handle_ptr->global_handle->module_ptr, handle_ptr->backgnd_config_handle);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	695a      	ldr	r2, [r3, #20]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	4610      	mov	r0, r2
 8002a66:	4619      	mov	r1, r3
 8002a68:	f7ff f852 	bl	8001b10 <XMC_VADC_GLOBAL_BackgroundInit>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	73fb      	strb	r3, [r7, #15]
 8002a70:	e02e      	b.n	8002ad0 <ADC_MEASUREMENT_Init+0xac>
    {
      indexed = handle_ptr->array->channel_array[j];
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	7bfa      	ldrb	r2, [r7, #15]
 8002a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a7c:	60bb      	str	r3, [r7, #8]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	7b5b      	ldrb	r3, [r3, #13]
 8002a86:	4619      	mov	r1, r3
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4610      	mov	r0, r2
 8002a8e:	461a      	mov	r2, r3
 8002a90:	f7ff f8bc 	bl	8001c0c <XMC_VADC_GROUP_ChannelInit>
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	789b      	ldrb	r3, [r3, #2]
 8002a9e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	4619      	mov	r1, r3
                                indexed->res_handle);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	685b      	ldr	r3, [r3, #4]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8002aaa:	4610      	mov	r0, r2
 8002aac:	461a      	mov	r2, r3
 8002aae:	f7ff ff95 	bl	80029dc <XMC_VADC_GROUP_ResultInit>
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	695a      	ldr	r2, [r3, #20]
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	7b1b      	ldrb	r3, [r3, #12]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8002abc:	4619      	mov	r1, r3
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	7b5b      	ldrb	r3, [r3, #13]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f7ff ff6d 	bl	80029a4 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	3301      	adds	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0cd      	beq.n	8002a72 <ADC_MEASUREMENT_Init+0x4e>
        status |= (ADC_MEASUREMENT_STATUS_t) ANALOG_IO_Init(indexed->analog_io_config);
      }
#endif
    }
#if(UC_SERIES != XMC11)
    if ((handle_ptr->backgnd_config_handle->req_src_interrupt) && (handle_ptr->req_src_intr_handle != NULL ))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	7a1b      	ldrb	r3, [r3, #8]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d02c      	beq.n	8002b40 <ADC_MEASUREMENT_Init+0x11c>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d028      	beq.n	8002b40 <ADC_MEASUREMENT_Init+0x11c>
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	b2dc      	uxtb	r4, r3
 8002af6:	f7ff febd 	bl	8002874 <__NVIC_GetPriorityGrouping>
 8002afa:	4601      	mov	r1, r0
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8002b00:	685a      	ldr	r2, [r3, #4]
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	f7ff ff05 	bl	800291c <NVIC_EncodePriority>
 8002b12:	4602      	mov	r2, r0
 8002b14:	b263      	sxtb	r3, r4
 8002b16:	4618      	mov	r0, r3
 8002b18:	4611      	mov	r1, r2
 8002b1a:	f7ff fed5 	bl	80028c8 <__NVIC_SetPriority>
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
#endif
      /* Connect background Request Source Event to NVIC node */
      XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(handle_ptr->global_handle->module_ptr,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	695a      	ldr	r2, [r3, #20]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	7e5b      	ldrb	r3, [r3, #25]
 8002b28:	4610      	mov	r0, r2
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f7fe ff20 	bl	8001970 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>
                                                 (XMC_VADC_SR_t) handle_ptr->srv_req_node);
    
      /* Enable Background Scan Request source IRQ */
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->req_src_intr_handle->node_id);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	b25b      	sxtb	r3, r3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fea8 	bl	8002890 <__NVIC_EnableIRQ>
    /* Enable Background Scan Request source IRQ */
    NVIC_EnableIRQ((IRQn_Type)handle_ptr->result_intr_handle->node_id);
#endif
#endif
    /* Mux Configuration is done*/
    if (handle_ptr->mux_config != NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <ADC_MEASUREMENT_Init+0x12a>
    {
      (handle_ptr->mux_config)();
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	4798      	blx	r3
    }
  
    if (handle_ptr->start_conversion != (bool)false)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7e9b      	ldrb	r3, [r3, #26]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <ADC_MEASUREMENT_Init+0x13e>
    {
      /* Start conversion manually using load event trigger*/
      XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff0f 	bl	8002980 <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
    }
    handle_ptr->init_state = status;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	7bba      	ldrb	r2, [r7, #14]
 8002b66:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	7e1b      	ldrb	r3, [r3, #24]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd90      	pop	{r4, r7, pc}

08002b74 <ADC_MEASUREMENT_GetResult>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#if(XMC_VADC_GROUP_AVAILABLE == 1U)
/* This API will get the result of a conversion for a specific channel*/
XMC_VADC_RESULT_SIZE_t ADC_MEASUREMENT_GetResult(ADC_MEASUREMENT_CHANNEL_t *const handle_ptr)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  XMC_VADC_RESULT_SIZE_t result;

  XMC_ASSERT("ADC_MEASUREMENT_GetResult:Invalid handle_ptr", (handle_ptr != NULL));

  result = XMC_VADC_GROUP_GetResult(handle_ptr->group_handle, handle_ptr->ch_handle->result_reg_number);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	789b      	ldrb	r3, [r3, #2]
 8002b86:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7ff ff36 	bl	8002a00 <XMC_VADC_GROUP_GetResult>
 8002b94:	4603      	mov	r3, r0
 8002b96:	81fb      	strh	r3, [r7, #14]

  return (result);
 8002b98:	89fb      	ldrh	r3, [r7, #14]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop

08002ba4 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8002baa:	2300      	movs	r3, #0
 8002bac:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8002bae:	4815      	ldr	r0, [pc, #84]	; (8002c04 <DAVE_Init+0x60>)
 8002bb0:	f7ff f97e 	bl	8001eb0 <CLOCK_XMC4_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d104      	bne.n	8002bc8 <DAVE_Init+0x24>
  {
	 /**  Initialization of ADC_MEASUREMENT APP instance ADC_MEASUREMENT_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_Init(&ADC_MEASUREMENT_0); 
 8002bbe:	4812      	ldr	r0, [pc, #72]	; (8002c08 <DAVE_Init+0x64>)
 8002bc0:	f7ff ff30 	bl	8002a24 <ADC_MEASUREMENT_Init>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d104      	bne.n	8002bd8 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance ULTRA_TRIG */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&ULTRA_TRIG); 
 8002bce:	480f      	ldr	r0, [pc, #60]	; (8002c0c <DAVE_Init+0x68>)
 8002bd0:	f7ff f94e 	bl	8001e70 <DIGITAL_IO_Init>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d104      	bne.n	8002be8 <DAVE_Init+0x44>
  {
	 /**  Initialization of CAPTURE APP instance CAPTURE_0 */
	 init_status = (DAVE_STATUS_t)CAPTURE_Init(&CAPTURE_0); 
 8002bde:	480c      	ldr	r0, [pc, #48]	; (8002c10 <DAVE_Init+0x6c>)
 8002be0:	f7ff fa18 	bl	8002014 <CAPTURE_Init>
 8002be4:	4603      	mov	r3, r0
 8002be6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d104      	bne.n	8002bf8 <DAVE_Init+0x54>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0); 
 8002bee:	4809      	ldr	r0, [pc, #36]	; (8002c14 <DAVE_Init+0x70>)
 8002bf0:	f7ff fd9c 	bl	800272c <CAN_NODE_Init>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	1ffe8900 	.word	0x1ffe8900
 8002c08:	1ffe88e4 	.word	0x1ffe88e4
 8002c0c:	08002e74 	.word	0x08002e74
 8002c10:	1ffe8868 	.word	0x1ffe8868
 8002c14:	08002f04 	.word	0x08002f04

08002c18 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	2201      	movs	r2, #1
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]
}
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c4a:	409a      	lsls	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	605a      	str	r2, [r3, #4]
}
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop

08002c5c <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	7c1b      	ldrb	r3, [r3, #16]
 8002c6c:	4610      	mov	r0, r2
 8002c6e:	4619      	mov	r1, r3
 8002c70:	f7ff ffd2 	bl	8002c18 <XMC_GPIO_SetOutputHigh>
}
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop

08002c7c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	7c1b      	ldrb	r3, [r3, #16]
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f7ff ffd2 	bl	8002c38 <XMC_GPIO_SetOutputLow>
}
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop

08002c9c <main>:
uint16_t distance_cm      = 0;

CAPTURE_STATUS_t cap_status;

int main(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
    DAVE_STATUS_t status;

    status = DAVE_Init();
 8002ca2:	f7ff ff7f 	bl	8002ba4 <DAVE_Init>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	71fb      	strb	r3, [r7, #7]
    if (status != DAVE_STATUS_SUCCESS)
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d000      	beq.n	8002cb2 <main+0x16>
    {
        while (1);
 8002cb0:	e7fe      	b.n	8002cb0 <main+0x14>
    }

    // Start CAPTURE timer
    CAPTURE_Start(&CAPTURE_0);
 8002cb2:	4833      	ldr	r0, [pc, #204]	; (8002d80 <main+0xe4>)
 8002cb4:	f7ff f9f2 	bl	800209c <CAPTURE_Start>

    while (1)
    {
        // 1ï¸âƒ£ Read potentiometer
        pot_adc_value = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A_handle);
 8002cb8:	4832      	ldr	r0, [pc, #200]	; (8002d84 <main+0xe8>)
 8002cba:	f7ff ff5b 	bl	8002b74 <ADC_MEASUREMENT_GetResult>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <main+0xec>)
 8002cc4:	801a      	strh	r2, [r3, #0]

        // 2ï¸âƒ£ Trigger ultrasonic (10 Âµs pulse)
        DIGITAL_IO_SetOutputHigh(&ULTRA_TRIG);
 8002cc6:	4831      	ldr	r0, [pc, #196]	; (8002d8c <main+0xf0>)
 8002cc8:	f7ff ffc8 	bl	8002c5c <DIGITAL_IO_SetOutputHigh>
        for (uint32_t i = 0; i < 500; i++);
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	e002      	b.n	8002cd8 <main+0x3c>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cde:	d3f8      	bcc.n	8002cd2 <main+0x36>
        DIGITAL_IO_SetOutputLow(&ULTRA_TRIG);
 8002ce0:	482a      	ldr	r0, [pc, #168]	; (8002d8c <main+0xf0>)
 8002ce2:	f7ff ffcb 	bl	8002c7c <DIGITAL_IO_SetOutputLow>

        // 3ï¸âƒ£ Read captured echo pulse width
        cap_status = CAPTURE_GetCapturedTime(&CAPTURE_0, &echo_pulse_ticks);
 8002ce6:	4826      	ldr	r0, [pc, #152]	; (8002d80 <main+0xe4>)
 8002ce8:	4929      	ldr	r1, [pc, #164]	; (8002d90 <main+0xf4>)
 8002cea:	f7ff fa07 	bl	80020fc <CAPTURE_GetCapturedTime>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4b28      	ldr	r3, [pc, #160]	; (8002d94 <main+0xf8>)
 8002cf4:	701a      	strb	r2, [r3, #0]

        if (cap_status == CAPTURE_STATUS_SUCCESS && echo_pulse_ticks < 60000)
 8002cf6:	4b27      	ldr	r3, [pc, #156]	; (8002d94 <main+0xf8>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d113      	bne.n	8002d26 <main+0x8a>
 8002cfe:	4b24      	ldr	r3, [pc, #144]	; (8002d90 <main+0xf4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d80d      	bhi.n	8002d26 <main+0x8a>
        {
            // Convert ticks â†’ microseconds
            echo_time_us = echo_pulse_ticks / (CCU_CLOCK_HZ / 1000000U);
 8002d0a:	4b21      	ldr	r3, [pc, #132]	; (8002d90 <main+0xf4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	099b      	lsrs	r3, r3, #6
 8002d10:	4a21      	ldr	r2, [pc, #132]	; (8002d98 <main+0xfc>)
 8002d12:	6013      	str	r3, [r2, #0]

            // Convert time â†’ distance
            distance_cm = echo_time_us / 58;
 8002d14:	4b20      	ldr	r3, [pc, #128]	; (8002d98 <main+0xfc>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a20      	ldr	r2, [pc, #128]	; (8002d9c <main+0x100>)
 8002d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1e:	095b      	lsrs	r3, r3, #5
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	4b1f      	ldr	r3, [pc, #124]	; (8002da0 <main+0x104>)
 8002d24:	801a      	strh	r2, [r3, #0]
        }

        // Pack CAN payload
        can_data[0] = (uint8_t)(pot_adc_value & 0xFF);
 8002d26:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <main+0xec>)
 8002d28:	881b      	ldrh	r3, [r3, #0]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	4b1d      	ldr	r3, [pc, #116]	; (8002da4 <main+0x108>)
 8002d30:	701a      	strb	r2, [r3, #0]
        can_data[1] = (uint8_t)((pot_adc_value >> 8) & 0xFF);
 8002d32:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <main+0xec>)
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <main+0x108>)
 8002d40:	705a      	strb	r2, [r3, #1]

        can_data[2] = (uint8_t)(distance_cm & 0xFF);
 8002d42:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <main+0x104>)
 8002d44:	881b      	ldrh	r3, [r3, #0]
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <main+0x108>)
 8002d4a:	709a      	strb	r2, [r3, #2]
        can_data[3] = (uint8_t)((distance_cm >> 8) & 0xFF);
 8002d4c:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <main+0x104>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	0a1b      	lsrs	r3, r3, #8
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <main+0x108>)
 8002d58:	70da      	strb	r2, [r3, #3]

        // Update CAN message object data
        CAN_NODE_MO_UpdateData(&CAN_NODE_0_LMO_01_Config, can_data);
 8002d5a:	4813      	ldr	r0, [pc, #76]	; (8002da8 <main+0x10c>)
 8002d5c:	4911      	ldr	r1, [pc, #68]	; (8002da4 <main+0x108>)
 8002d5e:	f7ff fcc5 	bl	80026ec <CAN_NODE_MO_UpdateData>

        // Transmit CAN frame
        CAN_NODE_MO_Transmit(&CAN_NODE_0_LMO_01_Config);
 8002d62:	4811      	ldr	r0, [pc, #68]	; (8002da8 <main+0x10c>)
 8002d64:	f7ff fcb0 	bl	80026c8 <CAN_NODE_MO_Transmit>


        // 6ï¸âƒ£ Delay (~100 ms) â€” IMPORTANT for HC-SR04
        for (uint32_t i = 0; i < 800000; i++);
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60bb      	str	r3, [r7, #8]
 8002d6c:	e002      	b.n	8002d74 <main+0xd8>
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	3301      	adds	r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	4a0d      	ldr	r2, [pc, #52]	; (8002dac <main+0x110>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d9f8      	bls.n	8002d6e <main+0xd2>
    }
 8002d7c:	e79c      	b.n	8002cb8 <main+0x1c>
 8002d7e:	bf00      	nop
 8002d80:	1ffe8868 	.word	0x1ffe8868
 8002d84:	1ffe88d0 	.word	0x1ffe88d0
 8002d88:	1ffe8910 	.word	0x1ffe8910
 8002d8c:	08002e74 	.word	0x08002e74
 8002d90:	1ffe8914 	.word	0x1ffe8914
 8002d94:	1ffe891e 	.word	0x1ffe891e
 8002d98:	1ffe8918 	.word	0x1ffe8918
 8002d9c:	8d3dcb09 	.word	0x8d3dcb09
 8002da0:	1ffe891c 	.word	0x1ffe891c
 8002da4:	1ffe8908 	.word	0x1ffe8908
 8002da8:	08002ef8 	.word	0x08002ef8
 8002dac:	000c34ff 	.word	0x000c34ff

08002db0 <__libc_init_array>:
 8002db0:	b570      	push	{r4, r5, r6, lr}
 8002db2:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <__libc_init_array+0x3c>)
 8002db4:	4c0e      	ldr	r4, [pc, #56]	; (8002df0 <__libc_init_array+0x40>)
 8002db6:	1ae4      	subs	r4, r4, r3
 8002db8:	10a4      	asrs	r4, r4, #2
 8002dba:	2500      	movs	r5, #0
 8002dbc:	461e      	mov	r6, r3
 8002dbe:	42a5      	cmp	r5, r4
 8002dc0:	d004      	beq.n	8002dcc <__libc_init_array+0x1c>
 8002dc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dc6:	4798      	blx	r3
 8002dc8:	3501      	adds	r5, #1
 8002dca:	e7f8      	b.n	8002dbe <__libc_init_array+0xe>
 8002dcc:	f7fe ff8c 	bl	8001ce8 <_init>
 8002dd0:	4c08      	ldr	r4, [pc, #32]	; (8002df4 <__libc_init_array+0x44>)
 8002dd2:	4b09      	ldr	r3, [pc, #36]	; (8002df8 <__libc_init_array+0x48>)
 8002dd4:	1ae4      	subs	r4, r4, r3
 8002dd6:	10a4      	asrs	r4, r4, #2
 8002dd8:	2500      	movs	r5, #0
 8002dda:	461e      	mov	r6, r3
 8002ddc:	42a5      	cmp	r5, r4
 8002dde:	d004      	beq.n	8002dea <__libc_init_array+0x3a>
 8002de0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002de4:	4798      	blx	r3
 8002de6:	3501      	adds	r5, #1
 8002de8:	e7f8      	b.n	8002ddc <__libc_init_array+0x2c>
 8002dea:	bd70      	pop	{r4, r5, r6, pc}
 8002dec:	1ffe8900 	.word	0x1ffe8900
 8002df0:	1ffe8900 	.word	0x1ffe8900
 8002df4:	1ffe8900 	.word	0x1ffe8900
 8002df8:	1ffe8900 	.word	0x1ffe8900

08002dfc <g_xmc_vadc_group_array>:
 8002dfc:	40004400 40004800 40004c00 40005000     .D.@.H.@.L.@.P.@

08002e0c <group_init_handle0>:
	...

08002e20 <group_init_handle1>:
	...

08002e34 <group_init_handle2>:
	...

08002e48 <group_init_handle3>:
	...

08002e5c <global_config>:
 8002e5c:	00000000 00000004 00000000 00000000     ................
	...

08002e74 <ULTRA_TRIG>:
 8002e74:	48028200 00000080 00010000 00000000     ...H............
 8002e84:	00000009 01010230 00010000 00000000     ....0...........
 8002e94:	00010000 01010102                       ........

08002e9c <CAPTURE_0_input>:
 8002e9c:	48028200 00000007                       ...H....

08002ea4 <CAPTURE_0_input_pin_config>:
	...

08002eb0 <CAPTURE_0_event0_config>:
 8002eb0:	00000102                                ....

08002eb4 <CAPTURE_0_event1_config>:
 8002eb4:	00000202                                ....

08002eb8 <CAPTURE_0_config>:
 8002eb8:	00010060 000000f1                       `.......

08002ec0 <CAN_NODE_0_gpio_out>:
 8002ec0:	48028200 00000000                       ...H....

08002ec8 <CAN_NODE_0_gpio_out_config>:
 8002ec8:	00000088 00000001 00000002              ............

08002ed4 <CAN_NODE_0_gpio_in>:
 8002ed4:	48028e00 00000003                       ...H....

08002edc <CAN_NODE_0_gpio_in_config>:
	...

08002ee8 <CAN_NODE_0_BitTimeConfig>:
 8002ee8:	08954400 0007a120 00021d4c              .D.. ...L...

08002ef4 <CAN_NODE_0_sr>:
 8002ef4:	00000000                                ....

08002ef8 <CAN_NODE_0_LMO_01_Config>:
 8002ef8:	1ffe88a0 00000023 00000000              ....#.......

08002f04 <CAN_NODE_0>:
 8002f04:	1ffe8810 48014200 08002ee8 08002ef8     .....B.H........
	...
 8002f90:	08002ef4 08002ec0 08002ec8 08002ed4     ................
 8002fa0:	08002edc 01010001 00010101              ............

08002fac <global_iclass_config>:
 8002fac:	00000000                                ....

08002fb0 <backgnd_config>:
 8002fb0:	00000005 00000000 00000010              ............
