{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624026045924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624026045932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 15:20:45 2021 " "Processing started: Fri Jun 18 15:20:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624026045932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026045932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026045932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624026046649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624026046649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1-shell " "Found design unit 1: Fase1-shell" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1 " "Found entity 1: Fase1" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1FSM-v1 " "Found design unit 1: Fase1FSM-v1" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1FSM " "Found entity 1: Fase1FSM" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064771 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-v1 " "Found design unit 1: Display-v1" {  } { { "Display.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1_Tb-Stimulus " "Found design unit 1: Fase1_Tb-Stimulus" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1_Tb " "Found entity 1: Fase1_Tb" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624026064787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026064787 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "CLOCK_50 Fase1_Tb.vhd(25) " "VHDL Association List error at Fase1_Tb.vhd(25): formal \"CLOCK_50\" does not exist" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 25 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1624026064801 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"reset\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset Fase1FSM.vhd(6) " "HDL error at Fase1FSM.vhd(6): see declaration for object \"reset\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"clk\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk Fase1FSM.vhd(7) " "HDL error at Fase1FSM.vhd(7): see declaration for object \"clk\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "timeExp Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"timeExp\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "timeExp Fase1FSM.vhd(10) " "HDL error at Fase1FSM.vhd(10): see declaration for object \"timeExp\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "coca Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"coca\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "coca Fase1FSM.vhd(13) " "HDL error at Fase1FSM.vhd(13): see declaration for object \"coca\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "agua Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"agua\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "agua Fase1FSM.vhd(14) " "HDL error at Fase1FSM.vhd(14): see declaration for object \"agua\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "slar Fase1_Tb.vhd(24) " "VHDL error at Fase1_Tb.vhd(24): formal port or parameter \"slar\" must have actual or default value" {  } { { "Fase1_Tb.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1_Tb.vhd" 24 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1624026064802 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "slar Fase1FSM.vhd(15) " "HDL error at Fase1FSM.vhd(15): see declaration for object \"slar\"" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624026064803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624026065159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 18 15:21:05 2021 " "Processing ended: Fri Jun 18 15:21:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624026065159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624026065159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624026065159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026065159 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624026065825 ""}
