library verilog;
use verilog.vl_types.all;
entity reg8b is
    port(
        di              : in     vl_logic_vector(7 downto 0);
        do              : out    vl_logic_vector(7 downto 0);
        pl              : in     vl_logic;
        clk             : in     vl_logic
    );
end reg8b;
