
*** Running vivado
    with args -log contructure_cond_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source contructure_cond_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source contructure_cond_0_0.tcl -notrace
Command: synth_design -top contructure_cond_0_0 -part xc7a15tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5468 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 314.828 ; gain = 78.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contructure_cond_0_0' [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_cond_0_0/synth/contructure_cond_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cond' [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:119]
INFO: [Synth 8-256] done synthesizing module 'cond' (1#1) [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:24]
INFO: [Synth 8-256] done synthesizing module 'contructure_cond_0_0' (2#1) [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_cond_0_0/synth/contructure_cond_0_0.v:57]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[63]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[62]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[61]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[60]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[59]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[58]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[57]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[56]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[55]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[54]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[53]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[52]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[51]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[50]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[49]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[48]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[47]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[46]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[45]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[44]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[43]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[42]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[41]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[40]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[39]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[38]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[37]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[36]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[35]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[34]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[33]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[32]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[31]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[30]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[29]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[28]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[27]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[26]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[25]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[24]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[23]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[22]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[21]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[20]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[19]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[18]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[17]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[16]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[15]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[14]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[13]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[12]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[11]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[10]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[9]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[8]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[7]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[6]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[5]
WARNING: [Synth 8-3331] design cond has unconnected port dstE[4]
WARNING: [Synth 8-3331] design cond has unconnected port of
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 353.906 ; gain = 117.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 353.906 ; gain = 117.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 353.906 ; gain = 117.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "e_cnd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "e_dstE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'e_dstE_reg' [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:123]
INFO: [Device 21-403] Loading part xc7a15tcsg324-3
WARNING: [Synth 8-327] inferring latch for variable 'e_cnd_reg' [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 353.906 ; gain = 117.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cond 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[63]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[62]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[61]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[60]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[59]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[58]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[57]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[56]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[55]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[54]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[53]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[52]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[51]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[50]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[49]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[48]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[47]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[46]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[45]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[44]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[43]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[42]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[41]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[40]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[39]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[38]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[37]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[36]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[35]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[34]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[33]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[32]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[31]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[30]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[29]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[28]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[27]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[26]
WARNING: [Synth 8-3331] design contructure_cond_0_0 has unconnected port dstE[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     5|
|3     |LUT6 |     3|
|4     |LD   |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
|2     |  inst   |cond   |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 488.418 ; gain = 251.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

18 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 564.324 ; gain = 327.898
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_cond_0_0_synth_1/contructure_cond_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 975.664 ; gain = 411.340
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_cond_0_0_synth_1/contructure_cond_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 975.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 19:57:20 2017...
