/*
 * Copyright (C) 2017 Synopsys, Inc. All rights reserved.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/dts-v1/;

#include "skeleton.dtsi"

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		console = &uart0;
		spi0 = "/spi@f0020000";
	};

	cpu_card {
		core_clk: core_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <1000000000>;
			u-boot,dm-pre-reloc;
		};
	};

	clk-fmeas {
		clocks = <&cgu_clk 0>, <&cgu_clk 3>, <&cgu_clk 20>, <&cgu_clk 2>,
			 <&cgu_clk 1>, <&cgu_clk 22>, <&cgu_clk 21>, <&cgu_clk 23>,
			 <&cgu_clk 4>, <&cgu_clk 5>, <&cgu_clk 6>, <&cgu_clk 7>,
			 <&cgu_clk 8>, <&cgu_clk 9>, <&cgu_clk 10>, <&cgu_clk 11>,
			 <&cgu_clk 12>, <&cgu_clk 13>, <&cgu_clk 14>, <&cgu_clk 15>,
			 <&cgu_clk 16>, <&cgu_clk 17>, <&cgu_clk 18>, <&cgu_clk 19>,
			 <&cgu_clk 24>, <&cgu_clk 25>;
		clock-names = "cpu-pll", "sys-pll", "tun-pll", "ddr-clk",
			      "cpu-clk", "hdmi-pll", "tun-clk", "hdmi-clk",
			      "apb-clk", "axi-clk", "eth-clk", "usb-clk",
			      "sdio-clk", "hdmi-sys-clk", "gfx-core-clk", "gfx-dma-clk",
			      "gfx-cfg-clk", "dmac-core-clk", "dmac-cfg-clk", "sdio-ref-clk",
			      "spi-clk", "i2c-clk", "uart-clk", "ebi-clk",
			      "rom-clk", "pwm-clk";
	};

	cgu_clk: cgu-clk@f0000000 {
		compatible = "snps,hsdk-cgu-clock";
		reg = <0xf0000000 0x10>, <0xf00014B8 0x4>;
		#clock-cells = <1>;
	};

	periph_clk: periph_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <33330000>;
		u-boot,dm-pre-reloc;
	};

	uart0: serial0@f0005000 {
		compatible = "snps,dw-apb-uart";
		reg = <0xf0005000 0x1000>;
		reg-shift = <2>;
		reg-io-width = <4>;
	};

	ethernet@f0008000 {
		#interrupt-cells = <1>;
		compatible = "altr,socfpga-stmmac";
		reg = <0xf0008000 0x2000>;
		phy-mode = "gmii";
	};

	ehci@0xf0040000 {
		compatible = "generic-ehci";
		reg = <0xf0040000 0x100>;
	};

	ohci@0xf0060000 {
		compatible = "generic-ohci";
		reg = <0xf0060000 0x100>;
	};

	spi@f0020000 {
		compatible = "snps,dw-apb-ssi";
		reg = <0xf0020000 0x1000>;
		#address-cells = <1>;
		#size-cells = <0>;
		spi-max-frequency = <4000000>;
		clocks = <&periph_clk>;
		clock-names = "spi_clk";
		cs-gpio = <&cs_gpio 0>;
		spi_flash@0 {
			compatible = "spi-flash";
			reg = <0>;
			spi-max-frequency = <4000000>;
		};
	};

	cs_gpio: gpio@f00114B0 {
		u-boot,dm-pre-reloc;
		compatible = "snps,hsdk-creg-gpio";
		reg = <0xf00014B0 0x4>;
		gpio-controller;
		#gpio-cells = <1>;
		gpio-bank-name = "hsdk-spi-cs";
		gpio-count = <1>;
	};
};
