library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity sim_avr_109 is

				generic
						(
							DATA_WIDTH: natural:=8
						);
				port 
						(
							data_in	:	in std_logic_vector(7 downto 0);
							ena_in	:	in std_logic;
							clk		:	in std_logic;
							reset_n	:	in std_logic;
							data_out	:	out std_logic
						);
end entity;

architecture rtl of USART_transm is

component USART_transm is

				generic
						(
							DATA_WIDTH: natural:=8
						);
				port 
						(
							data_in	:	in std_logic_vector(7 downto 0);
							ena_in	:	in std_logic;
							clk		:	in std_logic;
							reset_n	:	in std_logic;
							data_out	:	out std_logic
						);
end component;

begin 