#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.184     2.461
data arrival time                                                                                                                                                                              2.461

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.461
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.478


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       1.183     2.460
data arrival time                                                                                                                                                                               2.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.460
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.477


#Path 3
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[41] (matmul_4x4_systolic)                       1.183     2.460
data arrival time                                                                                                                                                                               2.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.460
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.477


#Path 4
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[53] (matmul_4x4_systolic)                       1.183     2.460
data arrival time                                                                                                                                                                               2.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.460
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.477


#Path 5
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[53] (matmul_4x4_systolic)                       1.182     2.459
data arrival time                                                                                                                                                                               2.459

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.459
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.476


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[53] (matmul_4x4_systolic)                       1.181     2.458
data arrival time                                                                                                                                                                               2.458

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.458
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.475


#Path 7
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[27] (matmul_4x4_systolic)                       1.181     2.458
data arrival time                                                                                                                                                                               2.458

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.458
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.475


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[51] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[55] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 11
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[29] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 13
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[51] (matmul_4x4_systolic)                       1.180     2.456
data arrival time                                                                                                                                                                               2.456

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.456
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.474


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[55] (matmul_4x4_systolic)                       1.179     2.455
data arrival time                                                                                                                                                                               2.455

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.455
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.473


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[57] (matmul_4x4_systolic)                       1.178     2.454
data arrival time                                                                                                                                                                               2.454

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.454
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.472


#Path 16
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.177     2.453
data arrival time                                                                                                                                                                               2.453

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.453
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.471


#Path 17
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       1.177     2.453
data arrival time                                                                                                                                                                               2.453

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.453
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.471


#Path 18
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[17] (matmul_4x4_systolic)                       1.177     2.453
data arrival time                                                                                                                                                                               2.453

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.453
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.471


#Path 19
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[29] (matmul_4x4_systolic)                       1.174     2.451
data arrival time                                                                                                                                                                               2.451

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.451
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.468


#Path 20
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       1.174     2.451
data arrival time                                                                                                                                                                               2.451

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.451
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.468


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[27] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[27] (matmul_4x4_systolic)                       1.170     2.446
data arrival time                                                                                                                                                                               2.446

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.446
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.464


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.169     2.445
data arrival time                                                                                                                                                                              2.445

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.445
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.463


#Path 23
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       1.163     2.440
data arrival time                                                                                                                                                                               2.440

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.440
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.457


#Path 24
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[29] (matmul_4x4_systolic)                       1.161     2.438
data arrival time                                                                                                                                                                               2.438

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.438
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.455


#Path 25
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[25] (matmul_4x4_systolic)                       1.158     2.435
data arrival time                                                                                                                                                                               2.435

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.435
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.452


#Path 26
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[17] (matmul_4x4_systolic)                       1.156     2.433
data arrival time                                                                                                                                                                               2.433

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.433
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.450


#Path 27
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[41] (matmul_4x4_systolic)                       1.154     2.430
data arrival time                                                                                                                                                                               2.430

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.430
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.448


#Path 28
Startpoint: matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n33022.in[1] (.names)                                                                                                          0.896     2.173
n33022.out[0] (.names)                                                                                                         0.235     2.408
matrix_multiplication^c_reg_10~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.408
data arrival time                                                                                                                        2.408

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_10~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.408
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.431


#Path 29
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[52] (matmul_4x4_systolic)                       1.135     2.412
data arrival time                                                                                                                                                                               2.412

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.412
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.429


#Path 30
Startpoint: matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n33017.in[1] (.names)                                                                                                         0.891     2.167
n33017.out[0] (.names)                                                                                                        0.235     2.402
matrix_multiplication^c_reg_9~7_FF_NODE.D[0] (.latch)                                                                         0.000     2.402
data arrival time                                                                                                                       2.402

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_9~7_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.402
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.426


#Path 31
Startpoint: matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n36937.in[1] (.names)                                                                                                          0.891     2.167
n36937.out[0] (.names)                                                                                                         0.235     2.402
matrix_multiplication^c_reg_9~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.402
data arrival time                                                                                                                        2.402

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_9~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.402
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.426


#Path 32
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[28] (matmul_4x4_systolic)                       1.131     2.408
data arrival time                                                                                                                                                                               2.408

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.408
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.425


#Path 33
Startpoint: matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n34617.in[1] (.names)                                                                                                          0.888     2.165
n34617.out[0] (.names)                                                                                                         0.235     2.400
matrix_multiplication^c_reg_7~30_FF_NODE.D[0] (.latch)                                                                         0.000     2.400
data arrival time                                                                                                                        2.400

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~30_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.400
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.423


#Path 34
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[18] (matmul_4x4_systolic)                       1.125     2.401
data arrival time                                                                                                                                                                               2.401

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.401
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.419


#Path 35
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[18] (matmul_4x4_systolic)                       1.124     2.400
data arrival time                                                                                                                                                                               2.400

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.400
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.418


#Path 36
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[40] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[40] (matmul_4x4_systolic)                       1.118     2.394
data arrival time                                                                                                                                                                               2.394

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.394
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.412


#Path 37
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[28] (matmul_4x4_systolic)                       1.116     2.393
data arrival time                                                                                                                                                                               2.393

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.393
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.410


#Path 38
Startpoint: matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.a_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.a_data[37] (matmul_4x4_systolic)                       1.101     2.377
data arrival time                                                                                                                                                                               2.377

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.377
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.395


#Path 39
Startpoint: matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.094     2.370
data arrival time                                                                                                                                                                               2.370

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.370
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.388


#Path 40
Startpoint: matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[55] (matmul_4x4_systolic)                       1.093     2.369
data arrival time                                                                                                                                                                               2.369

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.369
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.387


#Path 41
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       1.093     2.369
data arrival time                                                                                                                                                                               2.369

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.369
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.387


#Path 42
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.060     2.336
data arrival time                                                                                                                                                                              2.336

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.336
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.354


#Path 43
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[41] (matmul_4x4_systolic)                       1.057     2.334
data arrival time                                                                                                                                                                               2.334

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.334
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.351


#Path 44
Startpoint: matrix_multiplication^data_from_out_mat~52_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~52_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication^data_from_out_mat~52_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                       2.183     2.350
data arrival time                                                                                  2.350

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                 -2.350
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.350


#Path 45
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[43] (matmul_4x4_systolic)                       1.053     2.329
data arrival time                                                                                                                                                                               2.329

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.329
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.347


#Path 46
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[41] (matmul_4x4_systolic)                       1.052     2.328
data arrival time                                                                                                                                                                               2.328

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.328
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.346


#Path 47
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[41] (matmul_4x4_systolic)                       1.051     2.327
data arrival time                                                                                                                                                                               2.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.327
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.345


#Path 48
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[39] (matmul_4x4_systolic)                       1.050     2.327
data arrival time                                                                                                                                                                               2.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.327
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.344


#Path 49
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       1.050     2.327
data arrival time                                                                                                                                                                              2.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.327
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.344


#Path 50
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[49] (matmul_4x4_systolic)                       1.050     2.327
data arrival time                                                                                                                                                                               2.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.327
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.344


#Path 51
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[55] (matmul_4x4_systolic)                       1.049     2.325
data arrival time                                                                                                                                                                               2.325

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.325
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.343


#Path 52
Startpoint: matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.048     2.325
data arrival time                                                                                                                                                                              2.325

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.325
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.342


#Path 53
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[39] (matmul_4x4_systolic)                       1.048     2.325
data arrival time                                                                                                                                                                               2.325

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.325
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.342


#Path 54
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       1.048     2.324
data arrival time                                                                                                                                                                              2.324

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.324
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.342


#Path 55
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       1.047     2.323
data arrival time                                                                                                                                                                               2.323

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.323
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.341


#Path 56
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[41] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[41] (matmul_4x4_systolic)                       1.047     2.323
data arrival time                                                                                                                                                                               2.323

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.323
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.341


#Path 57
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       1.047     2.323
data arrival time                                                                                                                                                                               2.323

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.323
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.341


#Path 58
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[5] (matmul_4x4_systolic)                       1.046     2.322
data arrival time                                                                                                                                                                              2.322

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.322
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.340


#Path 59
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       1.046     2.322
data arrival time                                                                                                                                                                               2.322

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.322
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.340


#Path 60
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       1.045     2.321
data arrival time                                                                                                                                                                               2.321

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.321
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.339


#Path 61
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       1.043     2.319
data arrival time                                                                                                                                                                               2.319

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.319
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.337


#Path 62
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[49] (matmul_4x4_systolic)                       1.042     2.318
data arrival time                                                                                                                                                                               2.318

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.318
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.336


#Path 63
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.041     2.317
data arrival time                                                                                                                                                                              2.317

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.317
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.335


#Path 64
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[53] (matmul_4x4_systolic)                       1.041     2.317
data arrival time                                                                                                                                                                               2.317

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.317
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.335


#Path 65
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[33] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[33] (matmul_4x4_systolic)                       1.038     2.315
data arrival time                                                                                                                                                                               2.315

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.315
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.332


#Path 66
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[17] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[17] (matmul_4x4_systolic)                       1.037     2.314
data arrival time                                                                                                                                                                               2.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.331


#Path 67
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.037     2.314
data arrival time                                                                                                                                                                              2.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.314
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.331


#Path 68
Startpoint: matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.037     2.314
data arrival time                                                                                                                                                                               2.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.314
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.331


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[25] (matmul_4x4_systolic)                       1.036     2.313
data arrival time                                                                                                                                                                               2.313

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.313
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.330


#Path 70
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[29] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.b_data[29] (matmul_4x4_systolic)                       1.036     2.313
data arrival time                                                                                                                                                                               2.313

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.313
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.330


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_7.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.b_data[15] (matmul_4x4_systolic)                       1.036     2.312
data arrival time                                                                                                                                                                               2.312

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.312
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.330


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.a_data[21] (matmul_4x4_systolic)                       1.034     2.310
data arrival time                                                                                                                                                                               2.310

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.310
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.328


#Path 73
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[12] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[12] (matmul_4x4_systolic)                       1.029     2.306
data arrival time                                                                                                                                                                               2.306

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.306
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.323


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[15] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[15] (matmul_4x4_systolic)                       1.027     2.303
data arrival time                                                                                                                                                                               2.303

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.303
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.321


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.a_data[7] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_7_0.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.a_data[7] (matmul_4x4_systolic)                       1.027     2.303
data arrival time                                                                                                                                                                              2.303

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.303
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.321


#Path 76
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[63] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[63] (matmul_4x4_systolic)                       1.024     2.300
data arrival time                                                                                                                                                                               2.300

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.300
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.318


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[13] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[13] (matmul_4x4_systolic)                       1.023     2.299
data arrival time                                                                                                                                                                                2.299

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.060    -0.018
data required time                                                                                                                                                                              -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.018
data arrival time                                                                                                                                                                               -2.299
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -2.317


#Path 78
Startpoint: matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[5] (matmul_4x4_systolic)                       1.022     2.299
data arrival time                                                                                                                                                                              2.299

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.299
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.316


#Path 79
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[52] (matmul_4x4_systolic)                       1.022     2.298
data arrival time                                                                                                                                                                               2.298

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.298
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.316


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[56] (matmul_4x4_systolic)                       1.020     2.296
data arrival time                                                                                                                                                                               2.296

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.296
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.314


#Path 81
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[52] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[52] (matmul_4x4_systolic)                       1.019     2.296
data arrival time                                                                                                                                                                               2.296

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.296
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.313


#Path 82
Startpoint: matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[61] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[61] (matmul_4x4_systolic)                       1.017     2.294
data arrival time                                                                                                                                                                                2.294

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.060    -0.018
data required time                                                                                                                                                                              -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.018
data arrival time                                                                                                                                                                               -2.294
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -2.311


#Path 83
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[16] (matmul_4x4_systolic)                       1.015     2.292
data arrival time                                                                                                                                                                               2.292

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.292
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.309


#Path 84
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[6] (matmul_4x4_systolic)                       1.015     2.292
data arrival time                                                                                                                                                                              2.292

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.292
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.309


#Path 85
Startpoint: matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[31] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_8_0.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.a_data[31] (matmul_4x4_systolic)                       1.015     2.291
data arrival time                                                                                                                                                                               2.291

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.291
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.309


#Path 86
Startpoint: matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[62] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.a_data[62] (matmul_4x4_systolic)                       1.014     2.291
data arrival time                                                                                                                                                                               2.291

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.291
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.308


#Path 87
Startpoint: matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[37] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_10.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.b_data[37] (matmul_4x4_systolic)                       1.014     2.291
data arrival time                                                                                                                                                                                2.291

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.060    -0.018
data required time                                                                                                                                                                              -0.018
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.018
data arrival time                                                                                                                                                                               -2.291
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -2.308


#Path 88
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[6] (matmul_4x4_systolic)                       1.014     2.291
data arrival time                                                                                                                                                                              2.291

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.291
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.308


#Path 89
Startpoint: matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[50] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_6.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.b_data[50] (matmul_4x4_systolic)                       1.013     2.289
data arrival time                                                                                                                                                                               2.289

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.289
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.307


#Path 90
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[44] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.a_data[44] (matmul_4x4_systolic)                       1.013     2.289
data arrival time                                                                                                                                                                               2.289

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.289
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.307


#Path 91
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[48] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[48] (matmul_4x4_systolic)                       1.012     2.289
data arrival time                                                                                                                                                                               2.289

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.289
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.306


#Path 92
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.b_data[28] (matmul_4x4_systolic)                       1.012     2.288
data arrival time                                                                                                                                                                               2.288

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.288
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.306


#Path 93
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[49] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[49] (matmul_4x4_systolic)                       1.011     2.287
data arrival time                                                                                                                                                                               2.287

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.287
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.305


#Path 94
Startpoint: matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n34492.in[1] (.names)                                                                                                           0.770     2.046
n34492.out[0] (.names)                                                                                                          0.235     2.281
matrix_multiplication^c_reg_10~28_FF_NODE.D[0] (.latch)                                                                         0.000     2.281
data arrival time                                                                                                                         2.281

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_10~28_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -2.281
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.305


#Path 95
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[35] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[35] (matmul_4x4_systolic)                       1.010     2.286
data arrival time                                                                                                                                                                               2.286

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.286
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.304


#Path 96
Startpoint: matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[28] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.b_data[28] (matmul_4x4_systolic)                       1.010     2.286
data arrival time                                                                                                                                                                               2.286

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.286
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.304


#Path 97
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[4] (matmul_4x4_systolic)                       1.009     2.286
data arrival time                                                                                                                                                                              2.286

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.286
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.303


#Path 98
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[24] (matmul_4x4_systolic)                       1.009     2.285
data arrival time                                                                                                                                                                               2.285

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.285
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.303


#Path 99
Startpoint: matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[43] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.b_data[43] (matmul_4x4_systolic)                       1.009     2.285
data arrival time                                                                                                                                                                               2.285

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data_out~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.060    -0.018
data required time                                                                                                                                                                             -0.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.018
data arrival time                                                                                                                                                                              -2.285
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.303


#Path 100
Startpoint: matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[8] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                                                                              0.042     0.042
matrix_multiplication.ram+matrix_A_9_0.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]                                                            1.234     1.276
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.a_data[8] (matmul_4x4_systolic)                       1.009     2.285
data arrival time                                                                                                                                                                              2.285

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^c_data_out~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.060    -0.018
data required time                                                                                                                                                                            -0.018
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.018
data arrival time                                                                                                                                                                             -2.285
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -2.303


#End of timing report
