// Seed: 1547397920
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1;
  assign id_1 = id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor   id_3
    , id_5
);
  wire id_6, id_7;
  module_0 modCall_1 (id_7);
  assign id_5[-1] = -id_2;
endmodule
module module_0 #(
    parameter id_2 = 32'd15,
    parameter id_3 = 32'd70,
    parameter id_5 = 32'd13
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5[id_2 : 1'b0],
    id_6
);
  output wire id_6;
  output logic [7:0] _id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_3  |  id_2 : {  id_2  .  id_2  }] module_2 = id_4;
  module_0 modCall_1 (id_1);
  logic id_7;
  ;
  wire id_8[{  id_5  } : id_3];
  ;
  parameter id_9 = -1;
endmodule
