{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710601449110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710601449110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:04:09 2024 " "Processing started: Sat Mar 16 15:04:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710601449110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710601449110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unfolded -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off unfolded -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710601449110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710601449453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710601449453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_reg " "Found entity 1: cordic_reg" {  } { { "cordic_reg.v" "" { Text "/home/nik/eie/dsd/unfolded/cordic_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "/home/nik/eie/dsd/unfolded/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_to_fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_to_fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_to_fixed " "Found entity 1: fp_to_fixed" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/unfolded/fp_to_fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/unfolded/cordic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/nik/eie/dsd/unfolded/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_to_fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fixed_to_fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_to_fp " "Found entity 1: fixed_to_fp" {  } { { "fixed_to_fp.v" "" { Text "/home/nik/eie/dsd/unfolded/fixed_to_fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710601458740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710601458740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710601458796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_to_fixed fp_to_fixed:floating_to_fixed " "Elaborating entity \"fp_to_fixed\" for hierarchy \"fp_to_fixed:floating_to_fixed\"" {  } { { "top.v" "floating_to_fixed" { Text "/home/nik/eie/dsd/unfolded/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710601458861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_to_fixed.v(16) " "Verilog HDL assignment warning at fp_to_fixed.v(16): truncated value with size 32 to match size of target (8)" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/unfolded/fp_to_fixed.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710601458862 "|top|fp_to_fixed:floating_to_fixed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "integer_part fp_to_fixed.v(22) " "Verilog HDL Always Construct warning at fp_to_fixed.v(22): inferring latch(es) for variable \"integer_part\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/unfolded/fp_to_fixed.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710601458864 "|top|fp_to_fixed:floating_to_fixed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integer_part fp_to_fixed.v(45) " "Inferred latch for \"integer_part\" at fp_to_fixed.v(45)" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/unfolded/fp_to_fixed.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710601458865 "|top|fp_to_fixed:floating_to_fixed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:iteration_0 " "Elaborating entity \"cordic\" for hierarchy \"cordic:iteration_0\"" {  } { { "top.v" "iteration_0" { Text "/home/nik/eie/dsd/unfolded/top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710601458870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cordic.v(61) " "Verilog HDL assignment warning at cordic.v(61): truncated value with size 32 to match size of target (21)" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/unfolded/cordic.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710601458872 "|top|cordic:iteration_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cordic.v(62) " "Verilog HDL assignment warning at cordic.v(62): truncated value with size 32 to match size of target (21)" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/unfolded/cordic.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710601458872 "|top|cordic:iteration_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cordic.v(63) " "Verilog HDL assignment warning at cordic.v(63): truncated value with size 32 to match size of target (21)" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/unfolded/cordic.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710601458872 "|top|cordic:iteration_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub cordic:iteration_0\|add_sub:x_arithmetic " "Elaborating entity \"add_sub\" for hierarchy \"cordic:iteration_0\|add_sub:x_arithmetic\"" {  } { { "cordic.v" "x_arithmetic" { Text "/home/nik/eie/dsd/unfolded/cordic.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710601458878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_reg cordic_reg:reg_1 " "Elaborating entity \"cordic_reg\" for hierarchy \"cordic_reg:reg_1\"" {  } { { "top.v" "reg_1" { Text "/home/nik/eie/dsd/unfolded/top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710601458885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_to_fp fixed_to_fp:fixed_to_floating " "Elaborating entity \"fixed_to_fp\" for hierarchy \"fixed_to_fp:fixed_to_floating\"" {  } { { "top.v" "fixed_to_floating" { Text "/home/nik/eie/dsd/unfolded/top.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710601458906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710601459206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710601459231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:04:19 2024 " "Processing ended: Sat Mar 16 15:04:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710601459231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710601459231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710601459231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710601459231 ""}
