# FPGA-Stopwatch-DE0
Digital stopwatch system implemented in VHDL and schematic on Quartus II for DE0 board
