Revisiting the Complexity of Hardware Cache Coherence and Some Implications