Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  9 20:59:35 2018
| Host         : DESKTOP-I4SQ2PF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            2 |
|      8 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           17 |
| No           | No                    | Yes                    |              72 |           12 |
| No           | Yes                   | No                     |             166 |           32 |
| Yes          | No                    | No                     |              96 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal  |                 Enable Signal                 |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG  |                                               |                                   |                1 |              2 |
|  tmp_clkf_BUFG  |                                               | VGA/vga_out/H0                    |                1 |              2 |
|  tmp_clkf_BUFG  |                                               | VGA/vga_out/V0                    |                1 |              2 |
|  s_clk_sig_BUFG | CPU/cu/out[2]                                 |                                   |                1 |              4 |
|  SG/my_clk/CLK  |                                               |                                   |                1 |              4 |
|  s_clk_sig_BUFG |                                               | RST_IBUF                          |                2 |              8 |
|  s_clk_sig_BUFG | CPU/p_r/E[0]                                  | RST_IBUF                          |                4 |             16 |
|  s_clk_sig_BUFG | CPU/p_r/r_SSEG_reg[0][0]                      |                                   |                1 |             16 |
|  s_clk_sig_BUFG | CPU/p_r/r_vga_wd_reg[0][0]                    |                                   |                8 |             16 |
|  s_clk_sig_BUFG | CPU/p_r/r_LEDS_reg[0][0]                      |                                   |                5 |             16 |
|  tmp_clkf_BUFG  |                                               | VGA/vga_out/Bout[1]_i_1_n_0       |                8 |             16 |
|  s_clk_sig_BUFG | CPU/cu/E[0]                                   | CPU/cu/out[0]                     |                6 |             20 |
|  tmp_clkf_BUFG  |                                               | VGA/vga_out/horizontal[3]_i_1_n_0 |                5 |             20 |
|  s_clk_sig_BUFG |                                               |                                   |               10 |             24 |
|  tmp_clkf_BUFG  |                                               |                                   |                5 |             24 |
|  s_clk_sig_BUFG | CPU/p_r/s_RF_WR                               |                                   |                2 |             32 |
|  s_clk_sig_BUFG | CPU/p_r/r_vga_wa_reg[0]_rep__0_0              |                                   |                8 |             44 |
|  s_clk_sig_BUFG |                                               | SG/my_clk/tmp_clk                 |                8 |             62 |
|  CLK_IBUF_BUFG  |                                               | RST_IBUF                          |               10 |             64 |
|  s_clk_sig_BUFG |                                               | VGA/vga_clk/tmp_clkf_0            |                9 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1280_1407_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1024_1151_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1152_1279_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_128_255_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1536_1663_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1408_1535_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1664_1791_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_384_511_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_256_383_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1792_1919_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_896_1023_0_0_i_1_n_0  |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_0_127_0_0_i_1_n_0     |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_768_895_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_640_767_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_1920_2047_0_0_i_1_n_0 |                                   |                8 |             64 |
|  s_clk_sig_BUFG | VGA/frameBuffer/mem_reg_512_639_0_0_i_1_n_0   |                                   |                8 |             64 |
|  s_clk_sig_BUFG | CPU/p_r/s_SCR_WE                              |                                   |               10 |             80 |
+-----------------+-----------------------------------------------+-----------------------------------+------------------+----------------+


