<profile>

<section name = "Vivado HLS Report for 'mem_write'" level="0">
<item name = "Date">Mon May 21 14:47:57 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">mem_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">800.00, 8.14, 100.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8388099, 8388099, 8388099, 8388099, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- main_loop_data_loop">8388097, 8388097, 3, 1, 1, 8388096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 299</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 234</column>
<column name="Register">-, -, 164, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_s_fu_204_p2">+, 0, 0, 21, 14, 1</column>
<column name="indvar_flatten_next_fu_184_p2">+, 0, 0, 30, 23, 1</column>
<column name="j_1_fu_247_p2">+, 0, 0, 17, 10, 1</column>
<column name="tmp_2_fu_230_p2">+, 0, 0, 30, 23, 23</column>
<column name="ap_block_state3_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_data_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_data_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_last_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_last_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_user_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="out_stream_V_user_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="exitcond6_fu_190_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="exitcond_flatten_fu_178_p2">icmp, 0, 0, 18, 23, 11</column>
<column name="out_stream_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_V_fu_236_p2">icmp, 0, 0, 18, 23, 11</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 8, 1, 1</column>
<column name="j_mid2_fu_196_p3">select, 0, 0, 10, 1, 1</column>
<column name="tmp_mid2_v_v_fu_210_p3">select, 0, 0, 14, 1, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_145_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_tmp_user_V_phi_fu_158_p4">9, 2, 1, 2</column>
<column name="i_reg_141">9, 2, 14, 28</column>
<column name="indvar_flatten_reg_130">9, 2, 23, 46</column>
<column name="j_reg_167">9, 2, 10, 20</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="out_stream_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_id_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_last_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_flatten_reg_253">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_253">1, 0, 1, 0</column>
<column name="i_reg_141">14, 0, 14, 0</column>
<column name="indvar_flatten_reg_130">23, 0, 23, 0</column>
<column name="j_reg_167">10, 0, 10, 0</column>
<column name="out_stream_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="out_stream_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="out_stream_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_id_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_state">2, 0, 2, 0</column>
<column name="tmp_last_V_reg_267">1, 0, 1, 0</column>
<column name="tmp_mid2_v_v_reg_262">14, 0, 14, 0</column>
<column name="tmp_user_V_reg_152">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem_write, return value</column>
<column name="out_r_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_r_TDEST">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_r_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_r_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
<column name="out_r_TUSER">out, 1, axis, out_stream_V_user_V, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_r_TID">out, 1, axis, out_stream_V_id_V, pointer</column>
<column name="test_init_arr_V_address0">out, 9, ap_memory, test_init_arr_V, array</column>
<column name="test_init_arr_V_ce0">out, 1, ap_memory, test_init_arr_V, array</column>
<column name="test_init_arr_V_q0">in, 32, ap_memory, test_init_arr_V, array</column>
</table>
</item>
</section>
</profile>
