Analysis & Synthesis report for TopLevel
Thu Apr 25 16:51:18 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next
 11. State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_state
 12. State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_next
 13. State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_state
 14. State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for CRCSDSoC:inst1|CRCSDSoC_pll:pll
 22. Source assignments for CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2|CRCSDSoC_pll_dffpipe_l2c:dffpipe3
 23. Source assignments for CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 25. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l8g1:auto_generated
 26. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m8g1:auto_generated
 27. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8f81:auto_generated
 29. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller
 34. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 35. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 36. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 37. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 38. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 39. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 40. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 41. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005
 42. Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006
 43. Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller
 44. Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo
 47. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo
 48. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a
 49. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b
 51. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 53. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram
 54. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 59. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy
 60. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0
 61. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring
 62. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0
 63. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0
 64. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1
 65. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2
 66. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3
 67. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4
 68. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5
 69. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6
 70. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7
 71. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1
 72. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0
 73. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1
 74. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2
 75. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3
 76. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4
 77. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5
 78. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6
 79. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7
 80. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2
 81. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0
 82. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1
 83. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2
 84. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3
 85. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4
 86. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5
 87. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6
 88. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7
 89. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3
 90. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0
 91. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1
 92. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2
 93. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3
 94. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4
 95. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5
 96. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6
 97. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7
 98. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator
 99. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
100. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
101. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
102. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
103. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
104. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator
106. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator
107. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
108. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator
109. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
110. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
111. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
112. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent
115. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
118. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent
124. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router_001|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_003|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_004|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_005|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_006|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
144. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
145. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
146. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
147. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. scfifo Parameter Settings by Entity Instance
153. altsyncram Parameter Settings by Entity Instance
154. Port Connectivity Checks: "CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
155. Port Connectivity Checks: "CRCSDSoC:inst1|altera_reset_controller:rst_controller"
156. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
157. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
158. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
160. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
161. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
162. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
163. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
164. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent"
165. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
166. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
167. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
168. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent"
169. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
170. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent"
171. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
172. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
173. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
174. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"
175. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
176. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
177. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
178. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
179. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator"
180. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
181. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator"
182. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
183. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
184. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
185. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
186. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
187. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
188. Port Connectivity Checks: "CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
189. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
190. Port Connectivity Checks: "CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
191. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module"
192. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy"
193. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
194. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
195. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_pib:the_CRCSDSoC_cpu_nios2_oci_pib"
196. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc"
197. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace|CRCSDSoC_cpu_nios2_oci_td_mode:CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode"
198. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_itrace:the_CRCSDSoC_cpu_nios2_oci_itrace"
199. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk"
200. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk"
201. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug"
202. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci"
203. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_test_bench:the_CRCSDSoC_cpu_test_bench"
204. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu"
205. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic"
206. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart"
207. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1"
208. Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_pll:pll"
209. Elapsed Time Per Partition
210. Analysis & Synthesis Messages
211. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 25 16:51:18 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,028                                      ;
;     Total combinational functions  ; 2,604                                      ;
;     Dedicated logic registers      ; 1,634                                      ;
; Total registers                    ; 1634                                       ;
; Total pins                         ; 58                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 11,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                         ; Library  ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+
; CRCSDSoC/synthesis/CRCSDSoC.v                                                          ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v                                                          ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_reset_controller.v                                ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_controller.v                                ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v                              ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v                              ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_irq_mapper.sv                                   ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_irq_mapper.sv                                   ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v                             ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v                             ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv                              ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv                              ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv           ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv           ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv               ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002.sv         ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002.sv         ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002.sv           ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002.sv           ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv               ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001.sv         ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001.sv         ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux.sv             ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux.sv             ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv              ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv              ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv                  ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv                  ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv            ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv            ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv                ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv                ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv                             ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv                             ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_master_agent.sv                            ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_master_agent.sv                            ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_slave_translator.sv                        ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_slave_translator.sv                        ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_merlin_master_translator.sv                       ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_master_translator.sv                       ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv                     ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv                     ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File        ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_custom_instruction_master_multi_xconnect.sv ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v                     ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v                     ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v                                     ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v                                     ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRC_Component.v                                          ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v                                          ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v                                 ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v                                 ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v                              ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v                              ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v                                           ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v                                           ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_sysclk.v                  ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_tck.v                     ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v                 ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_oci_test_bench.v                            ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_oci_test_bench.v                            ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_test_bench.v                                ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_test_bench.v                                ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v                                     ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v                                     ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_sys_id.v                                        ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sys_id.v                                        ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v                                         ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v                                         ; CRCSDSoC ;
; CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v                                           ; yes             ; User Verilog HDL File              ; D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v                                           ; CRCSDSoC ;
; TopLevel.bdf                                                                           ; yes             ; User Block Diagram/Schematic File  ; D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf                                                                           ;          ;
; scfifo.tdf                                                                             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                            ;          ;
; a_regfifo.inc                                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;          ;
; a_dpfifo.inc                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;          ;
; a_i2fifo.inc                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;          ;
; a_fffifo.inc                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;          ;
; a_f2fifo.inc                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;          ;
; aglobal131.inc                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                        ;          ;
; db/scfifo_jr21.tdf                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/scfifo_jr21.tdf                                                                     ;          ;
; db/a_dpfifo_q131.tdf                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/a_dpfifo_q131.tdf                                                                   ;          ;
; db/a_fefifo_7cf.tdf                                                                    ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/a_fefifo_7cf.tdf                                                                    ;          ;
; db/cntr_do7.tdf                                                                        ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/cntr_do7.tdf                                                                        ;          ;
; db/dpram_nl21.tdf                                                                      ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/dpram_nl21.tdf                                                                      ;          ;
; db/altsyncram_r1m1.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_r1m1.tdf                                                                 ;          ;
; db/cntr_1ob.tdf                                                                        ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/cntr_1ob.tdf                                                                        ;          ;
; alt_jtag_atlantic.v                                                                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                   ;          ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;          ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;          ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;          ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;          ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;          ;
; altrom.inc                                                                             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                            ;          ;
; altram.inc                                                                             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                            ;          ;
; altdpram.inc                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;          ;
; db/altsyncram_l8g1.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_l8g1.tdf                                                                 ;          ;
; db/altsyncram_m8g1.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_m8g1.tdf                                                                 ;          ;
; altera_std_synchronizer.v                                                              ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;          ;
; db/altsyncram_8f81.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_8f81.tdf                                                                 ;          ;
; sld_virtual_jtag_basic.v                                                               ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;          ;
; sld_hub.vhd                                                                            ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ;          ;
; sld_jtag_hub.vhd                                                                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;          ;
; sld_rom_sr.vhd                                                                         ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;          ;
+----------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 3,028             ;
;                                             ;                   ;
; Total combinational functions               ; 2604              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1377              ;
;     -- 3 input functions                    ; 735               ;
;     -- <=2 input functions                  ; 492               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 2379              ;
;     -- arithmetic mode                      ; 225               ;
;                                             ;                   ;
; Total registers                             ; 1634              ;
;     -- Dedicated logic registers            ; 1634              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 58                ;
; Total memory bits                           ; 11264             ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; INPUT_CLOCK~input ;
; Maximum fan-out                             ; 1563              ;
; Total fan-out                               ; 16066             ;
; Average fan-out                             ; 3.56              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                       ; 2604 (1)          ; 1634 (0)     ; 11264       ; 0            ; 0       ; 0         ; 58   ; 0            ; |TopLevel                                                                                                                                                                                                                                                                                                          ; work         ;
;    |CRCSDSoC:inst1|                                                                                             ; 2446 (0)          ; 1537 (0)     ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1                                                                                                                                                                                                                                                                                           ; CRCSDSoC     ;
;       |CRCSDSoC_alt_timer:alt_timer|                                                                            ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer                                                                                                                                                                                                                                                              ; CRCSDSoC     ;
;       |CRCSDSoC_cpu:cpu|                                                                                        ; 1051 (764)        ; 596 (325)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu                                                                                                                                                                                                                                                                          ; CRCSDSoC     ;
;          |CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|                                                    ; 287 (33)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci                                                                                                                                                                                                                        ; CRCSDSoC     ;
;             |CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|                 ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper                                                                                                                                      ; CRCSDSoC     ;
;                |CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|                ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk                                                      ; CRCSDSoC     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|                      ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck                                                            ; CRCSDSoC     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy                                                                            ; work         ;
;             |CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|                                   ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg                                                                                                                                                        ; CRCSDSoC     ;
;             |CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break                                                                                                                                                          ; CRCSDSoC     ;
;             |CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|                                     ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug                                                                                                                                                          ; CRCSDSoC     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;             |CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|                                           ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem                                                                                                                                                                ; CRCSDSoC     ;
;                |CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram                                                                                                   ; CRCSDSoC     ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_8f81:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8f81:auto_generated                                          ; work         ;
;          |CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a                                                                                                                                                                                                         ; CRCSDSoC     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_l8g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l8g1:auto_generated                                                                                                                                                ; work         ;
;          |CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b                                                                                                                                                                                                         ; CRCSDSoC     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_m8g1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m8g1:auto_generated                                                                                                                                                ; work         ;
;       |CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                                        ; CRCSDSoC     ;
;       |CRCSDSoC_jtag_uart:jtag_uart|                                                                            ; 142 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                              ; CRCSDSoC     ;
;          |CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r                                                                                                                                                                                                  ; CRCSDSoC     ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w                                                                                                                                                                                                  ; CRCSDSoC     ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|                                               ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                       ; work         ;
;       |CRCSDSoC_mm_interconnect_0:mm_interconnect_0|                                                            ; 338 (0)           ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                              ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_addr_router:addr_router|                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                           ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|                                           ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                   ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                     ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                 ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                     ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                             ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                             ; 67 (63)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                     ; CRCSDSoC     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                        ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                 ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                         ; CRCSDSoC     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                            ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                         ; CRCSDSoC     ;
;          |CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                         ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                 ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                        ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                       ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                 ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                ; CRCSDSoC     ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; CRCSDSoC     ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                 ; CRCSDSoC     ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 13 (13)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                   ; CRCSDSoC     ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                    ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                            ; CRCSDSoC     ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                    ; CRCSDSoC     ;
;          |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                      ; CRCSDSoC     ;
;          |altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                     ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:alt_timer_s1_translator|                                               ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator                                                                                                                                                                                       ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                              ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                        ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                      ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:sys_id_control_slave_translator|                                       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                               ; CRCSDSoC     ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                   ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                           ; CRCSDSoC     ;
;       |CRCSDSoC_pll:pll|                                                                                        ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_pll:pll                                                                                                                                                                                                                                                                          ; CRCSDSoC     ;
;          |CRCSDSoC_pll_altpll_bch2:sd1|                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1                                                                                                                                                                                                                                             ; CRCSDSoC     ;
;          |CRCSDSoC_pll_stdsync_sv6:stdsync2|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                        ; CRCSDSoC     ;
;             |CRCSDSoC_pll_dffpipe_l2c:dffpipe3|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2|CRCSDSoC_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                      ; CRCSDSoC     ;
;       |CRCSDSoC_sdram_controller:sdram_controller|                                                              ; 324 (252)         ; 336 (208)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller                                                                                                                                                                                                                                                ; CRCSDSoC     ;
;          |CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module|        ; 72 (72)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module                                                                                                                                                  ; CRCSDSoC     ;
;       |CRCSDSoC_timer:timer|                                                                                    ; 123 (123)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_timer:timer                                                                                                                                                                                                                                                                      ; CRCSDSoC     ;
;       |CRC_Custom_Instruction:crc_0|                                                                            ; 326 (1)           ; 65 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0                                                                                                                                                                                                                                                              ; CRCSDSoC     ;
;          |CRC_Component:wrapper_wiring|                                                                         ; 325 (129)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring                                                                                                                                                                                                                                 ; CRCSDSoC     ;
;             |XOR_Shift_Block:cascade_block0|                                                                    ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0                                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_2|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_3|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_4|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_5|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_6|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_7|                                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7                                                                                                                                                                                  ; CRCSDSoC     ;
;             |XOR_Shift_Block:cascade_block1|                                                                    ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1                                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_2|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_3|                                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_4|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_5|                                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_6|                                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_7|                                                                                ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7                                                                                                                                                                                  ; CRCSDSoC     ;
;             |XOR_Shift_Block:cascade_block2|                                                                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2                                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_2|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_3|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_4|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_5|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_6|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_7|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7                                                                                                                                                                                  ; CRCSDSoC     ;
;             |XOR_Shift_Block:cascade_block3|                                                                    ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3                                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_1|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_2|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_3|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_4|                                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_5|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_6|                                                                                ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6                                                                                                                                                                                  ; CRCSDSoC     ;
;                |XOR_Shift:bit_7|                                                                                ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7                                                                                                                                                                                  ; CRCSDSoC     ;
;       |altera_reset_controller:rst_controller|                                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; CRCSDSoC     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; CRCSDSoC     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; CRCSDSoC     ;
;    |sld_hub:auto_hub|                                                                                           ; 157 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 156 (115)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8f81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; CRCSDSoC_cpu_ociram_default_contents.mif ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l8g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; CRCSDSoC_cpu_rf_ram_a.mif                ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m8g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; CRCSDSoC_cpu_rf_ram_b.mif                ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                     ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                            ; IP Include File                        ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1                                                                                                                                                   ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer                                                                                                                      ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu                                                                                                                                  ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_customins_slave_translator  ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                           ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_customins_xconnect          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_customins_master_translator ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                       ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_irq_mapper:irq_mapper                                                                                                                    ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart                                                                                                                      ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0                                                                                                      ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router                                                   ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001                                           ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                             ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                 ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                             ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_005                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_006                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router                                                       ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router_001                                                   ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_003                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_004                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_005                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_006                                               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                              ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent                    ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo               ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                             ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006                                     ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                 ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                        ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent              ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                       ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent             ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo        ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                   ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                         ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altpll                             ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_pll:pll                                                                                                                                  ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|altera_reset_controller:rst_controller                                                                                                            ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller                                                                                                        ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sys_id:sys_id                                                                                                                            ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_timer:timer                                                                                                                              ; CRCSDSoC/synthesis/../../CRCSDSoC.qsys ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_state                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                             ;
+------------+------------+------------+------------+----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                      ;
+------------+------------+------------+------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_state     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator|av_chipselect_pre                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[1,2,5..8,10,14..16,18,20,22..24,27,28,31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[0,3..15,17..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ipending_reg[0,3..15,17..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_im:the_CRCSDSoC_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_im:the_CRCSDSoC_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[3..15,17..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                         ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                 ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                 ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                            ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[0,3,4,9,11..13,17,19,21,25,26,29]                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                                                           ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|R_ctrl_custom_multi                                                                                                                                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                       ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                       ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                       ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator|waitrequest_reset_override                                                                                                            ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                   ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                ; Merged with CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                    ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                            ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                            ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]               ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]               ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                     ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                 ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                 ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                  ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                             ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                              ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][87]                                                                                      ; Merged with CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                              ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize.001 ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_count[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 432                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                    ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                    ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][104]                                                                                   ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][104],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][104],                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][104],                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][104],                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][104],                                                                                    ;
;                                                                                                                                                                                                                                                        ;                           ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                           ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                               ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                   ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                          ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                            ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                  ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                       ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                           ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                           ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                             ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                               ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                               ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                               ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                 ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                   ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                   ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                   ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                     ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                          ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                          ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                            ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                            ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                            ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                            ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                              ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                  ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                    ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                 ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                           ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                  ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                              ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                          ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                      ; Stuck at GND              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                             ; Stuck at VCC              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                 ; Stuck at VCC              ; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                          ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1634  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 240   ;
; Number of registers using Asynchronous Clear ; 1113  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 899   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|internal_counter[0]                                                                                                       ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|internal_counter[4]                                                                                                       ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|internal_counter[5]                                                                                                       ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[0]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[1]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[2]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[3]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[6]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[8]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[9]                                                                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[14]                                                                                                              ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|internal_counter[15]                                                                                                              ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_cmd[1]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_cmd[3]                                                                                                    ; 1       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_cmd[2]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_cmd[0]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_cmd[1]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_cmd[3]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_cmd[2]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_cmd[0]                                                                                                    ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_addr[12]                                                                                                  ; 11      ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|i_read                                                                                                                                ; 7       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                             ; 1       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|refresh_counter[12]                                                                                         ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|refresh_counter[9]                                                                                          ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|refresh_counter[8]                                                                                          ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|refresh_counter[7]                                                                                          ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|refresh_counter[3]                                                                                          ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|count[9]                                                           ; 11      ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst1                                                               ; 16      ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|av_waitrequest                                                                                                            ; 3       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                          ; 1       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; 4       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                             ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|t_dav                                                                                                                     ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|hbreak_enabled                                                                                                                        ; 9       ;
; CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                             ; 1       ;
; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|rst2                                                               ; 3       ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[16]     ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[2]      ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg|oci_ienable[1]      ; 2       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                          ; 1       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 1       ;
; CRCSDSoC:inst1|CRCSDSoC_pll:pll|pfdena_reg                                                                                                                            ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|period_l_register[0]                                                                                                      ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|period_l_register[4]                                                                                                      ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer|period_l_register[5]                                                                                                      ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[0]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[1]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[2]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[3]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[6]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[8]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[9]                                                                                                              ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[14]                                                                                                             ; 2       ;
; CRCSDSoC:inst1|CRCSDSoC_timer:timer|period_l_register[15]                                                                                                             ; 2       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                          ; 3       ;
; Total number of inverted registers = 64                                                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_src2[3]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_src1[1]                                                                                                                                                                                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_src1[21]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator|wait_latency_counter[1]                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|D_iw[31]                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|readdata[3]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|MonDReg[30]                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|MonDReg[5]                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_src2[23]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|readdata[2]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|d_writedata[28]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|sr[20] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|F_pc[12]                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|MonAReg[3]                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_bank[1]                                                                                                                                                                                  ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|crc_value[5]                                                                                                                                                                ;
; 6:1                ; 28 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break|break_readreg[19]                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_addr[10]                                                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                       ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|active_data[7]                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|m_data[21]                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|E_logic_result[6]                                                                                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[0]                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|Selector34                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |TopLevel|CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|Selector28                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                     ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_pll:pll ;
+----------------+-------+------+------------------------+
; Assignment     ; Value ; From ; To                     ;
+----------------+-------+------+------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg             ;
+----------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2|CRCSDSoC_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l8g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m8g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8f81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+-------------------------------------+
; Assignment                  ; Value ; From ; To                                  ;
+-----------------------------+-------+------+-------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                     ;
+-----------------------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                             ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; CRCSDSoC_cpu_rf_ram_a.mif ; String                                                                                           ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                   ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; INIT_FILE                          ; CRCSDSoC_cpu_rf_ram_a.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_l8g1           ; Untyped                                                                                                ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                             ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; CRCSDSoC_cpu_rf_ram_b.mif ; String                                                                                           ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                   ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; INIT_FILE                          ; CRCSDSoC_cpu_rf_ram_b.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_m8g1           ; Untyped                                                                                                ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                                                                                    ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CRCSDSoC_cpu_ociram_default_contents.mif ; String                                                                                                                                                                                  ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                                                                                          ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                                                                                                                                                       ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                                                                                ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                                                                                                                                                ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                                       ;
; INIT_FILE                          ; CRCSDSoC_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_8f81                          ; Untyped                                                                                                                                                                                       ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                          ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                          ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                  ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0 ;
+-------------------+------------------------------------+---------------------------------+
; Parameter Name    ; Value                              ; Type                            ;
+-------------------+------------------------------------+---------------------------------+
; crc_width         ; 32                                 ; Signed Integer                  ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                 ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                 ;
; reflected_input   ; 1                                  ; Signed Integer                  ;
; reflected_output  ; 1                                  ; Signed Integer                  ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                 ;
+-------------------+------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring ;
+-------------------+------------------------------------+--------------------------------------------------------------+
; Parameter Name    ; Value                              ; Type                                                         ;
+-------------------+------------------------------------+--------------------------------------------------------------+
; crc_width         ; 32                                 ; Signed Integer                                               ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                                              ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                                              ;
; reflected_input   ; 1                                  ; Signed Integer                                               ;
; reflected_output  ; 1                                  ; Signed Integer                                               ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                                              ;
+-------------------+------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                           ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                           ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router_001|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_003|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_004|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_005|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_006|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                    ;
; Entity Instance            ; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                ;
; Entity Instance                           ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                        ;
; Entity Instance                           ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                        ;
; Entity Instance                           ; CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_timer_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                  ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                   ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                 ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; ci_slave_ipending       ; Input  ; Info     ; Explicitly unconnected                                                   ;
; ci_slave_estatus        ; Input  ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                   ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                   ;
; ci_slave_multi_dataa    ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_datab    ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_result   ; Output ; Info     ; Explicitly unconnected                                                   ;
; ci_slave_multi_n        ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_readra   ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_readrb   ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_writerc  ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_a        ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_b        ; Input  ; Info     ; Stuck at GND                                                             ;
; ci_slave_multi_c        ; Input  ; Info     ; Stuck at GND                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_pib:the_CRCSDSoC_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace|CRCSDSoC_cpu_nios2_oci_td_mode:CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_itrace:the_CRCSDSoC_cpu_nios2_oci_itrace"                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci"                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_test_bench:the_CRCSDSoC_cpu_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                    ;
+-----------------+-------+----------+----------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                               ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu"                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_ci_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_ci_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart"                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1"                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CRCSDSoC:inst1|CRCSDSoC_pll:pll" ;
+-----------+--------+----------+-----------------------------+
; Port      ; Type   ; Severity ; Details                     ;
+-----------+--------+----------+-----------------------------+
; c0        ; Output ; Info     ; Explicitly unconnected      ;
; c1        ; Output ; Info     ; Explicitly unconnected      ;
; areset    ; Input  ; Info     ; Explicitly unconnected      ;
; locked    ; Output ; Info     ; Explicitly unconnected      ;
; phasedone ; Output ; Info     ; Explicitly unconnected      ;
+-----------+--------+----------+-----------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Apr 25 16:50:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_SDRAM -c TopLevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/crcsdsoc.v
    Info (12023): Found entity 1: CRCSDSoC
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_irq_mapper.sv
    Info (12023): Found entity 1: CRCSDSoC_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0.v
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: CRCSDSoC_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: CRCSDSoC_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: CRCSDSoC_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: CRCSDSoC_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: CRCSDSoC_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: CRCSDSoC_cpu_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_alt_timer.v
    Info (12023): Found entity 1: CRCSDSoC_alt_timer
Info (12021): Found 3 design units, including 3 entities, in source file crcsdsoc/synthesis/submodules/crc_component.v
    Info (12023): Found entity 1: CRC_Component
    Info (12023): Found entity 2: XOR_Shift_Block
    Info (12023): Found entity 3: XOR_Shift
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crc_custom_instruction.v
    Info (12023): Found entity 1: CRC_Custom_Instruction
Info (12021): Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_sdram_controller.v
    Info (12023): Found entity 1: CRCSDSoC_sdram_controller_input_efifo_module
    Info (12023): Found entity 2: CRCSDSoC_sdram_controller
Info (12021): Found 21 design units, including 21 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_register_bank_a_module
    Info (12023): Found entity 2: CRCSDSoC_cpu_register_bank_b_module
    Info (12023): Found entity 3: CRCSDSoC_cpu_nios2_oci_debug
    Info (12023): Found entity 4: CRCSDSoC_cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: CRCSDSoC_cpu_nios2_ocimem
    Info (12023): Found entity 6: CRCSDSoC_cpu_nios2_avalon_reg
    Info (12023): Found entity 7: CRCSDSoC_cpu_nios2_oci_break
    Info (12023): Found entity 8: CRCSDSoC_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: CRCSDSoC_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: CRCSDSoC_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: CRCSDSoC_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: CRCSDSoC_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: CRCSDSoC_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: CRCSDSoC_cpu_nios2_oci_pib
    Info (12023): Found entity 18: CRCSDSoC_cpu_nios2_oci_im
    Info (12023): Found entity 19: CRCSDSoC_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: CRCSDSoC_cpu_nios2_oci
    Info (12023): Found entity 21: CRCSDSoC_cpu
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_test_bench.v
    Info (12023): Found entity 1: CRCSDSoC_cpu_test_bench
Info (12021): Found 5 design units, including 5 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_jtag_uart.v
    Info (12023): Found entity 1: CRCSDSoC_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: CRCSDSoC_jtag_uart_scfifo_w
    Info (12023): Found entity 3: CRCSDSoC_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: CRCSDSoC_jtag_uart_scfifo_r
    Info (12023): Found entity 5: CRCSDSoC_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_sys_id.v
    Info (12023): Found entity 1: CRCSDSoC_sys_id
Info (12021): Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_timer.v
    Info (12023): Found entity 1: CRCSDSoC_timer
Info (12021): Found 4 design units, including 4 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_pll.v
    Info (12023): Found entity 1: CRCSDSoC_pll_dffpipe_l2c
    Info (12023): Found entity 2: CRCSDSoC_pll_stdsync_sv6
    Info (12023): Found entity 3: CRCSDSoC_pll_altpll_bch2
    Info (12023): Found entity 4: CRCSDSoC_pll
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(2587): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "CRCSDSoC" for hierarchy "CRCSDSoC:inst1"
Info (12128): Elaborating entity "CRCSDSoC_pll" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_pll:pll"
Info (12128): Elaborating entity "CRCSDSoC_pll_stdsync_sv6" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "CRCSDSoC_pll_dffpipe_l2c" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_stdsync_sv6:stdsync2|CRCSDSoC_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "CRCSDSoC_pll_altpll_bch2" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1"
Info (12128): Elaborating entity "CRCSDSoC_timer" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_timer:timer"
Info (12128): Elaborating entity "CRCSDSoC_sys_id" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_sys_id:sys_id"
Info (12128): Elaborating entity "CRCSDSoC_jtag_uart" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "CRCSDSoC_jtag_uart_scfifo_w" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "CRCSDSoC_jtag_uart_scfifo_r" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_jtag_uart:jtag_uart|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "CRCSDSoC_cpu" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu"
Info (12128): Elaborating entity "CRCSDSoC_cpu_test_bench" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_test_bench:the_CRCSDSoC_cpu_test_bench"
Info (12128): Elaborating entity "CRCSDSoC_cpu_register_bank_a_module" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CRCSDSoC_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l8g1.tdf
    Info (12023): Found entity 1: altsyncram_l8g1
Info (12128): Elaborating entity "altsyncram_l8g1" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_l8g1:auto_generated"
Info (12128): Elaborating entity "CRCSDSoC_cpu_register_bank_b_module" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CRCSDSoC_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8g1.tdf
    Info (12023): Found entity 1: altsyncram_m8g1
Info (12128): Elaborating entity "altsyncram_m8g1" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_m8g1:auto_generated"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_debug" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_ocimem" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem"
Info (12128): Elaborating entity "CRCSDSoC_cpu_ociram_sp_ram_module" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "CRCSDSoC_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f81.tdf
    Info (12023): Found entity 1: altsyncram_8f81
Info (12128): Elaborating entity "altsyncram_8f81" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_8f81:auto_generated"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_avalon_reg" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_break" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_xbrk" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_dbrk" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_itrace" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_itrace:the_CRCSDSoC_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_dtrace" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_td_mode" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace|CRCSDSoC_cpu_nios2_oci_td_mode:CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_fifo" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt:the_CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "CRCSDSoC_cpu_oci_test_bench" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo|CRCSDSoC_cpu_oci_test_bench:the_CRCSDSoC_cpu_oci_test_bench"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_pib" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_pib:the_CRCSDSoC_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "CRCSDSoC_cpu_nios2_oci_im" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_nios2_oci_im:the_CRCSDSoC_cpu_nios2_oci_im"
Info (12128): Elaborating entity "CRCSDSoC_cpu_jtag_debug_module_wrapper" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "CRCSDSoC_cpu_jtag_debug_module_tck" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "CRCSDSoC_cpu_jtag_debug_module_sysclk" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CRCSDSoC:inst1|CRCSDSoC_cpu:cpu|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "CRCSDSoC_sdram_controller" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller"
Info (12128): Elaborating entity "CRCSDSoC_sdram_controller_input_efifo_module" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_sdram_controller:sdram_controller|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module"
Info (12128): Elaborating entity "CRC_Custom_Instruction" for hierarchy "CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0"
Info (12128): Elaborating entity "CRC_Component" for hierarchy "CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)
Info (12128): Elaborating entity "XOR_Shift_Block" for hierarchy "CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0"
Info (12128): Elaborating entity "XOR_Shift" for hierarchy "CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0"
Info (12128): Elaborating entity "CRCSDSoC_alt_timer" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_alt_timer:alt_timer"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver
Info (12128): Elaborating entity "CRCSDSoC_cpu_custom_instruction_master_multi_xconnect" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_addr_router" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_addr_router_default_decode" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router:addr_router|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_addr_router_001" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_id_router" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_id_router_default_decode" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router:id_router|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_id_router_002" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_id_router_002_default_decode" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_cmd_xbar_demux" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_cmd_xbar_mux" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_rsp_xbar_mux" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_mm_interconnect_0:mm_interconnect_0|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CRCSDSoC_irq_mapper" for hierarchy "CRCSDSoC:inst1|CRCSDSoC_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CRCSDSoC:inst1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CRCSDSoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/SEM6/CO503/Lab02/crc_sdram/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "CRCSDSoC:inst1|CRCSDSoC_pll:pll|CRCSDSoC_pll_altpll_bch2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 3392 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3216 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Thu Apr 25 16:51:18 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SEM6/CO503/Lab02/crc_sdram/output_files/TopLevel.map.smsg.


