module memory_RAM #(parameter NBits = 32, NAddr = 4)(
	input clk, rst,
	input wr_en,
	input [NBits - 1 : 0] Data_in,
	input [NAddr - 1 : 0] Data_address,
	output reg [NBits - 1 : 0] Data_out
);

reg [NBits - 1 : 0] RAM [0 : (2**NAddr) - 1];

always @(posedge clk or negedge rst)
begin
	if(!rst)
		Data_out <= 0;
	else
	begin
		if (wr_en)
		RAM[Data_address] <= Data_in;
	end
end 
endmodule