(function() {var type_impls = {
"esp32c2":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#120-165\">source</a><a href=\"#impl-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.Resettable.html\" title=\"trait esp32c2::generic::Resettable\">Resettable</a> + <a class=\"trait\" href=\"esp32c2/generic/trait.Writable.html\" title=\"trait esp32c2::generic::Writable\">Writable</a>&gt; <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.reset\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#125-127\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.reset\" class=\"fn\">reset</a>(&amp;self)</h4></section></summary><div class=\"docblock\"><p>Writes the reset value to <code>Writable</code> register.</p>\n<p>Resets the register to its initial state.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.write\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#152-164\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.write\" class=\"fn\">write</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    F: FnOnce(&amp;mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;) -&gt; &amp;mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Writes bits to a <code>Writable</code> register.</p>\n<p>You can write raw bits into a register:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.write(|w| <span class=\"kw\">unsafe </span>{ w.bits(rawbits) });</code></pre></div>\n<p>or write only the fields you need:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.write(|w| w\n    .field1().bits(newfield1bits)\n    .field2().set_bit()\n    .field3().variant(VARIANT)\n);</code></pre></div>\n<p>or an alternative way of saying the same:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.write(|w| {\n    w.field1().bits(newfield1bits);\n    w.field2().set_bit();\n    w.field3().variant(VARIANT)\n});</code></pre></div>\n<p>In the latter case, other fields will be set to their reset value.</p>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#166-187\">source</a><a href=\"#impl-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.Writable.html\" title=\"trait esp32c2::generic::Writable\">Writable</a>&gt; <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.write_with_zero\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#175-186\">source</a><h4 class=\"code-header\">pub unsafe fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.write_with_zero\" class=\"fn\">write_with_zero</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    F: FnOnce(&amp;mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;) -&gt; &amp;mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Writes 0 to a <code>Writable</code> register.</p>\n<p>Similar to <code>write</code>, but unused bits will contain 0.</p>\n<h5 id=\"safety\"><a class=\"doc-anchor\" href=\"#safety\">§</a>Safety</h5>\n<p>Unsafe to use with registers which don’t allow to write 0.</p>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#188-235\">source</a><a href=\"#impl-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.Readable.html\" title=\"trait esp32c2::generic::Readable\">Readable</a> + <a class=\"trait\" href=\"esp32c2/generic/trait.Writable.html\" title=\"trait esp32c2::generic::Writable\">Writable</a>&gt; <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.modify\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#215-234\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.modify\" class=\"fn\">modify</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    for&lt;'w&gt; F: FnOnce(&amp;<a class=\"type\" href=\"esp32c2/generic/type.R.html\" title=\"type esp32c2::generic::R\">R</a>&lt;REG&gt;, &amp;'w mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;) -&gt; &amp;'w mut <a class=\"type\" href=\"esp32c2/generic/type.W.html\" title=\"type esp32c2::generic::W\">W</a>&lt;REG&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Modifies the contents of the register by reading and then writing it.</p>\n<p>E.g. to do a read-modify-write sequence to change parts of a register:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.modify(|r, w| <span class=\"kw\">unsafe </span>{ w.bits(\n   r.bits() | <span class=\"number\">3\n</span>) });</code></pre></div>\n<p>or</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.modify(|<span class=\"kw\">_</span>, w| w\n    .field1().bits(newfield1bits)\n    .field2().set_bit()\n    .field3().variant(VARIANT)\n);</code></pre></div>\n<p>or an alternative way of saying the same:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.modify(|<span class=\"kw\">_</span>, w| {\n    w.field1().bits(newfield1bits);\n    w.field2().set_bit();\n    w.field3().variant(VARIANT)\n});</code></pre></div>\n<p>Other fields will have the value they had before the call to <code>modify</code>.</p>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#88-98\">source</a><a href=\"#impl-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.RegisterSpec.html\" title=\"trait esp32c2::generic::RegisterSpec\">RegisterSpec</a>&gt; <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.as_ptr\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#95-97\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.as_ptr\" class=\"fn\">as_ptr</a>(&amp;self) -&gt; *mut REG::<a class=\"associatedtype\" href=\"esp32c2/generic/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type esp32c2::generic::RegisterSpec::Ux\">Ux</a></h4></section></summary><div class=\"docblock\"><p>Returns the underlying memory address of register.</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code><span class=\"kw\">let </span>reg_ptr = periph.reg.as_ptr();</code></pre></div>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#99-119\">source</a><a href=\"#impl-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.Readable.html\" title=\"trait esp32c2::generic::Readable\">Readable</a>&gt; <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.read\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#113-118\">source</a><h4 class=\"code-header\">pub fn <a href=\"esp32c2/generic/struct.Reg.html#tymethod.read\" class=\"fn\">read</a>(&amp;self) -&gt; <a class=\"type\" href=\"esp32c2/generic/type.R.html\" title=\"type esp32c2::generic::R\">R</a>&lt;REG&gt;</h4></section></summary><div class=\"docblock\"><p>Reads the contents of a <code>Readable</code> register.</p>\n<p>You can read the raw contents of a register by using <code>bits</code>:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code><span class=\"kw\">let </span>bits = periph.reg.read().bits();</code></pre></div>\n<p>or get the content of a particular field of a register:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code><span class=\"kw\">let </span>reader = periph.reg.read();\n<span class=\"kw\">let </span>bits = reader.field1().bits();\n<span class=\"kw\">let </span>flag = reader.field2().bit_is_set();</code></pre></div>\n</div></details></div></details>",0,"esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"],["<section id=\"impl-Send-for-Reg%3CREG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32c2/generic.rs.html#87\">source</a><a href=\"#impl-Send-for-Reg%3CREG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;REG: <a class=\"trait\" href=\"esp32c2/generic/trait.RegisterSpec.html\" title=\"trait esp32c2::generic::RegisterSpec\">RegisterSpec</a>&gt; Send for <a class=\"struct\" href=\"esp32c2/generic/struct.Reg.html\" title=\"struct esp32c2::generic::Reg\">Reg</a>&lt;REG&gt;<div class=\"where\">where\n    REG::<a class=\"associatedtype\" href=\"esp32c2/generic/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type esp32c2::generic::RegisterSpec::Ux\">Ux</a>: Send,</div></h3></section>","Send","esp32c2::apb_ctrl::SYSCLK_CONF","esp32c2::apb_ctrl::TICK_CONF","esp32c2::apb_ctrl::CLK_OUT_EN","esp32c2::apb_ctrl::WIFI_BB_CFG","esp32c2::apb_ctrl::WIFI_BB_CFG_2","esp32c2::apb_ctrl::WIFI_CLK_EN","esp32c2::apb_ctrl::WIFI_RST_EN","esp32c2::apb_ctrl::HOST_INF_SEL","esp32c2::apb_ctrl::EXT_MEM_PMS_LOCK","esp32c2::apb_ctrl::FLASH_ACE0_ATTR","esp32c2::apb_ctrl::FLASH_ACE1_ATTR","esp32c2::apb_ctrl::FLASH_ACE2_ATTR","esp32c2::apb_ctrl::FLASH_ACE3_ATTR","esp32c2::apb_ctrl::FLASH_ACE0_ADDR","esp32c2::apb_ctrl::FLASH_ACE1_ADDR","esp32c2::apb_ctrl::FLASH_ACE2_ADDR","esp32c2::apb_ctrl::FLASH_ACE3_ADDR","esp32c2::apb_ctrl::FLASH_ACE0_SIZE","esp32c2::apb_ctrl::FLASH_ACE1_SIZE","esp32c2::apb_ctrl::FLASH_ACE2_SIZE","esp32c2::apb_ctrl::FLASH_ACE3_SIZE","esp32c2::apb_ctrl::SPI_MEM_PMS_CTRL","esp32c2::apb_ctrl::SPI_MEM_REJECT_ADDR","esp32c2::apb_ctrl::SDIO_CTRL","esp32c2::apb_ctrl::REDCY_SIG0","esp32c2::apb_ctrl::REDCY_SIG1","esp32c2::apb_ctrl::FRONT_END_MEM_PD","esp32c2::apb_ctrl::RETENTION_CTRL","esp32c2::apb_ctrl::CLKGATE_FORCE_ON","esp32c2::apb_ctrl::MEM_POWER_DOWN","esp32c2::apb_ctrl::MEM_POWER_UP","esp32c2::apb_ctrl::RND_DATA","esp32c2::apb_ctrl::PERI_BACKUP_CONFIG","esp32c2::apb_ctrl::PERI_BACKUP_APB_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_MEM_ADDR","esp32c2::apb_ctrl::PERI_BACKUP_INT_RAW","esp32c2::apb_ctrl::PERI_BACKUP_INT_ST","esp32c2::apb_ctrl::PERI_BACKUP_INT_ENA","esp32c2::apb_ctrl::PERI_BACKUP_INT_CLR","esp32c2::apb_ctrl::DATE","esp32c2::apb_saradc::CTRL","esp32c2::apb_saradc::CTRL2","esp32c2::apb_saradc::FILTER_CTRL1","esp32c2::apb_saradc::FSM_WAIT","esp32c2::apb_saradc::SAR1_STATUS","esp32c2::apb_saradc::SAR2_STATUS","esp32c2::apb_saradc::SAR_PATT_TAB1","esp32c2::apb_saradc::SAR_PATT_TAB2","esp32c2::apb_saradc::ONETIME_SAMPLE","esp32c2::apb_saradc::APB_ADC_ARB_CTRL","esp32c2::apb_saradc::FILTER_CTRL0","esp32c2::apb_saradc::SAR1DATA_STATUS","esp32c2::apb_saradc::SAR2DATA_STATUS","esp32c2::apb_saradc::THRES0_CTRL","esp32c2::apb_saradc::THRES1_CTRL","esp32c2::apb_saradc::THRES_CTRL","esp32c2::apb_saradc::INT_ENA","esp32c2::apb_saradc::INT_RAW","esp32c2::apb_saradc::INT_ST","esp32c2::apb_saradc::INT_CLR","esp32c2::apb_saradc::DMA_CONF","esp32c2::apb_saradc::APB_ADC_CLKM_CONF","esp32c2::apb_saradc::APB_TSENS_CTRL","esp32c2::apb_saradc::APB_TSENS_CTRL2","esp32c2::apb_saradc::CALI","esp32c2::apb_saradc::APB_CTRL_DATE","esp32c2::assist_debug::CORE_0_MONTR_ENA","esp32c2::assist_debug::CORE_0_INTR_RAW","esp32c2::assist_debug::CORE_0_INTR_ENA","esp32c2::assist_debug::CORE_0_INTR_CLR","esp32c2::assist_debug::CORE_0_SP_MIN","esp32c2::assist_debug::CORE_0_SP_MAX","esp32c2::assist_debug::CORE_0_SP_PC","esp32c2::assist_debug::CORE_0_RCD_EN","esp32c2::assist_debug::CORE_0_RCD_PDEBUGPC","esp32c2::assist_debug::CORE_0_RCD_PDEBUGSP","esp32c2::assist_debug::CORE_0_LASTPC_BEFORE_EXCEPTION","esp32c2::assist_debug::CORE_0_DEBUG_MODE","esp32c2::assist_debug::CLOCK_GATE","esp32c2::assist_debug::DATE","esp32c2::bb::BBPD_CTRL","esp32c2::dma::INT_RAW_CH","esp32c2::dma::INT_ST_CH0","esp32c2::dma::INT_ENA_CH","esp32c2::dma::INT_CLR_CH","esp32c2::dma::AHB_TEST","esp32c2::dma::MISC_CONF","esp32c2::dma::DATE","esp32c2::dma::IN_CONF0_CH","esp32c2::dma::IN_CONF1_CH0","esp32c2::dma::INFIFO_STATUS_CH0","esp32c2::dma::IN_POP_CH0","esp32c2::dma::IN_LINK_CH","esp32c2::dma::IN_STATE_CH0","esp32c2::dma::IN_SUC_EOF_DES_ADDR_CH0","esp32c2::dma::IN_ERR_EOF_DES_ADDR_CH0","esp32c2::dma::IN_DSCR_CH0","esp32c2::dma::IN_DSCR_BF0_CH","esp32c2::dma::IN_DSCR_BF1_CH0","esp32c2::dma::IN_PRI_CH","esp32c2::dma::IN_PERI_SEL_CH","esp32c2::dma::OUT_CONF0_CH","esp32c2::dma::OUT_CONF1_CH","esp32c2::dma::OUTFIFO_STATUS_CH0","esp32c2::dma::OUT_PUSH_CH0","esp32c2::dma::OUT_LINK_CH","esp32c2::dma::OUT_STATE_CH0","esp32c2::dma::OUT_EOF_DES_ADDR_CH","esp32c2::dma::OUT_EOF_BFR_DES_ADDR_CH0","esp32c2::dma::OUT_DSCR_CH0","esp32c2::dma::OUT_DSCR_BF0_CH0","esp32c2::dma::OUT_DSCR_BF1_CH0","esp32c2::dma::OUT_PRI_CH","esp32c2::dma::OUT_PERI_SEL_CH","esp32c2::ecc::MULT_INT_RAW","esp32c2::ecc::MULT_INT_ST","esp32c2::ecc::MULT_INT_ENA","esp32c2::ecc::MULT_INT_CLR","esp32c2::ecc::MULT_CONF","esp32c2::ecc::MULT_DATE","esp32c2::ecc::K_MEM","esp32c2::ecc::PX_MEM","esp32c2::ecc::PY_MEM","esp32c2::efuse::PGM_DATA0","esp32c2::efuse::PGM_DATA1","esp32c2::efuse::PGM_DATA2","esp32c2::efuse::PGM_DATA3","esp32c2::efuse::PGM_DATA4","esp32c2::efuse::PGM_DATA5","esp32c2::efuse::PGM_DATA6","esp32c2::efuse::PGM_DATA7","esp32c2::efuse::PGM_CHECK_VALUE0","esp32c2::efuse::PGM_CHECK_VALUE1","esp32c2::efuse::PGM_CHECK_VALUE2","esp32c2::efuse::RD_WR_DIS","esp32c2::efuse::RD_REPEAT_DATA0","esp32c2::efuse::RD_BLK1_DATA0","esp32c2::efuse::RD_BLK1_DATA1","esp32c2::efuse::RD_BLK1_DATA2","esp32c2::efuse::RD_BLK2_DATA0","esp32c2::efuse::RD_BLK2_DATA1","esp32c2::efuse::RD_BLK2_DATA2","esp32c2::efuse::RD_BLK2_DATA3","esp32c2::efuse::RD_BLK2_DATA4","esp32c2::efuse::RD_BLK2_DATA5","esp32c2::efuse::RD_BLK2_DATA6","esp32c2::efuse::RD_BLK2_DATA7","esp32c2::efuse::RD_BLK3_DATA0","esp32c2::efuse::RD_BLK3_DATA1","esp32c2::efuse::RD_BLK3_DATA2","esp32c2::efuse::RD_BLK3_DATA3","esp32c2::efuse::RD_BLK3_DATA4","esp32c2::efuse::RD_BLK3_DATA5","esp32c2::efuse::RD_BLK3_DATA6","esp32c2::efuse::RD_BLK3_DATA7","esp32c2::efuse::RD_REPEAT_ERR","esp32c2::efuse::RD_RS_ERR","esp32c2::efuse::CLK","esp32c2::efuse::CONF","esp32c2::efuse::STATUS","esp32c2::efuse::CMD","esp32c2::efuse::INT_RAW","esp32c2::efuse::INT_ST","esp32c2::efuse::INT_ENA","esp32c2::efuse::INT_CLR","esp32c2::efuse::DAC_CONF","esp32c2::efuse::RD_TIM_CONF","esp32c2::efuse::WR_TIM_CONF0","esp32c2::efuse::WR_TIM_CONF1","esp32c2::efuse::WR_TIM_CONF2","esp32c2::efuse::DATE","esp32c2::extmem::ICACHE_CTRL","esp32c2::extmem::ICACHE_CTRL1","esp32c2::extmem::ICACHE_TAG_POWER_CTRL","esp32c2::extmem::ICACHE_SYNC_CTRL","esp32c2::extmem::ICACHE_SYNC_ADDR","esp32c2::extmem::ICACHE_SYNC_SIZE","esp32c2::extmem::IBUS_TO_FLASH_START_VADDR","esp32c2::extmem::IBUS_TO_FLASH_END_VADDR","esp32c2::extmem::DBUS_TO_FLASH_START_VADDR","esp32c2::extmem::DBUS_TO_FLASH_END_VADDR","esp32c2::extmem::CACHE_ACS_CNT_CLR","esp32c2::extmem::CACHE_ILG_INT_ENA","esp32c2::extmem::CACHE_ILG_INT_CLR","esp32c2::extmem::CACHE_ILG_INT_ST","esp32c2::extmem::CORE0_ACS_CACHE_INT_ENA","esp32c2::extmem::CORE0_ACS_CACHE_INT_CLR","esp32c2::extmem::CORE0_ACS_CACHE_INT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_ST","esp32c2::extmem::CORE0_DBUS_REJECT_VADDR","esp32c2::extmem::CORE0_IBUS_REJECT_ST","esp32c2::extmem::CORE0_IBUS_REJECT_VADDR","esp32c2::extmem::CACHE_MMU_FAULT_CONTENT","esp32c2::extmem::CACHE_MMU_FAULT_VADDR","esp32c2::extmem::CACHE_WRAP_AROUND_CTRL","esp32c2::extmem::CACHE_MMU_POWER_CTRL","esp32c2::extmem::CACHE_STATE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","esp32c2::extmem::CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","esp32c2::extmem::CACHE_PRELOAD_INT_CTRL","esp32c2::extmem::CACHE_SYNC_INT_CTRL","esp32c2::extmem::CACHE_MMU_OWNER","esp32c2::extmem::CACHE_CONF_MISC","esp32c2::extmem::ICACHE_FREEZE","esp32c2::extmem::ICACHE_ATOMIC_OPERATE_ENA","esp32c2::extmem::CACHE_REQUEST","esp32c2::extmem::CLOCK_GATE","esp32c2::extmem::REG_DATE","esp32c2::gpio::BT_SELECT","esp32c2::gpio::OUT","esp32c2::gpio::OUT_W1TS","esp32c2::gpio::OUT_W1TC","esp32c2::gpio::SDIO_SELECT","esp32c2::gpio::ENABLE","esp32c2::gpio::ENABLE_W1TS","esp32c2::gpio::ENABLE_W1TC","esp32c2::gpio::STRAP","esp32c2::gpio::IN","esp32c2::gpio::STATUS","esp32c2::gpio::STATUS_W1TS","esp32c2::gpio::STATUS_W1TC","esp32c2::gpio::PCPU_INT","esp32c2::gpio::PCPU_NMI_INT","esp32c2::gpio::CPUSDIO_INT","esp32c2::gpio::PIN","esp32c2::gpio::STATUS_NEXT","esp32c2::gpio::FUNC_IN_SEL_CFG","esp32c2::gpio::FUNC_OUT_SEL_CFG","esp32c2::gpio::CLOCK_GATE","esp32c2::gpio::REG_DATE","esp32c2::i2c0::SCL_LOW_PERIOD","esp32c2::i2c0::CTR","esp32c2::i2c0::SR","esp32c2::i2c0::TO","esp32c2::i2c0::FIFO_ST","esp32c2::i2c0::FIFO_CONF","esp32c2::i2c0::DATA","esp32c2::i2c0::INT_RAW","esp32c2::i2c0::INT_CLR","esp32c2::i2c0::INT_ENA","esp32c2::i2c0::INT_STATUS","esp32c2::i2c0::SDA_HOLD","esp32c2::i2c0::SDA_SAMPLE","esp32c2::i2c0::SCL_HIGH_PERIOD","esp32c2::i2c0::SCL_START_HOLD","esp32c2::i2c0::SCL_RSTART_SETUP","esp32c2::i2c0::SCL_STOP_HOLD","esp32c2::i2c0::SCL_STOP_SETUP","esp32c2::i2c0::FILTER_CFG","esp32c2::i2c0::CLK_CONF","esp32c2::i2c0::COMD","esp32c2::i2c0::SCL_ST_TIME_OUT","esp32c2::i2c0::SCL_MAIN_ST_TIME_OUT","esp32c2::i2c0::SCL_SP_CONF","esp32c2::i2c0::DATE","esp32c2::i2c0::TXFIFO_START_ADDR","esp32c2::i2c0::RXFIFO_START_ADDR","esp32c2::interrupt_core0::MAC_INTR_MAP","esp32c2::interrupt_core0::WIFI_MAC_NMI_MAP","esp32c2::interrupt_core0::WIFI_PWR_INT_MAP","esp32c2::interrupt_core0::WIFI_BB_INT_MAP","esp32c2::interrupt_core0::BT_MAC_INT_MAP","esp32c2::interrupt_core0::BT_BB_INT_MAP","esp32c2::interrupt_core0::BT_BB_NMI_MAP","esp32c2::interrupt_core0::LP_TIMER_INT_MAP","esp32c2::interrupt_core0::COEX_INT_MAP","esp32c2::interrupt_core0::BLE_TIMER_INT_MAP","esp32c2::interrupt_core0::BLE_SEC_INT_MAP","esp32c2::interrupt_core0::I2C_MST_INT_MAP","esp32c2::interrupt_core0::APB_CTRL_INTR_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_MAP","esp32c2::interrupt_core0::GPIO_INTERRUPT_PRO_NMI_MAP","esp32c2::interrupt_core0::SPI_INTR_1_MAP","esp32c2::interrupt_core0::SPI_INTR_2_MAP","esp32c2::interrupt_core0::UART_INTR_MAP","esp32c2::interrupt_core0::UART1_INTR_MAP","esp32c2::interrupt_core0::LEDC_INT_MAP","esp32c2::interrupt_core0::EFUSE_INT_MAP","esp32c2::interrupt_core0::RTC_CORE_INTR_MAP","esp32c2::interrupt_core0::I2C_EXT0_INTR_MAP","esp32c2::interrupt_core0::TG_T0_INT_MAP","esp32c2::interrupt_core0::TG_WDT_INT_MAP","esp32c2::interrupt_core0::CACHE_IA_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET0_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET1_INT_MAP","esp32c2::interrupt_core0::SYSTIMER_TARGET2_INT_MAP","esp32c2::interrupt_core0::SPI_MEM_REJECT_INTR_MAP","esp32c2::interrupt_core0::ICACHE_PRELOAD_INT_MAP","esp32c2::interrupt_core0::ICACHE_SYNC_INT_MAP","esp32c2::interrupt_core0::APB_ADC_INT_MAP","esp32c2::interrupt_core0::DMA_CH0_INT_MAP","esp32c2::interrupt_core0::SHA_INT_MAP","esp32c2::interrupt_core0::ECC_INT_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_0_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_1_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_2_MAP","esp32c2::interrupt_core0::CPU_INTR_FROM_CPU_3_MAP","esp32c2::interrupt_core0::ASSIST_DEBUG_INTR_MAP","esp32c2::interrupt_core0::CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","esp32c2::interrupt_core0::CACHE_CORE0_ACS_INT_MAP","esp32c2::interrupt_core0::INTR_STATUS_REG_0","esp32c2::interrupt_core0::INTR_STATUS_REG_1","esp32c2::interrupt_core0::CLOCK_GATE","esp32c2::interrupt_core0::CPU_INT_ENABLE","esp32c2::interrupt_core0::CPU_INT_TYPE","esp32c2::interrupt_core0::CPU_INT_CLEAR","esp32c2::interrupt_core0::CPU_INT_EIP_STATUS","esp32c2::interrupt_core0::CPU_INT_PRI_0","esp32c2::interrupt_core0::CPU_INT_PRI_1","esp32c2::interrupt_core0::CPU_INT_PRI_2","esp32c2::interrupt_core0::CPU_INT_PRI_3","esp32c2::interrupt_core0::CPU_INT_PRI_4","esp32c2::interrupt_core0::CPU_INT_PRI_5","esp32c2::interrupt_core0::CPU_INT_PRI_6","esp32c2::interrupt_core0::CPU_INT_PRI_7","esp32c2::interrupt_core0::CPU_INT_PRI_8","esp32c2::interrupt_core0::CPU_INT_PRI_9","esp32c2::interrupt_core0::CPU_INT_PRI_10","esp32c2::interrupt_core0::CPU_INT_PRI_11","esp32c2::interrupt_core0::CPU_INT_PRI_12","esp32c2::interrupt_core0::CPU_INT_PRI_13","esp32c2::interrupt_core0::CPU_INT_PRI_14","esp32c2::interrupt_core0::CPU_INT_PRI_15","esp32c2::interrupt_core0::CPU_INT_PRI_16","esp32c2::interrupt_core0::CPU_INT_PRI_17","esp32c2::interrupt_core0::CPU_INT_PRI_18","esp32c2::interrupt_core0::CPU_INT_PRI_19","esp32c2::interrupt_core0::CPU_INT_PRI_20","esp32c2::interrupt_core0::CPU_INT_PRI_21","esp32c2::interrupt_core0::CPU_INT_PRI_22","esp32c2::interrupt_core0::CPU_INT_PRI_23","esp32c2::interrupt_core0::CPU_INT_PRI_24","esp32c2::interrupt_core0::CPU_INT_PRI_25","esp32c2::interrupt_core0::CPU_INT_PRI_26","esp32c2::interrupt_core0::CPU_INT_PRI_27","esp32c2::interrupt_core0::CPU_INT_PRI_28","esp32c2::interrupt_core0::CPU_INT_PRI_29","esp32c2::interrupt_core0::CPU_INT_PRI_30","esp32c2::interrupt_core0::CPU_INT_PRI_31","esp32c2::interrupt_core0::CPU_INT_THRESH","esp32c2::interrupt_core0::INTERRUPT_REG_DATE","esp32c2::io_mux::PIN_CTRL","esp32c2::io_mux::GPIO","esp32c2::io_mux::DATE","esp32c2::ledc::CH_CONF0","esp32c2::ledc::CH_HPOINT","esp32c2::ledc::CH_DUTY","esp32c2::ledc::CH_CONF1","esp32c2::ledc::CH_DUTY_R","esp32c2::ledc::TIMER_CONF","esp32c2::ledc::TIMER_VALUE","esp32c2::ledc::INT_RAW","esp32c2::ledc::INT_ST","esp32c2::ledc::INT_ENA","esp32c2::ledc::INT_CLR","esp32c2::ledc::CONF","esp32c2::ledc::DATE","esp32c2::modem_clkrst::CLK_CONF","esp32c2::modem_clkrst::MODEM_LP_TIMER_CONF","esp32c2::modem_clkrst::COEX_LP_CLK_CONF","esp32c2::modem_clkrst::BLE_TIMER_CLK_CONF","esp32c2::modem_clkrst::DATE","esp32c2::modem_clkrst::ETM_CLK_CONF","esp32c2::rng::DATA","esp32c2::rtc_cntl::OPTIONS0","esp32c2::rtc_cntl::SLP_TIMER0","esp32c2::rtc_cntl::SLP_TIMER1","esp32c2::rtc_cntl::TIME_UPDATE","esp32c2::rtc_cntl::TIME_LOW0","esp32c2::rtc_cntl::TIME_HIGH0","esp32c2::rtc_cntl::STATE0","esp32c2::rtc_cntl::TIMER1","esp32c2::rtc_cntl::TIMER2","esp32c2::rtc_cntl::TIMER4","esp32c2::rtc_cntl::TIMER5","esp32c2::rtc_cntl::ANA_CONF","esp32c2::rtc_cntl::RESET_STATE","esp32c2::rtc_cntl::WAKEUP_STATE","esp32c2::rtc_cntl::INT_ENA_RTC","esp32c2::rtc_cntl::INT_RAW_RTC","esp32c2::rtc_cntl::INT_ST_RTC","esp32c2::rtc_cntl::INT_CLR_RTC","esp32c2::rtc_cntl::STORE0","esp32c2::rtc_cntl::STORE1","esp32c2::rtc_cntl::STORE2","esp32c2::rtc_cntl::STORE3","esp32c2::rtc_cntl::EXT_XTL_CONF","esp32c2::rtc_cntl::EXT_WAKEUP_CONF","esp32c2::rtc_cntl::SLP_REJECT_CONF","esp32c2::rtc_cntl::CPU_PERIOD_CONF","esp32c2::rtc_cntl::CLK_CONF","esp32c2::rtc_cntl::SLOW_CLK_CONF","esp32c2::rtc_cntl::BIAS_CONF","esp32c2::rtc_cntl::RTC_CNTL","esp32c2::rtc_cntl::PWC","esp32c2::rtc_cntl::DIG_PWC","esp32c2::rtc_cntl::DIG_ISO","esp32c2::rtc_cntl::WDTCONFIG0","esp32c2::rtc_cntl::WDTCONFIG1","esp32c2::rtc_cntl::WDTCONFIG2","esp32c2::rtc_cntl::WDTCONFIG3","esp32c2::rtc_cntl::WDTCONFIG4","esp32c2::rtc_cntl::WDTFEED","esp32c2::rtc_cntl::WDTWPROTECT","esp32c2::rtc_cntl::SWD_CONF","esp32c2::rtc_cntl::SWD_WPROTECT","esp32c2::rtc_cntl::SW_CPU_STALL","esp32c2::rtc_cntl::STORE4","esp32c2::rtc_cntl::STORE5","esp32c2::rtc_cntl::STORE6","esp32c2::rtc_cntl::STORE7","esp32c2::rtc_cntl::LOW_POWER_ST","esp32c2::rtc_cntl::DIAG0","esp32c2::rtc_cntl::PAD_HOLD","esp32c2::rtc_cntl::DIG_PAD_HOLD","esp32c2::rtc_cntl::BROWN_OUT","esp32c2::rtc_cntl::TIME_LOW1","esp32c2::rtc_cntl::TIME_HIGH1","esp32c2::rtc_cntl::USB_CONF","esp32c2::rtc_cntl::SLP_REJECT_CAUSE","esp32c2::rtc_cntl::OPTION1","esp32c2::rtc_cntl::SLP_WAKEUP_CAUSE","esp32c2::rtc_cntl::ULP_CP_TIMER_1","esp32c2::rtc_cntl::INT_ENA_RTC_W1TS","esp32c2::rtc_cntl::INT_ENA_RTC_W1TC","esp32c2::rtc_cntl::CNTL_RETENTION_CTRL","esp32c2::rtc_cntl::FIB_SEL","esp32c2::rtc_cntl::CNTL_GPIO_WAKEUP","esp32c2::rtc_cntl::CNTL_DBG_SEL","esp32c2::rtc_cntl::CNTL_DBG_MAP","esp32c2::rtc_cntl::CNTL_SENSOR_CTRL","esp32c2::rtc_cntl::CNTL_DBG_SAR_SEL","esp32c2::rtc_cntl::CNTL_DATE","esp32c2::sensitive::ROM_TABLE_LOCK","esp32c2::sensitive::ROM_TABLE","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_0","esp32c2::sensitive::APB_PERIPHERAL_ACCESS_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_0","esp32c2::sensitive::INTERNAL_SRAM_USAGE_1","esp32c2::sensitive::INTERNAL_SRAM_USAGE_3","esp32c2::sensitive::CACHE_TAG_ACCESS_0","esp32c2::sensitive::CACHE_TAG_ACCESS_1","esp32c2::sensitive::CACHE_MMU_ACCESS_0","esp32c2::sensitive::CACHE_MMU_ACCESS_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_0","esp32c2::sensitive::PIF_ACCESS_MONITOR_1","esp32c2::sensitive::PIF_ACCESS_MONITOR_2","esp32c2::sensitive::PIF_ACCESS_MONITOR_3","esp32c2::sensitive::XTS_AES_KEY_UPDATE","esp32c2::sensitive::CLOCK_GATE","esp32c2::sensitive::SENSITIVE_REG_DATE","esp32c2::sha::MODE","esp32c2::sha::T_STRING","esp32c2::sha::T_LENGTH","esp32c2::sha::DMA_BLOCK_NUM","esp32c2::sha::START","esp32c2::sha::CONTINUE","esp32c2::sha::BUSY","esp32c2::sha::DMA_START","esp32c2::sha::DMA_CONTINUE","esp32c2::sha::CLEAR_IRQ","esp32c2::sha::IRQ_ENA","esp32c2::sha::DATE","esp32c2::sha::H_MEM","esp32c2::sha::M_MEM","esp32c2::spi0::CTRL","esp32c2::spi0::CTRL1","esp32c2::spi0::CTRL2","esp32c2::spi0::CLOCK","esp32c2::spi0::USER","esp32c2::spi0::USER1","esp32c2::spi0::USER2","esp32c2::spi0::RD_STATUS","esp32c2::spi0::MISC","esp32c2::spi0::CACHE_FCTRL","esp32c2::spi0::FSM","esp32c2::spi0::TIMING_CALI","esp32c2::spi0::DIN_MODE","esp32c2::spi0::DIN_NUM","esp32c2::spi0::DOUT_MODE","esp32c2::spi0::CLOCK_GATE","esp32c2::spi0::CORE_CLK_SEL","esp32c2::spi0::DATE","esp32c2::spi1::CMD","esp32c2::spi1::ADDR","esp32c2::spi1::CTRL","esp32c2::spi1::CTRL1","esp32c2::spi1::CTRL2","esp32c2::spi1::CLOCK","esp32c2::spi1::USER","esp32c2::spi1::USER1","esp32c2::spi1::USER2","esp32c2::spi1::MOSI_DLEN","esp32c2::spi1::MISO_DLEN","esp32c2::spi1::RD_STATUS","esp32c2::spi1::MISC","esp32c2::spi1::TX_CRC","esp32c2::spi1::CACHE_FCTRL","esp32c2::spi1::W0","esp32c2::spi1::W1","esp32c2::spi1::W2","esp32c2::spi1::W3","esp32c2::spi1::W4","esp32c2::spi1::W5","esp32c2::spi1::W6","esp32c2::spi1::W7","esp32c2::spi1::W8","esp32c2::spi1::W9","esp32c2::spi1::W10","esp32c2::spi1::W11","esp32c2::spi1::W12","esp32c2::spi1::W13","esp32c2::spi1::W14","esp32c2::spi1::W15","esp32c2::spi1::FLASH_WAITI_CTRL","esp32c2::spi1::FLASH_SUS_CTRL","esp32c2::spi1::FLASH_SUS_CMD","esp32c2::spi1::SUS_STATUS","esp32c2::spi1::TIMING_CALI","esp32c2::spi1::INT_ENA","esp32c2::spi1::INT_CLR","esp32c2::spi1::INT_RAW","esp32c2::spi1::INT_ST","esp32c2::spi1::CLOCK_GATE","esp32c2::spi1::DATE","esp32c2::spi2::CMD","esp32c2::spi2::ADDR","esp32c2::spi2::CTRL","esp32c2::spi2::CLOCK","esp32c2::spi2::USER","esp32c2::spi2::USER1","esp32c2::spi2::USER2","esp32c2::spi2::MS_DLEN","esp32c2::spi2::MISC","esp32c2::spi2::DIN_MODE","esp32c2::spi2::DIN_NUM","esp32c2::spi2::DOUT_MODE","esp32c2::spi2::DMA_CONF","esp32c2::spi2::DMA_INT_ENA","esp32c2::spi2::DMA_INT_CLR","esp32c2::spi2::DMA_INT_RAW","esp32c2::spi2::DMA_INT_ST","esp32c2::spi2::DMA_INT_SET","esp32c2::spi2::W0","esp32c2::spi2::W1","esp32c2::spi2::W2","esp32c2::spi2::W3","esp32c2::spi2::W4","esp32c2::spi2::W5","esp32c2::spi2::W6","esp32c2::spi2::W7","esp32c2::spi2::W8","esp32c2::spi2::W9","esp32c2::spi2::W10","esp32c2::spi2::W11","esp32c2::spi2::W12","esp32c2::spi2::W13","esp32c2::spi2::W14","esp32c2::spi2::W15","esp32c2::spi2::SLAVE","esp32c2::spi2::SLAVE1","esp32c2::spi2::CLK_GATE","esp32c2::spi2::DATE","esp32c2::system::CPU_PERI_CLK_EN","esp32c2::system::CPU_PERI_RST_EN","esp32c2::system::CPU_PER_CONF","esp32c2::system::MEM_PD_MASK","esp32c2::system::PERIP_CLK_EN0","esp32c2::system::PERIP_CLK_EN1","esp32c2::system::PERIP_RST_EN0","esp32c2::system::PERIP_RST_EN1","esp32c2::system::BT_LPCK_DIV_INT","esp32c2::system::BT_LPCK_DIV_FRAC","esp32c2::system::CPU_INTR_FROM_CPU_0","esp32c2::system::CPU_INTR_FROM_CPU_1","esp32c2::system::CPU_INTR_FROM_CPU_2","esp32c2::system::CPU_INTR_FROM_CPU_3","esp32c2::system::RSA_PD_CTRL","esp32c2::system::EDMA_CTRL","esp32c2::system::CACHE_CONTROL","esp32c2::system::EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","esp32c2::system::RTC_FASTMEM_CONFIG","esp32c2::system::RTC_FASTMEM_CRC","esp32c2::system::REDUNDANT_ECO_CTRL","esp32c2::system::CLOCK_GATE","esp32c2::system::SYSCLK_CONF","esp32c2::system::MEM_PVT","esp32c2::system::COMB_PVT_LVT_CONF","esp32c2::system::COMB_PVT_NVT_CONF","esp32c2::system::COMB_PVT_HVT_CONF","esp32c2::system::COMB_PVT_ERR_LVT_SITE0","esp32c2::system::COMB_PVT_ERR_NVT_SITE0","esp32c2::system::COMB_PVT_ERR_HVT_SITE0","esp32c2::system::COMB_PVT_ERR_LVT_SITE1","esp32c2::system::COMB_PVT_ERR_NVT_SITE1","esp32c2::system::COMB_PVT_ERR_HVT_SITE1","esp32c2::system::COMB_PVT_ERR_LVT_SITE2","esp32c2::system::COMB_PVT_ERR_NVT_SITE2","esp32c2::system::COMB_PVT_ERR_HVT_SITE2","esp32c2::system::COMB_PVT_ERR_LVT_SITE3","esp32c2::system::COMB_PVT_ERR_NVT_SITE3","esp32c2::system::COMB_PVT_ERR_HVT_SITE3","esp32c2::system::REG_DATE","esp32c2::systimer::CONF","esp32c2::systimer::UNIT0_OP","esp32c2::systimer::UNIT1_OP","esp32c2::systimer::UNIT0_LOAD_HI","esp32c2::systimer::UNIT0_LOAD_LO","esp32c2::systimer::UNIT1_LOAD_HI","esp32c2::systimer::UNIT1_LOAD_LO","esp32c2::systimer::TARGET0_HI","esp32c2::systimer::TARGET0_LO","esp32c2::systimer::TARGET1_HI","esp32c2::systimer::TARGET1_LO","esp32c2::systimer::TARGET2_HI","esp32c2::systimer::TARGET2_LO","esp32c2::systimer::TARGET0_CONF","esp32c2::systimer::TARGET1_CONF","esp32c2::systimer::TARGET2_CONF","esp32c2::systimer::UNIT0_VALUE_HI","esp32c2::systimer::UNIT0_VALUE_LO","esp32c2::systimer::UNIT1_VALUE_HI","esp32c2::systimer::UNIT1_VALUE_LO","esp32c2::systimer::COMP0_LOAD","esp32c2::systimer::COMP1_LOAD","esp32c2::systimer::COMP2_LOAD","esp32c2::systimer::UNIT0_LOAD","esp32c2::systimer::UNIT1_LOAD","esp32c2::systimer::INT_ENA","esp32c2::systimer::INT_RAW","esp32c2::systimer::INT_CLR","esp32c2::systimer::INT_ST","esp32c2::systimer::DATE","esp32c2::timg0::T0CONFIG","esp32c2::timg0::T0LO","esp32c2::timg0::T0HI","esp32c2::timg0::T0UPDATE","esp32c2::timg0::T0ALARMLO","esp32c2::timg0::T0ALARMHI","esp32c2::timg0::T0LOADLO","esp32c2::timg0::T0LOADHI","esp32c2::timg0::T0LOAD","esp32c2::timg0::WDTCONFIG0","esp32c2::timg0::WDTCONFIG1","esp32c2::timg0::WDTCONFIG2","esp32c2::timg0::WDTCONFIG3","esp32c2::timg0::WDTCONFIG4","esp32c2::timg0::WDTCONFIG5","esp32c2::timg0::WDTFEED","esp32c2::timg0::WDTWPROTECT","esp32c2::timg0::RTCCALICFG","esp32c2::timg0::RTCCALICFG1","esp32c2::timg0::INT_ENA_TIMERS","esp32c2::timg0::INT_RAW_TIMERS","esp32c2::timg0::INT_ST_TIMERS","esp32c2::timg0::INT_CLR_TIMERS","esp32c2::timg0::RTCCALICFG2","esp32c2::timg0::NTIMERS_DATE","esp32c2::timg0::REGCLK","esp32c2::uart0::FIFO","esp32c2::uart0::INT_RAW","esp32c2::uart0::INT_ST","esp32c2::uart0::INT_ENA","esp32c2::uart0::INT_CLR","esp32c2::uart0::CLKDIV","esp32c2::uart0::RX_FILT","esp32c2::uart0::STATUS","esp32c2::uart0::CONF0","esp32c2::uart0::CONF1","esp32c2::uart0::LOWPULSE","esp32c2::uart0::HIGHPULSE","esp32c2::uart0::RXD_CNT","esp32c2::uart0::FLOW_CONF","esp32c2::uart0::SLEEP_CONF","esp32c2::uart0::SWFC_CONF0","esp32c2::uart0::SWFC_CONF1","esp32c2::uart0::TXBRK_CONF","esp32c2::uart0::IDLE_CONF","esp32c2::uart0::RS485_CONF","esp32c2::uart0::AT_CMD_PRECNT","esp32c2::uart0::AT_CMD_POSTCNT","esp32c2::uart0::AT_CMD_GAPTOUT","esp32c2::uart0::AT_CMD_CHAR","esp32c2::uart0::MEM_CONF","esp32c2::uart0::MEM_TX_STATUS","esp32c2::uart0::MEM_RX_STATUS","esp32c2::uart0::FSM_STATUS","esp32c2::uart0::POSPULSE","esp32c2::uart0::NEGPULSE","esp32c2::uart0::CLK_CONF","esp32c2::uart0::DATE","esp32c2::uart0::ID","esp32c2::xts_aes::PLAIN_MEM","esp32c2::xts_aes::LINESIZE","esp32c2::xts_aes::DESTINATION","esp32c2::xts_aes::PHYSICAL_ADDRESS","esp32c2::xts_aes::TRIGGER","esp32c2::xts_aes::RELEASE","esp32c2::xts_aes::DESTROY","esp32c2::xts_aes::STATE","esp32c2::xts_aes::DATE"]],
"esp_hal":[]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()