$date
  Sun Oct 17 12:10:05 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module full_adder_2bit_tb $end
$var reg 2 ! a[1:0] $end
$var reg 2 " b[1:0] $end
$var reg 1 # c_in $end
$var reg 1 $ c_out $end
$var reg 2 % sum[1:0] $end
$var reg 3 & compare_result[2:0] $end
$scope module full_adder $end
$var reg 2 ' a[1:0] $end
$var reg 2 ( b[1:0] $end
$var reg 1 ) c_in $end
$var reg 2 * sum[1:0] $end
$var reg 1 + c_out $end
$var reg 3 , compare_result[2:0] $end
$scope module carry_map $end
$var reg 1 - cin $end
$var reg 4 . select_in[3:0] $end
$var reg 1 / y_cout $end
$upscope $end
$scope module s1map $end
$var reg 1 0 cin $end
$var reg 4 1 select_in[3:0] $end
$var reg 1 2 y_s1 $end
$upscope $end
$scope module s0map $end
$var reg 1 3 cin $end
$var reg 4 4 select_in[3:0] $end
$var reg 1 5 y_s0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00 "
0#
0$
b00 %
b010 &
b00 '
b00 (
0)
b00 *
0+
b010 ,
0-
b0000 .
0/
00
b0000 1
02
03
b0000 4
05
#20000000
b10 !
b01 "
b11 %
b100 &
b10 '
b01 (
b11 *
b100 ,
b1001 .
b1001 1
12
b1001 4
15
#40000000
b01 !
b11 "
1$
b00 %
b001 &
b01 '
b11 (
b00 *
1+
b001 ,
b0111 .
1/
b0111 1
02
b0111 4
05
#60000000
b01 "
1#
0$
b11 %
b010 &
b01 (
1)
b11 *
0+
b010 ,
1-
b0101 .
0/
10
b0101 1
12
13
b0101 4
15
