

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_reg_optimization                    7 # Optimization to be applied (default=6 which is none)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_latency_clear                    1 # Opcode latencies for CLEAR INSTRUCTIONDefault 1
-ptx_opcode_initiation_clear                    1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ee3208691eb7fe34e64d72588df33e85  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU > _cuobjdump_complete_output_TL2xQj"
Parsing file _cuobjdump_complete_output_TL2xQj
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403aa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34924_39_non_const_sum44" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34919_39_non_const_mask300" from 0x100 to 0xb00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34921_39_non_const_r_mask2860" from 0xb00 to 0x1500 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34920_39_non_const_l_mask5420" from 0x1500 to 0x1f00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34922_39_non_const_m7980" from 0x1f00 to 0x2900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:159) @%p10 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:210) bar.sync 0; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:201) @%p45 bra BB_1_6; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:205) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (_1.ptx:213) @%p73 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:220) bar.sync 0; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (_1.ptx:223) @%p78 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (_1.ptx:230) bar.sync 0; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x260 (_1.ptx:233) @%p83 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (_1.ptx:240) bar.sync 0; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a0 (_1.ptx:243) @%p88 bra BB_1_22; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:250) bar.sync 0; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:253) @%p93 bra BB_1_24; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:260) bar.sync 0; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x320 (_1.ptx:263) @%p98 bra BB_1_26; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:270) bar.sync 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x360 (_1.ptx:273) @%p103 bra BB_1_28; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (_1.ptx:280) bar.sync 0; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3a0 (_1.ptx:283) @%p108 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:293) exit; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x428 (_1.ptx:304) @%p52 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x448 (_1.ptx:309) @%p55 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x468 (_1.ptx:314) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x478 (_1.ptx:317) bra.uni BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:293) exit; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4a0 (_1.ptx:324) @%p70 bra BB_1_4; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:326) st.shared.u32 [%r8], %r39; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4b0 (_1.ptx:327) bra.uni BB_1_14; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:210) bar.sync 0; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x550 (_1.ptx:348) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:322) mov.u32 %r69, 0; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9pMBwS"
Running: cat _ptx_9pMBwS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_n7lGcr
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_n7lGcr --output-file  /dev/null 2> _ptx_9pMBwSinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=10496, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9pMBwS _ptx2_n7lGcr _ptx_9pMBwSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 8 queen = 92  time = 0.008000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403aa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (384,1,1) blockDim = (64,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: shmem
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 64512 (ipc=129.0) sim_rate=64512 (inst/sec) elapsed = 0:0:00:01 / Thu Feb 11 17:09:38 2016
GPGPU-Sim PTX: WARNING (_1.ptx:207) ** reading undefined register '%r21' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2736,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2737,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2739,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2739,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2740,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2741,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2742,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2745,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2745,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2745,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2745,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2745,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2745,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2746,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2746,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2747,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2747,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2747,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2748,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2748,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2749,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(2749,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(2750,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2751,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2751,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2751,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2751,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2751,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2751,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2752,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2752,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2753,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2753,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2753,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2754,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2754,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(2755,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(2756,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2756,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2756,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2756,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2757,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2757,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2757,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2757,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2757,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2758,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2758,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2759,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2759,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2759,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2760,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2761,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(2761,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(2762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2763,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2763,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2764,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2764,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2764,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2765,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2765,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2766,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2766,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2767,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(2767,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2769,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2769,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2769,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2769,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2769,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2769,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2770,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2770,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2771,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2771,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2771,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2772,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2772,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2773,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(2773,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(2774,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2775,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2775,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2775,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2775,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2775,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2776,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2776,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2777,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2777,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2777,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2778,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2778,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2779,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(2779,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(2780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2781,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2781,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2781,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2781,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2781,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2781,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2782,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2782,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2783,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2783,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2783,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2784,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2784,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2785,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(2785,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(2786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2787,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2787,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2787,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2787,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2787,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2788,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2788,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2789,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2789,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2789,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2790,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2790,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2791,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2791,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(2792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2793,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2793,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2793,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2793,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2793,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2793,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2794,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2794,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2795,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2795,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2796,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2796,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2797,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(2797,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(2798,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2799,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2799,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2799,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2799,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2799,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2799,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2800,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2800,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2801,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2801,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2801,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2802,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2802,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2803,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2803,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(2804,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2805,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2805,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2805,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2805,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2805,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2805,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2806,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(2806,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2807,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2807,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2808,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2808,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2809,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(2809,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(2810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2811,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2811,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2811,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2811,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2811,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2811,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2812,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2812,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2813,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2813,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2813,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2814,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2814,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2815,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2815,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2817,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2817,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2817,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2817,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2817,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2817,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2818,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2818,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2819,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2819,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2819,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2820,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(2821,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(2822,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2823,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2823,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2823,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2823,0), 4 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2824,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2825,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2825,0), 5 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2826,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(2827,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(2828,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3445,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3446,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3452,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3453,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3458,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3459,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3476,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3477,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3479,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3480,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (3484,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(3485,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3485,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3486,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3489,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3490,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3492,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3495,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3496,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3498,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3499,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3501,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3502,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3505,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3506,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3507,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3508,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3518,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3519,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3521,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3522,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (3527,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(3528,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3533,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3534,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (3535,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(3536,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3538,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3542,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3543,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (3544,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(3545,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (3545,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3545,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3546,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(3546,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3547,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(3548,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3551,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3553,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3554,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (3557,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3557,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(3558,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(3558,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3558,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3559,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3559,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3560,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3563,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (3563,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3564,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(3564,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3565,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(3566,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (3569,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(3570,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (3573,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(3574,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3576,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3577,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3581,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3582,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3583,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3584,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3620,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3621,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3632,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3633,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3634,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3635,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3637,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3638,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3639,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3640,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (3640,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3641,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(3641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3642,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3643,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3646,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (3646,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(3647,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (3650,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(3651,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (3652,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(3653,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3653,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3653,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3654,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3654,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3655,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (3655,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3656,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(3656,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3657,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3658,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3658,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (3658,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3659,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(3659,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (3660,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(3661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3661,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3662,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3663,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3663,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3664,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (3664,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(3665,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3666,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3667,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3667,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3668,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3671,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3671,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3672,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3672,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (3672,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(3673,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3673,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (3673,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(3674,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3674,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3675,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3675,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3676,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3676,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3676,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3677,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3677,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3678,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (3679,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(3680,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3681,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(3682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3682,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (3682,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3682,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3683,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3683,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3683,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3684,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(3684,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3684,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3685,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3685,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3686,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3686,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (3689,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(3690,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3694,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3695,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3695,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3696,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (3696,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3696,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (3696,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3696,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3696,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(3697,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3697,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(3697,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3697,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3697,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3698,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3698,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3698,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3699,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3700,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3700,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3701,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3701,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3703,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3704,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3704,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3705,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3712,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3713,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3715,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3715,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3716,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3716,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (3717,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(3718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3718,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3719,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3719,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3720,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3721,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3723,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3724,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3730,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3731,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3731,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3731,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3732,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3732,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (3732,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(3733,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (3733,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(3734,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (3736,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(3737,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1007188 (ipc=251.8) sim_rate=503594 (inst/sec) elapsed = 0:0:00:02 / Thu Feb 11 17:09:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4139,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4140,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4195,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4208,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4210,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4214,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4215,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4216,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (4216,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4217,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(4217,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (4219,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(4220,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4220,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (4222,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(4223,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4225,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4226,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4226,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4227,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4228,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4229,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4230,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4231,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4233,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (4234,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(4235,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4240,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4240,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4241,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4241,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4242,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4242,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4243,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4247,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (4251,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(4252,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4253,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4254,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4256,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (4256,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4257,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(4257,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (4258,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(4259,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4262,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4262,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4263,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4263,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4268,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4269,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4269,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4270,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4272,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4273,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4282,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4282,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4283,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (4315,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(4316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (4327,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(4328,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4329,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4330,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4331,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4333,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4335,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4338,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4339,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4340,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4341,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4341,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4342,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4343,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4345,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4347,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4348,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4352,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4353,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4355,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4356,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (4358,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(4359,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (4367,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(4368,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4373,0), 7 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (4375,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4379,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (4382,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4385,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4387,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (4405,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4414,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (4417,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (4431,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4432,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (4436,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4437,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4438,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4440,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4442,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4444,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (4446,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4448,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4451,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4452,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (4454,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (4456,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (4458,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4461,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4466,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4466,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4468,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4470,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4472,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4475,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (4477,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (4478,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4480,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4484,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4485,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (4486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4491,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4492,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4492,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4494,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4496,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4497,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4500,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4500,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4501,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4502,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4503,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (4503,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4505,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4507,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4509,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4510,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4511,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (4513,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4518,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (4518,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (4519,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4521,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4722,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4728,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4755,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4783,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4792,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (4803,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4806,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4827,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (4833,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4877,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4890,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4892,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4896,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4898,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4900,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4902,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #7 (4904,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4906,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (4908,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4910,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (4912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4914,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4916,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4918,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (4920,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4922,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4924,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (4926,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4928,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4930,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4932,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (4934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4936,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4940,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4942,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4946,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4948,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4950,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4952,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4957,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4960,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (4966,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (4969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4975,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #7 (5021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5023,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5025,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1302479 (ipc=86.8) sim_rate=434159 (inst/sec) elapsed = 0:0:00:03 / Thu Feb 11 17:09:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 35556
gpu_sim_insn = 1331515
gpu_ipc =      37.4484
gpu_tot_sim_cycle = 35556
gpu_tot_sim_insn = 1331515
gpu_tot_ipc =      37.4484
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 542
gpu_stall_icnt2sh    = 529
gpu_total_sim_rate=443838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35295
	L1I_total_cache_misses = 1785
	L1I_total_cache_miss_rate = 0.0506
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 31, Miss = 31, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 28, Miss = 28, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 387
	L1D_total_cache_misses = 387
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1273
	L1C_total_cache_misses = 224
	L1C_total_cache_miss_rate = 0.1760
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1049
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33510
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1785
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
281, 169, 281, 169, 375, 223, 280, 170, 280, 169, 372, 223, 279, 168, 278, 169, 
gpgpu_n_tot_thrd_icount = 1764800
gpgpu_n_tot_w_icount = 55150
gpgpu_n_stall_shd_mem = 900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 63
gpgpu_n_store_insn = 384
gpgpu_n_shmem_insn = 107257
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26047
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 900
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1739	W0_Idle:266793	W0_Scoreboard:84086	W1:4577	W2:1891	W3:181	W4:1805	W5:365	W6:234	W7:361	W8:1899	W9:408	W10:457	W11:289	W12:451	W13:384	W14:144	W15:69	W16:1625	W17:20	W18:0	W19:0	W20:20	W21:804	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:38398
Stall[0]:  114 Stall[1]:  112 Stall[2]:  122 Stall[3]:  127 Stall[4]:  119 Stall[5]:  120 Stall[6]:  139 Stall[7]:  131 Stall[8]:  115 Stall[9]:  139 Stall[10]:  110 Stall[11]:  124 Stall[12]:  156 Stall[13]:  111 
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 920 {8:115,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1008 {72:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408 {136:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 15640 {136:115,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 362 
averagemflatency = 234 
max_icnt2mem_latency = 232 
max_icnt2sh_latency = 35555 
mrq_lat_table:69 	1 	14 	14 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	234 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	283 	86 	90 	49 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5 	12 	0 	0 	0 	0 	0 	0 	222 	161 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      3393         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      3617         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1164      2479         0         0         0      1199         0         0         0      1485         0         0         0      1769         0         0 
dram[3]:      1868      2489         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2418      3505         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      3069      3604         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[3]:  2.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 117/17 = 6.882353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         1         0         0         0         1         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 27
min_bank_accesses = 0!
chip skew: 7/3 = 2.33
number of total write accesses:
dram[0]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 90
min_bank_accesses = 0!
chip skew: 16/12 = 1.33
average mf latency per bank:
dram[0]:        789    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        607    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1130    none      none      none         262    none      none      none         262    none      none      none         262    none      none  
dram[3]:          0      1117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0       953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       740    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        264         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       362         0         0         0       262         0         0         0       262         0         0         0       262         0         0
dram[3]:          0       315         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       329         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       280         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63112 n_act=4 n_pre=3 n_req=21 n_rd=10 n_write=16 bw_util=0.0008235
n_activity=347 dram_eff=0.1499
bk0: 10a 62998i bk1: 0a 63142i bk2: 0a 63145i bk3: 0a 63145i bk4: 0a 63145i bk5: 0a 63145i bk6: 0a 63145i bk7: 0a 63145i bk8: 0a 63145i bk9: 0a 63145i bk10: 0a 63145i bk11: 0a 63145i bk12: 0a 63145i bk13: 0a 63145i bk14: 0a 63145i bk15: 0a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000839338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63118 n_act=2 n_pre=1 n_req=20 n_rd=8 n_write=16 bw_util=0.0007602
n_activity=229 dram_eff=0.2096
bk0: 8a 63035i bk1: 0a 63144i bk2: 0a 63144i bk3: 0a 63145i bk4: 0a 63145i bk5: 0a 63145i bk6: 0a 63145i bk7: 0a 63145i bk8: 0a 63145i bk9: 0a 63145i bk10: 0a 63145i bk11: 0a 63145i bk12: 0a 63145i bk13: 0a 63145i bk14: 0a 63145i bk15: 0a 63146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63112 n_act=5 n_pre=0 n_req=21 n_rd=14 n_write=14 bw_util=0.0008868
n_activity=278 dram_eff=0.2014
bk0: 4a 63126i bk1: 4a 63052i bk2: 0a 63145i bk3: 0a 63145i bk4: 0a 63145i bk5: 2a 63129i bk6: 0a 63144i bk7: 0a 63145i bk8: 0a 63145i bk9: 2a 63128i bk10: 0a 63144i bk11: 0a 63144i bk12: 0a 63145i bk13: 2a 63129i bk14: 0a 63144i bk15: 0a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00712646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63123 n_act=2 n_pre=0 n_req=16 n_rd=8 n_write=12 bw_util=0.0006335
n_activity=152 dram_eff=0.2632
bk0: 4a 63125i bk1: 4a 63058i bk2: 0a 63144i bk3: 0a 63145i bk4: 0a 63145i bk5: 0a 63145i bk6: 0a 63145i bk7: 0a 63145i bk8: 0a 63145i bk9: 0a 63145i bk10: 0a 63145i bk11: 0a 63145i bk12: 0a 63145i bk13: 0a 63145i bk14: 0a 63145i bk15: 0a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00631879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63119 n_act=2 n_pre=0 n_req=20 n_rd=8 n_write=16 bw_util=0.0007602
n_activity=201 dram_eff=0.2388
bk0: 4a 63125i bk1: 4a 63066i bk2: 0a 63144i bk3: 0a 63145i bk4: 0a 63145i bk5: 0a 63145i bk6: 0a 63145i bk7: 0a 63145i bk8: 0a 63145i bk9: 0a 63145i bk10: 0a 63145i bk11: 0a 63145i bk12: 0a 63145i bk13: 0a 63145i bk14: 0a 63145i bk15: 0a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63145 n_nop=63121 n_act=2 n_pre=0 n_req=19 n_rd=6 n_write=16 bw_util=0.0006968
n_activity=197 dram_eff=0.2234
bk0: 2a 63129i bk1: 4a 63081i bk2: 0a 63145i bk3: 0a 63145i bk4: 0a 63145i bk5: 0a 63145i bk6: 0a 63145i bk7: 0a 63145i bk8: 0a 63145i bk9: 0a 63145i bk10: 0a 63145i bk11: 0a 63145i bk12: 0a 63145i bk13: 0a 63145i bk14: 0a 63145i bk15: 0a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000427587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93, Miss = 5, Miss_rate = 0.054, Pending_hits = 28, Reservation_fails = 230
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 79, Miss = 4, Miss_rate = 0.051, Pending_hits = 21, Reservation_fails = 200
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 14, Reservation_fails = 139
L2_cache_bank[5]: Access = 67, Miss = 5, Miss_rate = 0.075, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[6]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 11, Reservation_fails = 70
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 10, Reservation_fails = 100
L2_cache_bank[8]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 14, Reservation_fails = 120
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 14, Reservation_fails = 149
L2_cache_bank[10]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 14, Reservation_fails = 106
L2_total_cache_accesses = 516
L2_total_cache_misses = 27
L2_total_cache_miss_rate = 0.0523
L2_total_cache_pending_hits = 138
L2_total_cache_reservation_fails = 1208
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 614
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 517
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1016
icnt_total_pkts_simt_to_mem=900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.8876
	minimum = 6
	maximum = 120
Network latency average = 17.689
	minimum = 6
	maximum = 99
Slowest packet = 258
Flit latency average = 16.8392
	minimum = 6
	maximum = 98
Slowest flit = 730
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111633
	minimum = 0 (at node 15)
	maximum = 0.00261559 (at node 14)
Accepted packet rate average = 0.00111633
	minimum = 0 (at node 15)
	maximum = 0.00261559 (at node 14)
Injected flit rate average = 0.00207257
	minimum = 0 (at node 15)
	maximum = 0.00509056 (at node 14)
Accepted flit rate average= 0.00207257
	minimum = 0 (at node 15)
	maximum = 0.00441557 (at node 14)
Injected packet length average = 1.85659
Accepted packet length average = 1.85659
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8876 (1 samples)
	minimum = 6 (1 samples)
	maximum = 120 (1 samples)
Network latency average = 17.689 (1 samples)
	minimum = 6 (1 samples)
	maximum = 99 (1 samples)
Flit latency average = 16.8392 (1 samples)
	minimum = 6 (1 samples)
	maximum = 98 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00111633 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00261559 (1 samples)
Accepted packet rate average = 0.00111633 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00261559 (1 samples)
Injected flit rate average = 0.00207257 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00509056 (1 samples)
Accepted flit rate average = 0.00207257 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00441557 (1 samples)
Injected packet size average = 1.85659 (1 samples)
Accepted packet size average = 1.85659 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 443838 (inst/sec)
gpgpu_simulation_rate = 11852 (cycle/sec)
GPU: 8 queen = 92  time = 3407.236084 msec
