
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.79

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency last_grant_idx[0]$_SDFFE_PN0P_/CK ^
  -0.06 target latency grant[1]$_SDFF_PN0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_grant_idx[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
     6   17.97    0.01    0.10    0.16 v last_grant_idx[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net15 (net)
                  0.01    0.00    0.16 v _331_/A1 (NAND2_X1)
     1    1.83    0.01    0.02    0.18 ^ _331_/ZN (NAND2_X1)
                                         _099_ (net)
                  0.01    0.00    0.18 ^ _332_/B2 (AOI21_X1)
     1    1.69    0.01    0.01    0.19 v _332_/ZN (AOI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.19 v last_grant_idx[1]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
     3    5.97    0.02    0.10    0.15 v last_grant_idx[1]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _151_ (net)
                  0.02    0.00    0.15 v _335_/B (HA_X1)
     2    5.36    0.04    0.05    0.21 ^ _335_/S (HA_X1)
                                         _153_ (net)
                  0.04    0.00    0.21 ^ rebuffer2/A (BUF_X1)
     2    3.30    0.01    0.03    0.24 ^ rebuffer2/Z (BUF_X1)
                                         net18 (net)
                  0.01    0.00    0.24 ^ _209_/S (MUX2_X1)
     4    4.41    0.01    0.06    0.30 v _209_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.30 v _216_/B (MUX2_X1)
     2    4.97    0.01    0.07    0.37 v _216_/Z (MUX2_X1)
                                         _127_ (net)
                  0.01    0.00    0.37 v _219_/B1 (AOI21_X2)
     2    4.51    0.02    0.03    0.40 ^ _219_/ZN (AOI21_X2)
                                         _142_ (net)
                  0.02    0.00    0.40 ^ _333_/A (HA_X1)
     2    3.74    0.03    0.06    0.46 ^ _333_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.46 ^ rebuffer4/A (BUF_X2)
     3    7.81    0.01    0.03    0.50 ^ rebuffer4/Z (BUF_X2)
                                         net20 (net)
                  0.01    0.00    0.50 ^ _234_/A1 (NAND2_X2)
     3    6.38    0.01    0.02    0.51 v _234_/ZN (NAND2_X2)
                                         _013_ (net)
                  0.01    0.00    0.51 v _238_/B1 (AOI21_X2)
     2    4.35    0.02    0.03    0.54 ^ _238_/ZN (AOI21_X2)
                                         _017_ (net)
                  0.02    0.00    0.54 ^ _239_/B1 (AOI21_X2)
     2    4.57    0.01    0.02    0.56 v _239_/ZN (AOI21_X2)
                                         _018_ (net)
                  0.01    0.00    0.56 v _240_/S (MUX2_X1)
     2    4.87    0.02    0.06    0.62 ^ _240_/Z (MUX2_X1)
                                         _168_ (net)
                  0.02    0.00    0.62 ^ _343_/A (HA_X1)
     2    5.56    0.04    0.07    0.69 ^ _343_/S (HA_X1)
                                         _171_ (net)
                  0.04    0.00    0.69 ^ _246_/B2 (AOI21_X2)
     1    5.91    0.01    0.02    0.71 v _246_/ZN (AOI21_X2)
                                         _023_ (net)
                  0.01    0.00    0.71 v _247_/A (AOI21_X4)
     2   10.01    0.03    0.04    0.76 ^ _247_/ZN (AOI21_X4)
                                         _024_ (net)
                  0.03    0.00    0.76 ^ _256_/A1 (NOR3_X4)
     3   12.87    0.01    0.02    0.77 v _256_/ZN (NOR3_X4)
                                         _033_ (net)
                  0.01    0.00    0.77 v _257_/A1 (NOR2_X4)
     3    8.51    0.02    0.03    0.80 ^ _257_/ZN (NOR2_X4)
                                         _034_ (net)
                  0.02    0.00    0.80 ^ _258_/S (MUX2_X1)
     1    3.62    0.01    0.06    0.87 v _258_/Z (MUX2_X1)
                                         _176_ (net)
                  0.01    0.00    0.87 v _345_/B (HA_X1)
     2    4.83    0.01    0.06    0.93 v _345_/S (HA_X1)
                                         _179_ (net)
                  0.01    0.00    0.93 v _269_/B2 (AOI21_X2)
     2    5.49    0.03    0.04    0.97 ^ _269_/ZN (AOI21_X2)
                                         _043_ (net)
                  0.03    0.00    0.97 ^ _273_/A1 (NOR2_X2)
     3   11.81    0.01    0.02    0.99 v _273_/ZN (NOR2_X2)
                                         _047_ (net)
                  0.01    0.00    0.99 v _274_/A1 (NOR3_X4)
     3    6.93    0.03    0.04    1.02 ^ _274_/ZN (NOR3_X4)
                                         _048_ (net)
                  0.03    0.00    1.02 ^ _275_/A3 (NOR3_X1)
     1    3.10    0.01    0.02    1.04 v _275_/ZN (NOR3_X1)
                                         _049_ (net)
                  0.01    0.00    1.04 v _290_/A (AOI211_X2)
     3    6.44    0.05    0.08    1.12 ^ _290_/ZN (AOI211_X2)
                                         _064_ (net)
                  0.05    0.00    1.12 ^ _319_/A1 (AND3_X1)
     1    1.29    0.01    0.05    1.17 ^ _319_/ZN (AND3_X1)
                                         _000_ (net)
                  0.01    0.00    1.17 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  1.17   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.03    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
     3    5.97    0.02    0.10    0.15 v last_grant_idx[1]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _151_ (net)
                  0.02    0.00    0.15 v _335_/B (HA_X1)
     2    5.36    0.04    0.05    0.21 ^ _335_/S (HA_X1)
                                         _153_ (net)
                  0.04    0.00    0.21 ^ rebuffer2/A (BUF_X1)
     2    3.30    0.01    0.03    0.24 ^ rebuffer2/Z (BUF_X1)
                                         net18 (net)
                  0.01    0.00    0.24 ^ _209_/S (MUX2_X1)
     4    4.41    0.01    0.06    0.30 v _209_/Z (MUX2_X1)
                                         _120_ (net)
                  0.01    0.00    0.30 v _216_/B (MUX2_X1)
     2    4.97    0.01    0.07    0.37 v _216_/Z (MUX2_X1)
                                         _127_ (net)
                  0.01    0.00    0.37 v _219_/B1 (AOI21_X2)
     2    4.51    0.02    0.03    0.40 ^ _219_/ZN (AOI21_X2)
                                         _142_ (net)
                  0.02    0.00    0.40 ^ _333_/A (HA_X1)
     2    3.74    0.03    0.06    0.46 ^ _333_/S (HA_X1)
                                         _145_ (net)
                  0.03    0.00    0.46 ^ rebuffer4/A (BUF_X2)
     3    7.81    0.01    0.03    0.50 ^ rebuffer4/Z (BUF_X2)
                                         net20 (net)
                  0.01    0.00    0.50 ^ _234_/A1 (NAND2_X2)
     3    6.38    0.01    0.02    0.51 v _234_/ZN (NAND2_X2)
                                         _013_ (net)
                  0.01    0.00    0.51 v _238_/B1 (AOI21_X2)
     2    4.35    0.02    0.03    0.54 ^ _238_/ZN (AOI21_X2)
                                         _017_ (net)
                  0.02    0.00    0.54 ^ _239_/B1 (AOI21_X2)
     2    4.57    0.01    0.02    0.56 v _239_/ZN (AOI21_X2)
                                         _018_ (net)
                  0.01    0.00    0.56 v _240_/S (MUX2_X1)
     2    4.87    0.02    0.06    0.62 ^ _240_/Z (MUX2_X1)
                                         _168_ (net)
                  0.02    0.00    0.62 ^ _343_/A (HA_X1)
     2    5.56    0.04    0.07    0.69 ^ _343_/S (HA_X1)
                                         _171_ (net)
                  0.04    0.00    0.69 ^ _246_/B2 (AOI21_X2)
     1    5.91    0.01    0.02    0.71 v _246_/ZN (AOI21_X2)
                                         _023_ (net)
                  0.01    0.00    0.71 v _247_/A (AOI21_X4)
     2   10.01    0.03    0.04    0.76 ^ _247_/ZN (AOI21_X4)
                                         _024_ (net)
                  0.03    0.00    0.76 ^ _256_/A1 (NOR3_X4)
     3   12.87    0.01    0.02    0.77 v _256_/ZN (NOR3_X4)
                                         _033_ (net)
                  0.01    0.00    0.77 v _257_/A1 (NOR2_X4)
     3    8.51    0.02    0.03    0.80 ^ _257_/ZN (NOR2_X4)
                                         _034_ (net)
                  0.02    0.00    0.80 ^ _258_/S (MUX2_X1)
     1    3.62    0.01    0.06    0.87 v _258_/Z (MUX2_X1)
                                         _176_ (net)
                  0.01    0.00    0.87 v _345_/B (HA_X1)
     2    4.83    0.01    0.06    0.93 v _345_/S (HA_X1)
                                         _179_ (net)
                  0.01    0.00    0.93 v _269_/B2 (AOI21_X2)
     2    5.49    0.03    0.04    0.97 ^ _269_/ZN (AOI21_X2)
                                         _043_ (net)
                  0.03    0.00    0.97 ^ _273_/A1 (NOR2_X2)
     3   11.81    0.01    0.02    0.99 v _273_/ZN (NOR2_X2)
                                         _047_ (net)
                  0.01    0.00    0.99 v _274_/A1 (NOR3_X4)
     3    6.93    0.03    0.04    1.02 ^ _274_/ZN (NOR3_X4)
                                         _048_ (net)
                  0.03    0.00    1.02 ^ _275_/A3 (NOR3_X1)
     1    3.10    0.01    0.02    1.04 v _275_/ZN (NOR3_X1)
                                         _049_ (net)
                  0.01    0.00    1.04 v _290_/A (AOI211_X2)
     3    6.44    0.05    0.08    1.12 ^ _290_/ZN (AOI211_X2)
                                         _064_ (net)
                  0.05    0.00    1.12 ^ _319_/A1 (AND3_X1)
     1    1.29    0.01    0.05    1.17 ^ _319_/ZN (AND3_X1)
                                         _000_ (net)
                  0.01    0.00    1.17 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  1.17   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    2.85    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.29    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.75    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.03    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1469588726758957

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7402

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.796917915344238

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7987

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 6

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.15 v last_grant_idx[1]$_SDFFE_PN0P_/QN (DFF_X2)
   0.05    0.21 ^ _335_/S (HA_X1)
   0.03    0.24 ^ rebuffer2/Z (BUF_X1)
   0.06    0.30 v _209_/Z (MUX2_X1)
   0.07    0.37 v _216_/Z (MUX2_X1)
   0.03    0.40 ^ _219_/ZN (AOI21_X2)
   0.06    0.46 ^ _333_/S (HA_X1)
   0.03    0.50 ^ rebuffer4/Z (BUF_X2)
   0.02    0.51 v _234_/ZN (NAND2_X2)
   0.03    0.54 ^ _238_/ZN (AOI21_X2)
   0.02    0.56 v _239_/ZN (AOI21_X2)
   0.06    0.62 ^ _240_/Z (MUX2_X1)
   0.07    0.69 ^ _343_/S (HA_X1)
   0.02    0.71 v _246_/ZN (AOI21_X2)
   0.04    0.76 ^ _247_/ZN (AOI21_X4)
   0.02    0.77 v _256_/ZN (NOR3_X4)
   0.03    0.80 ^ _257_/ZN (NOR2_X4)
   0.07    0.87 v _258_/Z (MUX2_X1)
   0.06    0.93 v _345_/S (HA_X1)
   0.04    0.97 ^ _269_/ZN (AOI21_X2)
   0.02    0.99 v _273_/ZN (NOR2_X2)
   0.04    1.02 ^ _274_/ZN (NOR3_X4)
   0.02    1.04 v _275_/ZN (NOR3_X1)
   0.08    1.12 ^ _290_/ZN (AOI211_X2)
   0.05    1.17 ^ _319_/ZN (AND3_X1)
   0.00    1.17 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
           1.17   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -1.17   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_grant_idx[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.16 v last_grant_idx[1]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.18 ^ _331_/ZN (NAND2_X1)
   0.01    0.19 v _332_/ZN (AOI21_X1)
   0.00    0.19 v last_grant_idx[1]$_SDFFE_PN0P_/D (DFF_X2)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ last_grant_idx[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0557

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0557

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.1725

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.1476

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-12.588486

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.23e-04   3.36e-05   6.17e-07   1.57e-04   5.2%
Combinational          1.51e-03   1.31e-03   8.33e-06   2.82e-03  93.2%
Clock                  3.28e-05   1.68e-05   1.03e-07   4.97e-05   1.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.67e-03   1.36e-03   9.05e-06   3.03e-03 100.0%
                          54.9%      44.8%       0.3%
