// Seed: 3393339121
module module_0 #(
    parameter id_6 = 32'd11
) (
    input  wand  id_0,
    output tri0  id_1,
    output uwire id_2
);
  logic [7:0] id_4;
  wire id_5;
  logic [1 : -1] _id_6, id_7;
  assign module_1._id_2 = 0;
  assign id_4[id_6] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    output tri0 id_0,
    input supply1 id_1,
    input tri _id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output wor id_6,
    output tri id_7
);
  wire [-1 : id_2] id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
endmodule
