# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/ALU.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/Adder.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/ControlUnit.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/DataMemory.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/Extend.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/InstructionMemory.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/Mux2x1.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/Mux4x1.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sources_1/new/RegisterFile.sv" \
"../../../../DigitalComputerDesignTermProject.srcs/sim_1/new/testbench_microprocessor.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
