
*** Running vivado
    with args -log eth_udp_loop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source eth_udp_loop.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source eth_udp_loop.tcl -notrace
Command: synth_design -top eth_udp_loop -part xcku5p-ffvb676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24688
INFO: [Synth 8-11241] undeclared symbol 'clk_125m_deg', assumed default net type 'wire' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:108]
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:110]
INFO: [Synth 8-11241] undeclared symbol 'rgmii_txc', assumed default net type 'wire' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2880.668 ; gain = 380.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth_udp_loop' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/synth_1/.Xil/Vivado-21852-DESKTOP-IDDMGFU/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/synth_1/.Xil/Vivado-21852-DESKTOP-IDDMGFU/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDDRE1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73794]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'IDDRE1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73794]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDRE1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94816]
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ODDRE1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94816]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/crc32_d8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/arp/arp.v:23]
INFO: [Synth 8-6157] synthesizing module 'icmp' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'icmp_tx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'icmp_tx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'icmp' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_rx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:23]
	Parameter BOARD_MAC bound to: 48'b000000000001000100100010001100110100010001010101 
	Parameter BOARD_IP bound to: -1062731510 - type: integer 
	Parameter DES_MAC bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DES_IP bound to: -1062731418 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/synth_1/.Xil/Vivado-21852-DESKTOP-IDDMGFU/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/synth_1/.Xil/Vivado-21852-DESKTOP-IDDMGFU/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo_generator_0_inst' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:223]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo_generator_0_inst' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:223]
WARNING: [Synth 8-7023] instance 'fifo_generator_0_inst' of module 'fifo_generator_0' has 10 connections declared, but only 8 given [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:223]
INFO: [Synth 8-6157] synthesizing module 'eth_ctrl' [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eth_ctrl' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_loop' (0#1) [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/eth_udp_loop.v:23]
WARNING: [Synth 8-6014] Unused sequential element ip_head_byte_num_reg was removed.  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:161]
WARNING: [Synth 8-6014] Unused sequential element icmp_code_reg was removed.  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:166]
WARNING: [Synth 8-6014] Unused sequential element icmp_checksum_reg was removed.  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:167]
WARNING: [Synth 8-6014] Unused sequential element rec_en_cnt_reg was removed.  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_rx.v:177]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module icmp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/icmp/icmp_tx.v:217]
WARNING: [Synth 8-6014] Unused sequential element ip_head_byte_num_reg was removed.  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_rx.v:144]
WARNING: [Synth 8-7137] Register ip_head_reg[6] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[5] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[4] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[3] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[2] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7137] Register ip_head_reg[0] in module udp_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/sources_1/new/udp/udp_tx.v:202]
WARNING: [Synth 8-7129] Port arp_tx_done in module eth_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3008.789 ; gain = 508.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.703 ; gain = 526.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.703 ; gain = 526.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3038.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_generator_0_inst'
Finished Parsing XDC File [d:/VIVADO23/ku5p/12_UDP_TEST/udp_test.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_generator_0_inst'
Parsing XDC File [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_udp_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_udp_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3148.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  BUFIO => BUFGCE: 1 instance 
  ODDRE1 => OSERDESE3: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3148.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3148.898 ; gain = 648.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3148.898 ; gain = 648.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo_generator_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3148.898 ; gain = 648.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'icmp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'icmp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
               st_rx_end |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                            00001 |                            00001
             st_preamble |                            00010 |                            00010
             st_eth_head |                            00100 |                            00100
             st_arp_data |                            01000 |                            01000
                  st_crc |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
            st_icmp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'icmp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
            st_check_sum |                         00000010 |                         00000010
           st_check_icmp |                         00000100 |                         00000100
             st_preamble |                         00001000 |                         00001000
             st_eth_head |                         00010000 |                         00010000
              st_ip_head |                         00100000 |                         00100000
              st_tx_data |                         01000000 |                         01000000
                  st_crc |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'icmp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
             st_preamble |                          0000010 |                          0000010
             st_eth_head |                          0000100 |                          0000100
              st_ip_head |                          0001000 |                          0001000
             st_udp_head |                          0010000 |                          0010000
              st_rx_data |                          0100000 |                          0100000
               st_rx_end |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                          0000001 |                          0000001
            st_check_sum |                          0000010 |                          0000010
             st_preamble |                          0000100 |                          0000100
             st_eth_head |                          0001000 |                          0001000
              st_ip_head |                          0010000 |                          0010000
              st_tx_data |                          0100000 |                          0100000
                  st_crc |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3148.898 ; gain = 648.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   4 Input   32 Bit       Adders := 1     
	  10 Input   20 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 21    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 18    
	   6 Input      1 Bit         XORs := 21    
	   8 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 21    
	  10 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 9     
	  12 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 27    
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 97    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 48    
+---Muxes : 
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 27    
	   3 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 6     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 28    
	   8 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 10    
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 57    
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 19    
	   8 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 101   
	   4 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 40    
	   6 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port arp_tx_done in module eth_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module udp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module icmp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.898 ; gain = 648.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3444.746 ; gain = 944.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3449.297 ; gain = 948.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3528.277 ; gain = 1027.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz        |     1|
|2     |fifo_generator |     1|
|3     |BUFG           |     1|
|4     |BUFIO          |     1|
|5     |CARRY8         |    66|
|6     |IDDRE1         |     5|
|7     |LUT1           |    61|
|8     |LUT2           |   271|
|9     |LUT3           |   249|
|10    |LUT4           |   326|
|11    |LUT5           |   511|
|12    |LUT6           |   869|
|13    |ODDRE1         |     5|
|14    |FDCE           |  1088|
|15    |FDPE           |   257|
|16    |FDRE           |   173|
|17    |FDSE           |    20|
|18    |IBUF           |     7|
|19    |OBUF           |     6|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3542.102 ; gain = 919.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.102 ; gain = 1041.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3550.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  BUFIO => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  ODDRE1 => OSERDESE3: 5 instances

Synth Design complete | Checksum: 20eae329
INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 3568.922 ; gain = 2094.023
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO23/ku5p/12_UDP_TEST/udp_test.runs/synth_1/eth_udp_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_loop_utilization_synth.rpt -pb eth_udp_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 19:31:06 2024...
