

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label13'
================================================================
* Date:           Sat Nov  9 22:01:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.312 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label13  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_V_2_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sum_V_2_reload"   --->   Operation 7 'read' 'sum_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln303_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln303"   --->   Operation 8 'read' 'sext_ln303_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_Result_95"   --->   Operation 9 'read' 'p_Result_95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln303_cast = sext i7 %sext_ln303_read"   --->   Operation 10 'sext' 'sext_ln303_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_Result_95_read, i32 %p_Val2_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 28, i32 %p"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %sext_ln303_cast, i32 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond269"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j_14 = load i32 %j"   --->   Operation 15 'load' 'j_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_3 = load i32 %p"   --->   Operation 16 'load' 'p_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%or_ln303 = or i32 %j_14, i32 %p_3" [decoder.cpp:303]   --->   Operation 18 'or' 'or_ln303' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln303, i32 31" [decoder.cpp:303]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %tmp, void %for.inc280, void %if.end301.loopexit4.exitStub" [decoder.cpp:303]   --->   Operation 20 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load_8 = load i32 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 22 'specloopname' 'specloopname_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i32 %p_3"   --->   Operation 23 'trunc' 'trunc_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %sum_V_2_reload_read, i29 %trunc_ln779"   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_49 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_load_8, i32 %j_14, i1 %p_Result_s"   --->   Operation 25 'bitset' 'p_Result_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.70ns)   --->   "%p_4 = add i32 %p_3, i32 4294967295" [decoder.cpp:305]   --->   Operation 26 'add' 'p_4' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.70ns)   --->   "%j_15 = add i32 %j_14, i32 4294967295" [decoder.cpp:303]   --->   Operation 27 'add' 'j_15' <Predicate = (!tmp)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln303 = store i32 %p_Result_49, i32 %p_Val2_s" [decoder.cpp:303]   --->   Operation 28 'store' 'store_ln303' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln303 = store i32 %p_4, i32 %p" [decoder.cpp:303]   --->   Operation 29 'store' 'store_ln303' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln303 = store i32 %j_15, i32 %j" [decoder.cpp:303]   --->   Operation 30 'store' 'store_ln303' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln303 = br void %for.cond269" [decoder.cpp:303]   --->   Operation 31 'br' 'br_ln303' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 32 'load' 'p_Val2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_V_28_out, i32 %p_Val2_load"   --->   Operation 33 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Result_95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln303]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_V_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_28_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca      ) [ 011]
p                   (alloca      ) [ 011]
p_Val2_s            (alloca      ) [ 011]
sum_V_2_reload_read (read        ) [ 011]
sext_ln303_read     (read        ) [ 000]
p_Result_95_read    (read        ) [ 000]
sext_ln303_cast     (sext        ) [ 000]
store_ln0           (store       ) [ 000]
store_ln0           (store       ) [ 000]
store_ln0           (store       ) [ 000]
br_ln0              (br          ) [ 000]
j_14                (load        ) [ 000]
p_3                 (load        ) [ 000]
specpipeline_ln0    (specpipeline) [ 000]
or_ln303            (or          ) [ 000]
tmp                 (bitselect   ) [ 011]
br_ln303            (br          ) [ 000]
p_Val2_load_8       (load        ) [ 000]
specloopname_ln779  (specloopname) [ 000]
trunc_ln779         (trunc       ) [ 000]
p_Result_s          (bitselect   ) [ 000]
p_Result_49         (bitset      ) [ 000]
p_4                 (add         ) [ 000]
j_15                (add         ) [ 000]
store_ln303         (store       ) [ 000]
store_ln303         (store       ) [ 000]
store_ln303         (store       ) [ 000]
br_ln303            (br          ) [ 000]
p_Val2_load         (load        ) [ 000]
write_ln0           (write       ) [ 000]
ret_ln0             (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Result_95">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln303">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_V_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_V_28_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_28_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sum_V_2_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="29" slack="0"/>
<pin id="54" dir="0" index="1" bw="29" slack="0"/>
<pin id="55" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_V_2_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln303_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="7" slack="0"/>
<pin id="61" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln303_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Result_95_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_95_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln303_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln303_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_14_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_14/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_3_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_3/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="or_ln303_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln303/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_load_8_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_8/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln779_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_Result_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="29" slack="1"/>
<pin id="126" dir="0" index="2" bw="29" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_49_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_49/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_15_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln303_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln303_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln303_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Val2_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_Val2_s_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="193" class="1005" name="sum_V_2_reload_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="29" slack="1"/>
<pin id="195" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="77" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="99" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="116" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="96" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="99" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="96" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="130" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="140" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="146" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="174"><net_src comp="40" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="181"><net_src comp="44" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="188"><net_src comp="48" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="196"><net_src comp="52" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_28_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label13 : p_Result_95 | {1 }
	Port: decoder_Pipeline_decoder_label13 : sext_ln303 | {1 }
	Port: decoder_Pipeline_decoder_label13 : sum_V_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		or_ln303 : 1
		tmp : 1
		br_ln303 : 2
		trunc_ln779 : 1
		p_Result_s : 2
		p_Result_49 : 3
		p_4 : 1
		j_15 : 1
		store_ln303 : 4
		store_ln303 : 2
		store_ln303 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |           p_4_fu_140           |    0    |    39   |
|          |           j_15_fu_146          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln303_fu_102        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          | sum_V_2_reload_read_read_fu_52 |    0    |    0    |
|   read   |   sext_ln303_read_read_fu_58   |    0    |    0    |
|          |   p_Result_95_read_read_fu_64  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_70     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |      sext_ln303_cast_fu_77     |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_108           |    0    |    0    |
|          |        p_Result_s_fu_123       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln779_fu_119       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  bitset  |       p_Result_49_fu_130       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   110   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         j_reg_171         |   32   |
|      p_Val2_s_reg_185     |   32   |
|         p_reg_178         |   32   |
|sum_V_2_reload_read_reg_193|   29   |
+---------------------------+--------+
|           Total           |   125  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   110  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   125  |    -   |
+-----------+--------+--------+
|   Total   |   125  |   110  |
+-----------+--------+--------+
