{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 16:14:48 2019 " "Info: Processing started: Tue Oct 01 16:14:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/altera/91sp2/quartus/hw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/altera/91sp2/quartus/hw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/altera/91sp2/quartus/hw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/altera/91sp2/quartus/hw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_teste1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloco_teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_teste1 " "Info: Found entity 1: bloco_teste1" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Info: Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/altera/91sp2/quartus/hw/Controlador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcA " "Info: Found entity 1: ULAsrcA" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAsrcB " "Info: Found entity 1: ULAsrcB" {  } { { "ULAsrcB.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_teste1 " "Info: Elaborating entity \"bloco_teste1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Banco_reg inst " "Warning: Port \"Clk\" of type Banco_reg and instance \"inst\" is missing source signal" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 208 400 624 368 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador B " "Warning: Port \"Clk\" of type Registrador and instance \"B\" is missing source signal" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 280 856 1040 408 "B" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst4 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst4\"" {  } { { "bloco_teste1.bdf" "inst4" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst4\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/altera/91sp2/quartus/hw/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IorD IorD:inst2 " "Info: Elaborating entity \"IorD\" for hierarchy \"IorD:inst2\"" {  } { { "bloco_teste1.bdf" "inst2" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -72 -352 -160 88 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC IorD.v(9) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(9): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ULA_Result IorD.v(10) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(10): variable \"ULA_Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ULAOut IorD.v(11) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(11): variable \"ULAOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_opcode IorD.v(12) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(12): variable \"ex_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_overflow IorD.v(13) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(13): variable \"ex_overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ex_div0 IorD.v(14) " "Warning (10235): Verilog HDL Always Construct warning at IorD.v(14): variable \"ex_div0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IorD.v(8) " "Warning (10270): Verilog HDL Case Statement warning at IorD.v(8): incomplete case statement has no default case item" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out IorD.v(7) " "Warning (10240): Verilog HDL Always Construct warning at IorD.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] IorD.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at IorD.v(7)" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "bloco_teste1.bdf" "PC" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -216 -800 -616 -88 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst8 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst8\"" {  } { { "bloco_teste1.bdf" "inst8" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 128 1696 1856 288 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcA ULAsrcA:inst7 " "Info: Elaborating entity \"ULAsrcA\" for hierarchy \"ULAsrcA:inst7\"" {  } { { "bloco_teste1.bdf" "inst7" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 88 1192 1352 216 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC ULAsrcA.v(9) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(9): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ULAsrcA.v(10) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR ULAsrcA.v(11) " "Warning (10235): Verilog HDL Always Construct warning at ULAsrcA.v(11): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULAsrcA.v(8) " "Warning (10270): Verilog HDL Case Statement warning at ULAsrcA.v(8): incomplete case statement has no default case item" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ULAsrcA.v(7) " "Warning (10240): Verilog HDL Always Construct warning at ULAsrcA.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ULAsrcA.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at ULAsrcA.v(7)" {  } { { "ULAsrcA.v" "" { Text "C:/altera/91sp2/quartus/hw/ULAsrcA.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:inst6 " "Info: Elaborating entity \"Controlador\" for hierarchy \"Controlador:inst6\"" {  } { { "bloco_teste1.bdf" "inst6" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -552 -312 -176 -456 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Controlador.v(13) " "Warning (10762): Verilog HDL Case Statement warning at Controlador.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Controlador.v" "" { Text "C:/altera/91sp2/quartus/hw/Controlador.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ULAsrcA Controlador.v(8) " "Warning (10034): Output port \"ULAsrcA\" at Controlador.v(8) has no driver" {  } { { "Controlador.v" "" { Text "C:/altera/91sp2/quartus/hw/Controlador.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ULAsrcB Controlador.v(8) " "Warning (10034): Output port \"ULAsrcB\" at Controlador.v(8) has no driver" {  } { { "Controlador.v" "" { Text "C:/altera/91sp2/quartus/hw/Controlador.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAsrcB ULAsrcB:inst5 " "Info: Elaborating entity \"ULAsrcB\" for hierarchy \"ULAsrcB:inst5\"" {  } { { "bloco_teste1.bdf" "inst5" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 232 1192 1352 360 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst\"" {  } { { "bloco_teste1.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { 208 400 624 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst1 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst1\"" {  } { { "bloco_teste1.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -32 376 576 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[0\] " "Warning: LATCH primitive \"IorD:inst2\|out\[0\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[1\] " "Warning: LATCH primitive \"IorD:inst2\|out\[1\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[2\] " "Warning: LATCH primitive \"IorD:inst2\|out\[2\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[3\] " "Warning: LATCH primitive \"IorD:inst2\|out\[3\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[4\] " "Warning: LATCH primitive \"IorD:inst2\|out\[4\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[5\] " "Warning: LATCH primitive \"IorD:inst2\|out\[5\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[6\] " "Warning: LATCH primitive \"IorD:inst2\|out\[6\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "IorD:inst2\|out\[7\] " "Warning: LATCH primitive \"IorD:inst2\|out\[7\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/altera/91sp2/quartus/hw/IorD.v" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memoria:inst4\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ALTSYNCRAM 5 " "Info: Removed 5 MSB VCC or GND address nodes from RAM block \"Memoria:inst4\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/altera/91sp2/quartus/hw/db/altsyncram_g2a1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memoria:inst4\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ALTSYNCRAM 6 " "Info: Removed 6 MSB VCC or GND address nodes from RAM block \"Memoria:inst4\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/altera/91sp2/quartus/hw/db/altsyncram_g2a1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/altera/91sp2/quartus/hw/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "C:/altera/91sp2/quartus/hw/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Info: Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4489 " "Info: Peak virtual memory: 4489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 16:14:53 2019 " "Info: Processing ended: Tue Oct 01 16:14:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
