vhdl work "foursel.vhd"
verilog work "foursel_t.v"
verilog work "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v"
