Altera SoCFPGA NAND Flash Controller FIFOs Error Detection and Correction [EDAC]

The Altera Arria 10 NAND flash controller has three local SRAM memory buffers:
the write FIFO buffer, the read FIFO buffer and the ECC buffer.
Each of these memories is protected by error checking and correction (ECC),
and by interrupts for single and double-bit errors.

NAND ECC Required Properties:
- compatible : Should be "altr,socfpga-a10-nand-buf-ecc" for the ECC buffer
	or "altr,socfpga-a10-nand-rd-ecc" for the read FIFO buffer
	or "altr,socfpga-a10-nand-wr-ecc" for the write FIFO buffer.
- reg : Address and size for ECC error interrupt status and clear registers.
- parent : phandle to parent NAND DT

Example:
	nandecc_buf@ff8c2000 {
		compatible = "altr,socfpga-a10-nand-buf-ecc";
		reg = <0xff8c2000 0x400>;
		parent = <&nand>;
	};

	nandecc_rd@ff8c2400 {
		compatible = "aaltr,socfpga-a10-nand-rd-ecc";
		reg = <0xff8c2400 0x400>;
		parent = <&nand>;
	};

	nandecc_wr@ff8c2800 {
		compatible = "altr,socfpga-a10-nand-wr-ecc";
		reg = <0xff8c2800 0x400>;
		parent = <&nand>;
	};
