# MIPS-CPU

This project contains a pipelined and a non-pipelined 5-stage MIPS-compatible CPU, programmed using Verilog. It is produced as part of the EIE 2nd year Instruction Architecture coursework.
