// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_0_V_address0,
        conv_out_0_V_ce0,
        conv_out_0_V_q0,
        conv_out_0_V_address1,
        conv_out_0_V_ce1,
        conv_out_0_V_q1,
        conv_out_1_V_address0,
        conv_out_1_V_ce0,
        conv_out_1_V_q0,
        conv_out_1_V_address1,
        conv_out_1_V_ce1,
        conv_out_1_V_q1,
        conv_out_2_V_address0,
        conv_out_2_V_ce0,
        conv_out_2_V_q0,
        conv_out_2_V_address1,
        conv_out_2_V_ce1,
        conv_out_2_V_q1,
        conv_out_3_V_address0,
        conv_out_3_V_ce0,
        conv_out_3_V_q0,
        conv_out_3_V_address1,
        conv_out_3_V_ce1,
        conv_out_3_V_q1,
        max_pool_out_V_address0,
        max_pool_out_V_ce0,
        max_pool_out_V_we0,
        max_pool_out_V_d0,
        max_pool_out_V_address1,
        max_pool_out_V_ce1,
        max_pool_out_V_we1,
        max_pool_out_V_d1
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_pp0_stage1 = 9'd4;
parameter    ap_ST_fsm_pp0_stage2 = 9'd8;
parameter    ap_ST_fsm_pp0_stage3 = 9'd16;
parameter    ap_ST_fsm_pp0_stage4 = 9'd32;
parameter    ap_ST_fsm_pp0_stage5 = 9'd64;
parameter    ap_ST_fsm_pp0_stage6 = 9'd128;
parameter    ap_ST_fsm_state13 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] conv_out_0_V_address0;
output   conv_out_0_V_ce0;
input  [13:0] conv_out_0_V_q0;
output  [10:0] conv_out_0_V_address1;
output   conv_out_0_V_ce1;
input  [13:0] conv_out_0_V_q1;
output  [10:0] conv_out_1_V_address0;
output   conv_out_1_V_ce0;
input  [13:0] conv_out_1_V_q0;
output  [10:0] conv_out_1_V_address1;
output   conv_out_1_V_ce1;
input  [13:0] conv_out_1_V_q1;
output  [9:0] conv_out_2_V_address0;
output   conv_out_2_V_ce0;
input  [13:0] conv_out_2_V_q0;
output  [9:0] conv_out_2_V_address1;
output   conv_out_2_V_ce1;
input  [13:0] conv_out_2_V_q1;
output  [9:0] conv_out_3_V_address0;
output   conv_out_3_V_ce0;
input  [13:0] conv_out_3_V_q0;
output  [9:0] conv_out_3_V_address1;
output   conv_out_3_V_ce1;
input  [13:0] conv_out_3_V_q1;
output  [9:0] max_pool_out_V_address0;
output   max_pool_out_V_ce0;
output   max_pool_out_V_we0;
output  [13:0] max_pool_out_V_d0;
output  [9:0] max_pool_out_V_address1;
output   max_pool_out_V_ce1;
output   max_pool_out_V_we1;
output  [13:0] max_pool_out_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] conv_out_0_V_address0;
reg conv_out_0_V_ce0;
reg[10:0] conv_out_0_V_address1;
reg conv_out_0_V_ce1;
reg[10:0] conv_out_1_V_address0;
reg conv_out_1_V_ce0;
reg[10:0] conv_out_1_V_address1;
reg conv_out_1_V_ce1;
reg[9:0] conv_out_2_V_address0;
reg conv_out_2_V_ce0;
reg[9:0] conv_out_2_V_address1;
reg conv_out_2_V_ce1;
reg[9:0] conv_out_3_V_address0;
reg conv_out_3_V_ce0;
reg[9:0] conv_out_3_V_address1;
reg conv_out_3_V_ce1;
reg[9:0] max_pool_out_V_address0;
reg max_pool_out_V_ce0;
reg max_pool_out_V_we0;
reg[13:0] max_pool_out_V_d0;
reg[9:0] max_pool_out_V_address1;
reg max_pool_out_V_ce1;
reg max_pool_out_V_we1;
reg[13:0] max_pool_out_V_d1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_697;
reg   [2:0] f_0_reg_708;
reg   [3:0] r_0_reg_719;
reg   [13:0] reg_754;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_2487;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [13:0] reg_758;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
reg   [13:0] reg_763;
wire   [0:0] icmp_ln10_fu_767_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_2487_pp0_iter1_reg;
wire   [6:0] add_ln10_fu_773_p2;
reg   [6:0] add_ln10_reg_2491;
wire   [3:0] select_ln29_52_fu_791_p3;
reg   [3:0] select_ln29_52_reg_2496;
wire   [2:0] select_ln29_53_fu_799_p3;
reg   [2:0] select_ln29_53_reg_2502;
wire   [10:0] zext_ln14_1_fu_811_p1;
reg   [10:0] zext_ln14_1_reg_2508;
reg   [10:0] zext_ln14_1_reg_2508_pp0_iter1_reg;
wire   [10:0] mul_ln1494_fu_853_p2;
reg   [10:0] mul_ln1494_reg_2545;
wire  signed [8:0] sub_ln1494_2_fu_931_p2;
reg  signed [8:0] sub_ln1494_2_reg_2574;
wire   [10:0] add_ln1494_13_fu_965_p2;
reg   [10:0] add_ln1494_13_reg_2580;
wire   [63:0] zext_ln1494_16_fu_1047_p1;
reg   [63:0] zext_ln1494_16_reg_2591;
wire   [4:0] or_ln26_fu_1052_p2;
reg   [4:0] or_ln26_reg_2606;
wire   [10:0] add_ln1494_33_fu_1082_p2;
reg   [10:0] add_ln1494_33_reg_2613;
wire   [63:0] zext_ln1494_32_fu_1094_p1;
reg   [63:0] zext_ln1494_32_reg_2621;
wire   [63:0] zext_ln1494_7_fu_1109_p1;
reg   [63:0] zext_ln1494_7_reg_2631;
wire   [63:0] zext_ln1494_8_fu_1124_p1;
reg   [63:0] zext_ln1494_8_reg_2641;
wire   [63:0] zext_ln1494_17_fu_1169_p1;
reg   [63:0] zext_ln1494_17_reg_2651;
wire   [63:0] zext_ln1494_18_fu_1214_p1;
reg   [63:0] zext_ln1494_18_reg_2661;
wire   [13:0] select_ln29_1_fu_1241_p3;
reg   [13:0] select_ln29_1_reg_2676;
wire   [10:0] mul_ln1494_1_fu_1252_p2;
reg   [10:0] mul_ln1494_1_reg_2682;
wire   [63:0] zext_ln1494_21_fu_1263_p1;
reg   [63:0] zext_ln1494_21_reg_2691;
wire   [63:0] zext_ln1494_22_fu_1279_p1;
reg   [63:0] zext_ln1494_22_reg_2696;
wire   [63:0] zext_ln1494_33_fu_1357_p1;
reg   [63:0] zext_ln1494_33_reg_2711;
wire   [13:0] select_ln29_5_fu_1384_p3;
reg   [13:0] select_ln29_5_reg_2721;
wire   [13:0] select_ln29_9_fu_1414_p3;
reg   [13:0] select_ln29_9_reg_2727;
wire   [12:0] select_ln29_12_fu_1426_p3;
reg   [12:0] select_ln29_12_reg_2733;
wire   [10:0] mul_ln203_fu_1437_p2;
reg   [10:0] mul_ln203_reg_2738;
wire   [63:0] zext_ln1494_9_fu_1453_p1;
reg   [63:0] zext_ln1494_9_reg_2755;
wire   [63:0] zext_ln1494_10_fu_1468_p1;
reg   [63:0] zext_ln1494_10_reg_2765;
wire   [63:0] zext_ln1494_19_fu_1505_p1;
reg   [63:0] zext_ln1494_19_reg_2780;
wire  signed [63:0] sext_ln1494_4_fu_1520_p1;
reg  signed [63:0] sext_ln1494_4_reg_2790;
wire   [63:0] zext_ln1494_23_fu_1535_p1;
reg   [63:0] zext_ln1494_23_reg_2805;
wire  signed [63:0] sext_ln1494_6_fu_1550_p1;
reg  signed [63:0] sext_ln1494_6_reg_2815;
wire   [13:0] select_ln29_13_fu_1564_p3;
reg   [13:0] select_ln29_13_reg_2825;
reg   [13:0] conv_out_3_V_load_3_reg_2831;
wire   [12:0] select_ln29_16_fu_1576_p3;
reg   [12:0] select_ln29_16_reg_2837;
wire   [12:0] select_ln29_20_fu_1588_p3;
reg   [12:0] select_ln29_20_reg_2842;
wire   [12:0] select_ln29_24_fu_1600_p3;
reg   [12:0] select_ln29_24_reg_2847;
wire   [12:0] select_ln29_28_fu_1612_p3;
reg   [12:0] select_ln29_28_reg_2852;
wire   [63:0] zext_ln1494_11_fu_1630_p1;
reg   [63:0] zext_ln1494_11_reg_2857;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] zext_ln1494_24_fu_1645_p1;
reg   [63:0] zext_ln1494_24_reg_2882;
wire  signed [63:0] sext_ln1494_7_fu_1660_p1;
reg  signed [63:0] sext_ln1494_7_reg_2902;
wire   [13:0] select_ln29_17_fu_1674_p3;
reg   [13:0] select_ln29_17_reg_2912;
reg   [13:0] conv_out_1_V_load_5_reg_2918;
wire   [13:0] select_ln29_21_fu_1691_p3;
reg   [13:0] select_ln29_21_reg_2924;
reg   [13:0] conv_out_3_V_load_5_reg_2930;
wire   [12:0] select_ln29_32_fu_1703_p3;
reg   [12:0] select_ln29_32_reg_2936;
wire   [12:0] select_ln29_36_fu_1715_p3;
reg   [12:0] select_ln29_36_reg_2941;
wire   [12:0] select_ln29_40_fu_1727_p3;
reg   [12:0] select_ln29_40_reg_2946;
wire   [12:0] select_ln29_44_fu_1739_p3;
reg   [12:0] select_ln29_44_reg_2951;
wire   [63:0] zext_ln1494_25_fu_1781_p1;
reg   [63:0] zext_ln1494_25_reg_2976;
wire  signed [63:0] sext_ln1494_8_fu_1796_p1;
reg  signed [63:0] sext_ln1494_8_reg_2996;
wire   [13:0] select_ln29_15_fu_1872_p3;
reg   [13:0] select_ln29_15_reg_3006;
wire   [13:0] select_ln29_25_fu_1888_p3;
reg   [13:0] select_ln29_25_reg_3011;
wire   [13:0] select_ln29_29_fu_1905_p3;
reg   [13:0] select_ln29_29_reg_3017;
wire   [12:0] select_ln29_48_fu_1917_p3;
reg   [12:0] select_ln29_48_reg_3023;
wire   [63:0] zext_ln1494_26_fu_1965_p1;
reg   [63:0] zext_ln1494_26_reg_3048;
wire   [13:0] select_ln29_19_fu_2030_p3;
reg   [13:0] select_ln29_19_reg_3073;
wire   [13:0] select_ln29_23_fu_2054_p3;
reg   [13:0] select_ln29_23_reg_3078;
wire   [13:0] select_ln29_31_fu_2079_p3;
reg   [13:0] select_ln29_31_reg_3083;
wire   [13:0] select_ln29_33_fu_2096_p3;
reg   [13:0] select_ln29_33_reg_3088;
wire   [13:0] select_ln29_37_fu_2113_p3;
reg   [13:0] select_ln29_37_reg_3094;
wire   [13:0] select_ln29_27_fu_2185_p3;
reg   [13:0] select_ln29_27_reg_3120;
wire   [13:0] select_ln29_35_fu_2211_p3;
reg   [13:0] select_ln29_35_reg_3125;
wire   [13:0] select_ln29_39_fu_2237_p3;
reg   [13:0] select_ln29_39_reg_3130;
wire   [13:0] select_ln29_41_fu_2254_p3;
reg   [13:0] select_ln29_41_reg_3135;
wire   [13:0] select_ln29_47_fu_2299_p3;
reg   [13:0] select_ln29_47_reg_3141;
wire   [3:0] r_fu_2307_p2;
reg   [3:0] r_reg_3146;
wire   [13:0] select_ln29_43_fu_2360_p3;
reg   [13:0] select_ln29_43_reg_3151;
wire   [13:0] select_ln29_51_fu_2405_p3;
reg   [13:0] select_ln29_51_reg_3156;
wire   [10:0] add_ln203_26_fu_2478_p2;
reg   [10:0] add_ln203_26_reg_3161;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage3_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_701_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_f_0_phi_fu_712_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_723_p4;
wire   [63:0] zext_ln1494_5_fu_865_p1;
wire   [63:0] zext_ln1494_6_fu_913_p1;
wire   [63:0] zext_ln1494_15_fu_999_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln203_fu_1751_p1;
wire    ap_block_pp0_stage4;
wire  signed [63:0] sext_ln203_1_fu_1766_p1;
wire  signed [63:0] sext_ln203_2_fu_1935_p1;
wire    ap_block_pp0_stage5;
wire  signed [63:0] sext_ln203_3_fu_1950_p1;
wire  signed [63:0] sext_ln1494_9_fu_1980_p1;
wire  signed [63:0] sext_ln203_4_fu_2131_p1;
wire    ap_block_pp0_stage6;
wire  signed [63:0] sext_ln203_5_fu_2146_p1;
wire   [63:0] zext_ln1494_27_fu_2161_p1;
wire  signed [63:0] sext_ln203_6_fu_2322_p1;
wire  signed [63:0] sext_ln203_7_fu_2337_p1;
wire  signed [63:0] sext_ln203_8_fu_2423_p1;
wire  signed [63:0] sext_ln203_9_fu_2438_p1;
wire  signed [63:0] sext_ln203_10_fu_2453_p1;
wire  signed [63:0] sext_ln203_11_fu_2468_p1;
wire  signed [63:0] sext_ln203_12_fu_2483_p1;
wire   [13:0] select_ln29_3_fu_1819_p3;
wire   [13:0] select_ln29_7_fu_1846_p3;
wire   [13:0] select_ln29_11_fu_2004_p3;
wire   [0:0] icmp_ln13_fu_785_p2;
wire   [2:0] f_fu_779_p2;
wire   [4:0] shl_ln_fu_815_p3;
wire   [7:0] tmp_fu_831_p3;
wire   [8:0] zext_ln1494_4_fu_839_p1;
wire   [8:0] zext_ln1494_3_fu_827_p1;
wire   [8:0] sub_ln1494_fu_843_p2;
wire   [4:0] mul_ln1494_fu_853_p1;
wire   [10:0] add_ln1494_fu_859_p2;
wire  signed [63:0] sext_ln1494_fu_849_p1;
wire   [63:0] or_ln1494_fu_871_p2;
wire   [8:0] trunc_ln1494_fu_877_p1;
wire   [10:0] trunc_ln1494_1_fu_889_p1;
wire   [11:0] p_shl16_cast_fu_881_p3;
wire   [11:0] p_shl17_cast_fu_893_p3;
wire   [11:0] sub_ln1494_1_fu_901_p2;
wire   [11:0] zext_ln14_fu_807_p1;
wire   [11:0] add_ln1494_2_fu_907_p2;
wire   [5:0] tmp_s_fu_919_p3;
wire   [8:0] zext_ln1494_12_fu_927_p1;
wire   [9:0] tmp_1_fu_941_p3;
wire   [6:0] tmp_2_fu_953_p3;
wire   [10:0] zext_ln1494_14_fu_961_p1;
wire   [10:0] zext_ln1494_13_fu_949_p1;
wire   [2:0] trunc_ln1494_2_fu_971_p1;
wire   [7:0] tmp_3_fu_981_p4;
wire   [2:0] or_ln1494_1_fu_975_p2;
wire   [10:0] tmp_5_fu_991_p3;
wire  signed [63:0] sext_ln1494_1_fu_937_p1;
wire   [63:0] or_ln1494_2_fu_1005_p2;
wire   [7:0] trunc_ln1494_3_fu_1011_p1;
wire   [9:0] trunc_ln1494_4_fu_1023_p1;
wire   [10:0] p_shl10_cast_fu_1015_p3;
wire   [10:0] p_shl11_cast_fu_1027_p3;
wire   [10:0] sub_ln1494_3_fu_1035_p2;
wire   [10:0] add_ln1494_14_fu_1041_p2;
wire   [9:0] tmp_12_fu_1058_p3;
wire   [6:0] tmp_13_fu_1070_p3;
wire   [10:0] zext_ln1494_31_fu_1078_p1;
wire   [10:0] zext_ln1494_30_fu_1066_p1;
wire   [10:0] add_ln1494_34_fu_1088_p2;
wire   [10:0] add_ln1494_3_fu_1099_p2;
wire   [10:0] add_ln1494_4_fu_1104_p2;
wire   [10:0] add_ln1494_5_fu_1114_p2;
wire   [10:0] add_ln1494_6_fu_1119_p2;
wire   [8:0] or_ln1494_3_fu_1129_p2;
wire   [7:0] trunc_ln1494_5_fu_1134_p1;
wire   [9:0] tmp_6_fu_1146_p3;
wire   [10:0] p_shl8_cast_fu_1138_p3;
wire  signed [10:0] sext_ln1494_2_fu_1154_p1;
wire   [10:0] sub_ln1494_4_fu_1158_p2;
wire   [10:0] add_ln1494_15_fu_1164_p2;
wire   [8:0] or_ln1494_4_fu_1174_p2;
wire   [7:0] trunc_ln1494_6_fu_1179_p1;
wire   [9:0] tmp_7_fu_1191_p3;
wire   [10:0] p_shl6_cast_fu_1183_p3;
wire  signed [10:0] sext_ln1494_3_fu_1199_p1;
wire   [10:0] sub_ln1494_5_fu_1203_p2;
wire   [10:0] add_ln1494_16_fu_1209_p2;
wire   [0:0] grp_fu_730_p2;
wire   [12:0] trunc_ln1494_8_fu_1219_p1;
wire   [12:0] select_ln29_fu_1223_p3;
wire   [13:0] zext_ln29_fu_1231_p1;
wire   [0:0] icmp_ln1494_1_fu_1235_p2;
wire   [4:0] mul_ln1494_1_fu_1252_p1;
wire   [10:0] add_ln1494_20_fu_1258_p2;
wire   [10:0] add_ln1494_21_fu_1268_p2;
wire   [10:0] add_ln1494_22_fu_1274_p2;
wire   [7:0] tmp_10_fu_1284_p3;
wire   [5:0] tmp_11_fu_1295_p3;
wire   [8:0] zext_ln1494_28_fu_1291_p1;
wire   [8:0] zext_ln1494_29_fu_1302_p1;
wire   [8:0] sub_ln1494_6_fu_1306_p2;
wire  signed [63:0] sext_ln1494_5_fu_1312_p1;
wire   [63:0] or_ln1494_6_fu_1316_p2;
wire   [7:0] trunc_ln1494_9_fu_1322_p1;
wire   [9:0] trunc_ln1494_10_fu_1334_p1;
wire   [10:0] p_shl_cast_fu_1326_p3;
wire   [10:0] p_shl1_cast_fu_1338_p3;
wire   [10:0] sub_ln1494_7_fu_1346_p2;
wire   [10:0] add_ln1494_35_fu_1352_p2;
wire   [0:0] grp_fu_736_p2;
wire   [12:0] trunc_ln1494_11_fu_1362_p1;
wire   [12:0] select_ln29_4_fu_1366_p3;
wire   [13:0] zext_ln29_1_fu_1374_p1;
wire   [0:0] icmp_ln1494_5_fu_1378_p2;
wire   [0:0] grp_fu_742_p2;
wire   [12:0] trunc_ln1494_12_fu_1392_p1;
wire   [12:0] select_ln29_8_fu_1396_p3;
wire   [13:0] zext_ln29_2_fu_1404_p1;
wire   [0:0] icmp_ln1494_9_fu_1408_p2;
wire   [0:0] grp_fu_748_p2;
wire   [12:0] trunc_ln1494_13_fu_1422_p1;
wire   [3:0] mul_ln203_fu_1437_p1;
wire   [10:0] add_ln1494_7_fu_1443_p2;
wire   [10:0] add_ln1494_8_fu_1448_p2;
wire   [10:0] add_ln1494_9_fu_1458_p2;
wire   [10:0] add_ln1494_10_fu_1463_p2;
wire   [10:0] add_ln1494_17_fu_1473_p2;
wire   [2:0] trunc_ln1494_7_fu_1478_p1;
wire   [7:0] tmp_8_fu_1487_p4;
wire   [2:0] or_ln1494_5_fu_1482_p2;
wire   [10:0] tmp_9_fu_1497_p3;
wire   [10:0] add_ln1494_18_fu_1510_p2;
wire   [10:0] add_ln1494_19_fu_1515_p2;
wire   [10:0] add_ln1494_23_fu_1525_p2;
wire   [10:0] add_ln1494_24_fu_1530_p2;
wire   [10:0] add_ln1494_36_fu_1540_p2;
wire   [10:0] add_ln1494_37_fu_1545_p2;
wire   [13:0] zext_ln29_3_fu_1555_p1;
wire   [0:0] icmp_ln1494_13_fu_1558_p2;
wire   [12:0] trunc_ln1494_14_fu_1572_p1;
wire   [12:0] trunc_ln1494_15_fu_1584_p1;
wire   [12:0] trunc_ln1494_16_fu_1596_p1;
wire   [12:0] trunc_ln1494_17_fu_1608_p1;
wire   [10:0] add_ln1494_11_fu_1620_p2;
wire   [10:0] add_ln1494_12_fu_1625_p2;
wire   [10:0] add_ln1494_25_fu_1635_p2;
wire   [10:0] add_ln1494_26_fu_1640_p2;
wire   [10:0] add_ln1494_38_fu_1650_p2;
wire   [10:0] add_ln1494_39_fu_1655_p2;
wire   [13:0] zext_ln29_4_fu_1665_p1;
wire   [0:0] icmp_ln1494_17_fu_1668_p2;
wire   [13:0] zext_ln29_5_fu_1682_p1;
wire   [0:0] icmp_ln1494_21_fu_1685_p2;
wire   [12:0] trunc_ln1494_18_fu_1699_p1;
wire   [12:0] trunc_ln1494_19_fu_1711_p1;
wire   [12:0] trunc_ln1494_20_fu_1723_p1;
wire   [12:0] trunc_ln1494_21_fu_1735_p1;
wire   [10:0] add_ln203_fu_1747_p2;
wire   [10:0] add_ln203_3_fu_1756_p2;
wire   [10:0] add_ln203_4_fu_1761_p2;
wire   [10:0] add_ln1494_27_fu_1771_p2;
wire   [10:0] add_ln1494_28_fu_1776_p2;
wire   [10:0] add_ln1494_40_fu_1786_p2;
wire   [10:0] add_ln1494_41_fu_1791_p2;
wire   [0:0] icmp_ln1494_2_fu_1801_p2;
wire   [13:0] select_ln29_2_fu_1806_p3;
wire   [0:0] icmp_ln1494_3_fu_1813_p2;
wire   [0:0] icmp_ln1494_6_fu_1828_p2;
wire   [13:0] select_ln29_6_fu_1833_p3;
wire   [0:0] icmp_ln1494_7_fu_1840_p2;
wire   [0:0] icmp_ln1494_14_fu_1855_p2;
wire   [13:0] select_ln29_14_fu_1860_p3;
wire   [0:0] icmp_ln1494_15_fu_1867_p2;
wire   [13:0] zext_ln29_6_fu_1879_p1;
wire   [0:0] icmp_ln1494_25_fu_1882_p2;
wire   [13:0] zext_ln29_7_fu_1896_p1;
wire   [0:0] icmp_ln1494_29_fu_1899_p2;
wire   [12:0] trunc_ln1494_22_fu_1913_p1;
wire   [10:0] add_ln203_5_fu_1925_p2;
wire   [10:0] add_ln203_6_fu_1930_p2;
wire   [10:0] add_ln203_7_fu_1940_p2;
wire   [10:0] add_ln203_8_fu_1945_p2;
wire   [10:0] add_ln1494_29_fu_1955_p2;
wire   [10:0] add_ln1494_30_fu_1960_p2;
wire   [10:0] add_ln1494_42_fu_1970_p2;
wire   [10:0] add_ln1494_43_fu_1975_p2;
wire   [0:0] icmp_ln1494_10_fu_1986_p2;
wire   [13:0] select_ln29_10_fu_1991_p3;
wire   [0:0] icmp_ln1494_11_fu_1998_p2;
wire   [0:0] icmp_ln1494_18_fu_2013_p2;
wire   [13:0] select_ln29_18_fu_2018_p3;
wire   [0:0] icmp_ln1494_19_fu_2025_p2;
wire   [0:0] icmp_ln1494_22_fu_2037_p2;
wire   [13:0] select_ln29_22_fu_2042_p3;
wire   [0:0] icmp_ln1494_23_fu_2049_p2;
wire   [0:0] icmp_ln1494_30_fu_2061_p2;
wire   [13:0] select_ln29_30_fu_2066_p3;
wire   [0:0] icmp_ln1494_31_fu_2073_p2;
wire   [13:0] zext_ln29_8_fu_2087_p1;
wire   [0:0] icmp_ln1494_33_fu_2090_p2;
wire   [13:0] zext_ln29_9_fu_2104_p1;
wire   [0:0] icmp_ln1494_37_fu_2107_p2;
wire   [10:0] add_ln203_9_fu_2121_p2;
wire   [10:0] add_ln203_10_fu_2126_p2;
wire   [10:0] add_ln203_11_fu_2136_p2;
wire   [10:0] add_ln203_12_fu_2141_p2;
wire   [10:0] add_ln1494_31_fu_2151_p2;
wire   [10:0] add_ln1494_32_fu_2156_p2;
wire   [0:0] icmp_ln1494_26_fu_2167_p2;
wire   [13:0] select_ln29_26_fu_2172_p3;
wire   [0:0] icmp_ln1494_27_fu_2179_p2;
wire   [0:0] icmp_ln1494_34_fu_2193_p2;
wire   [13:0] select_ln29_34_fu_2198_p3;
wire   [0:0] icmp_ln1494_35_fu_2205_p2;
wire   [0:0] icmp_ln1494_38_fu_2219_p2;
wire   [13:0] select_ln29_38_fu_2224_p3;
wire   [0:0] icmp_ln1494_39_fu_2231_p2;
wire   [13:0] zext_ln29_10_fu_2245_p1;
wire   [0:0] icmp_ln1494_41_fu_2248_p2;
wire   [13:0] zext_ln29_11_fu_2262_p1;
wire   [0:0] icmp_ln1494_45_fu_2265_p2;
wire   [13:0] select_ln29_45_fu_2271_p3;
wire   [0:0] icmp_ln1494_46_fu_2279_p2;
wire   [13:0] select_ln29_46_fu_2285_p3;
wire   [0:0] icmp_ln1494_47_fu_2293_p2;
wire   [10:0] add_ln203_13_fu_2312_p2;
wire   [10:0] add_ln203_14_fu_2317_p2;
wire   [10:0] add_ln203_15_fu_2327_p2;
wire   [10:0] add_ln203_16_fu_2332_p2;
wire   [0:0] icmp_ln1494_42_fu_2342_p2;
wire   [13:0] select_ln29_42_fu_2347_p3;
wire   [0:0] icmp_ln1494_43_fu_2354_p2;
wire   [13:0] zext_ln29_12_fu_2368_p1;
wire   [0:0] icmp_ln1494_49_fu_2371_p2;
wire   [13:0] select_ln29_49_fu_2377_p3;
wire   [0:0] icmp_ln1494_50_fu_2385_p2;
wire   [13:0] select_ln29_50_fu_2391_p3;
wire   [0:0] icmp_ln1494_51_fu_2399_p2;
wire   [10:0] add_ln203_17_fu_2413_p2;
wire   [10:0] add_ln203_18_fu_2418_p2;
wire   [10:0] add_ln203_19_fu_2428_p2;
wire   [10:0] add_ln203_20_fu_2433_p2;
wire   [10:0] add_ln203_21_fu_2443_p2;
wire   [10:0] add_ln203_22_fu_2448_p2;
wire   [10:0] add_ln203_23_fu_2458_p2;
wire   [10:0] add_ln203_24_fu_2463_p2;
wire   [10:0] add_ln203_25_fu_2473_p2;
wire    ap_CS_fsm_state13;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] mul_ln1494_1_fu_1252_p10;
wire   [10:0] mul_ln1494_fu_853_p10;
wire   [10:0] mul_ln203_fu_1437_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        f_0_reg_708 <= select_ln29_53_reg_2502;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_708 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_697 <= add_ln10_reg_2491;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_697 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_719 <= r_reg_3146;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_719 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_758 <= conv_out_1_V_q1;
    end else if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        reg_758 <= conv_out_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln10_reg_2491 <= add_ln10_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_767_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1494_13_reg_2580[10 : 3] <= add_ln1494_13_fu_965_p2[10 : 3];
        add_ln1494_33_reg_2613[10 : 3] <= add_ln1494_33_fu_1082_p2[10 : 3];
        mul_ln1494_reg_2545[10 : 1] <= mul_ln1494_fu_853_p2[10 : 1];
        or_ln26_reg_2606[4 : 1] <= or_ln26_fu_1052_p2[4 : 1];
        select_ln29_52_reg_2496 <= select_ln29_52_fu_791_p3;
        sub_ln1494_2_reg_2574[8 : 2] <= sub_ln1494_2_fu_931_p2[8 : 2];
        zext_ln1494_16_reg_2591[10 : 0] <= zext_ln1494_16_fu_1047_p1[10 : 0];
        zext_ln1494_32_reg_2621[10 : 0] <= zext_ln1494_32_fu_1094_p1[10 : 0];
        zext_ln14_1_reg_2508[2 : 0] <= zext_ln14_1_fu_811_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln203_26_reg_3161 <= add_ln203_26_fu_2478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_V_load_5_reg_2918 <= conv_out_1_V_q1;
        conv_out_3_V_load_5_reg_2930 <= conv_out_3_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        conv_out_3_V_load_3_reg_2831 <= conv_out_3_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln10_reg_2487 <= icmp_ln10_fu_767_p2;
        icmp_ln10_reg_2487_pp0_iter1_reg <= icmp_ln10_reg_2487;
        zext_ln14_1_reg_2508_pp0_iter1_reg[2 : 0] <= zext_ln14_1_reg_2508[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1494_1_reg_2682[10 : 1] <= mul_ln1494_1_fu_1252_p2[10 : 1];
        select_ln29_12_reg_2733 <= select_ln29_12_fu_1426_p3;
        select_ln29_1_reg_2676 <= select_ln29_1_fu_1241_p3;
        select_ln29_5_reg_2721 <= select_ln29_5_fu_1384_p3;
        select_ln29_9_reg_2727 <= select_ln29_9_fu_1414_p3;
        zext_ln1494_17_reg_2651[10 : 0] <= zext_ln1494_17_fu_1169_p1[10 : 0];
        zext_ln1494_18_reg_2661[10 : 0] <= zext_ln1494_18_fu_1214_p1[10 : 0];
        zext_ln1494_21_reg_2691[10 : 0] <= zext_ln1494_21_fu_1263_p1[10 : 0];
        zext_ln1494_22_reg_2696[10 : 0] <= zext_ln1494_22_fu_1279_p1[10 : 0];
        zext_ln1494_33_reg_2711[10 : 0] <= zext_ln1494_33_fu_1357_p1[10 : 0];
        zext_ln1494_7_reg_2631[10 : 0] <= zext_ln1494_7_fu_1109_p1[10 : 0];
        zext_ln1494_8_reg_2641[10 : 0] <= zext_ln1494_8_fu_1124_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul_ln203_reg_2738 <= mul_ln203_fu_1437_p2;
        select_ln29_13_reg_2825 <= select_ln29_13_fu_1564_p3;
        select_ln29_16_reg_2837 <= select_ln29_16_fu_1576_p3;
        select_ln29_20_reg_2842 <= select_ln29_20_fu_1588_p3;
        select_ln29_24_reg_2847 <= select_ln29_24_fu_1600_p3;
        select_ln29_28_reg_2852 <= select_ln29_28_fu_1612_p3;
        sext_ln1494_4_reg_2790 <= sext_ln1494_4_fu_1520_p1;
        sext_ln1494_6_reg_2815 <= sext_ln1494_6_fu_1550_p1;
        zext_ln1494_10_reg_2765[10 : 0] <= zext_ln1494_10_fu_1468_p1[10 : 0];
        zext_ln1494_19_reg_2780[10 : 0] <= zext_ln1494_19_fu_1505_p1[10 : 0];
        zext_ln1494_23_reg_2805[10 : 0] <= zext_ln1494_23_fu_1535_p1[10 : 0];
        zext_ln1494_9_reg_2755[10 : 0] <= zext_ln1494_9_fu_1453_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        r_reg_3146 <= r_fu_2307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_754 <= conv_out_3_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        reg_763 <= conv_out_1_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        select_ln29_15_reg_3006 <= select_ln29_15_fu_1872_p3;
        select_ln29_25_reg_3011 <= select_ln29_25_fu_1888_p3;
        select_ln29_29_reg_3017 <= select_ln29_29_fu_1905_p3;
        select_ln29_48_reg_3023 <= select_ln29_48_fu_1917_p3;
        sext_ln1494_8_reg_2996 <= sext_ln1494_8_fu_1796_p1;
        zext_ln1494_25_reg_2976[10 : 0] <= zext_ln1494_25_fu_1781_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln29_17_reg_2912 <= select_ln29_17_fu_1674_p3;
        select_ln29_21_reg_2924 <= select_ln29_21_fu_1691_p3;
        select_ln29_32_reg_2936 <= select_ln29_32_fu_1703_p3;
        select_ln29_36_reg_2941 <= select_ln29_36_fu_1715_p3;
        select_ln29_40_reg_2946 <= select_ln29_40_fu_1727_p3;
        select_ln29_44_reg_2951 <= select_ln29_44_fu_1739_p3;
        sext_ln1494_7_reg_2902 <= sext_ln1494_7_fu_1660_p1;
        zext_ln1494_11_reg_2857[10 : 0] <= zext_ln1494_11_fu_1630_p1[10 : 0];
        zext_ln1494_24_reg_2882[10 : 0] <= zext_ln1494_24_fu_1645_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        select_ln29_19_reg_3073 <= select_ln29_19_fu_2030_p3;
        select_ln29_23_reg_3078 <= select_ln29_23_fu_2054_p3;
        select_ln29_31_reg_3083 <= select_ln29_31_fu_2079_p3;
        select_ln29_33_reg_3088 <= select_ln29_33_fu_2096_p3;
        select_ln29_37_reg_3094 <= select_ln29_37_fu_2113_p3;
        zext_ln1494_26_reg_3048[10 : 0] <= zext_ln1494_26_fu_1965_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        select_ln29_27_reg_3120 <= select_ln29_27_fu_2185_p3;
        select_ln29_35_reg_3125 <= select_ln29_35_fu_2211_p3;
        select_ln29_39_reg_3130 <= select_ln29_39_fu_2237_p3;
        select_ln29_41_reg_3135 <= select_ln29_41_fu_2254_p3;
        select_ln29_47_reg_3141 <= select_ln29_47_fu_2299_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln29_43_reg_3151 <= select_ln29_43_fu_2360_p3;
        select_ln29_51_reg_3156 <= select_ln29_51_fu_2405_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_767_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln29_53_reg_2502 <= select_ln29_53_fu_799_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_767_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_712_p4 = select_ln29_53_reg_2502;
    end else begin
        ap_phi_mux_f_0_phi_fu_712_p4 = f_0_reg_708;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_701_p4 = add_ln10_reg_2491;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_701_p4 = indvar_flatten_reg_697;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_2487 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_723_p4 = r_reg_3146;
    end else begin
        ap_phi_mux_r_0_phi_fu_723_p4 = r_0_reg_719;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_0_V_address0 = zext_ln1494_26_reg_3048;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_0_V_address0 = zext_ln1494_24_reg_2882;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_0_V_address0 = zext_ln1494_22_reg_2696;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_0_V_address0 = zext_ln1494_21_reg_2691;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_0_V_address0 = zext_ln1494_9_fu_1453_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address0 = zext_ln1494_7_fu_1109_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address0 = zext_ln1494_5_fu_865_p1;
        end else begin
            conv_out_0_V_address0 = 'bx;
        end
    end else begin
        conv_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_0_V_address1 = zext_ln1494_27_fu_2161_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_0_V_address1 = zext_ln1494_25_reg_2976;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_0_V_address1 = zext_ln1494_23_reg_2805;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_0_V_address1 = zext_ln1494_11_fu_1630_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_0_V_address1 = zext_ln1494_10_fu_1468_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address1 = zext_ln1494_8_fu_1124_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address1 = zext_ln1494_6_fu_913_p1;
        end else begin
            conv_out_0_V_address1 = 'bx;
        end
    end else begin
        conv_out_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_0_V_ce0 = 1'b1;
    end else begin
        conv_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_0_V_ce1 = 1'b1;
    end else begin
        conv_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_1_V_address0 = zext_ln1494_11_reg_2857;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_1_V_address0 = zext_ln1494_10_reg_2765;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_1_V_address0 = zext_ln1494_9_reg_2755;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_1_V_address0 = zext_ln1494_8_reg_2641;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_1_V_address0 = zext_ln1494_7_reg_2631;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address0 = zext_ln1494_21_fu_1263_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address0 = zext_ln1494_5_fu_865_p1;
        end else begin
            conv_out_1_V_address0 = 'bx;
        end
    end else begin
        conv_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv_out_1_V_address1 = zext_ln1494_27_fu_2161_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_1_V_address1 = zext_ln1494_26_fu_1965_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_1_V_address1 = zext_ln1494_25_fu_1781_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_1_V_address1 = zext_ln1494_24_fu_1645_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_1_V_address1 = zext_ln1494_23_fu_1535_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address1 = zext_ln1494_22_fu_1279_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address1 = zext_ln1494_6_fu_913_p1;
        end else begin
            conv_out_1_V_address1 = 'bx;
        end
    end else begin
        conv_out_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_1_V_ce0 = 1'b1;
    end else begin
        conv_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_1_V_ce1 = 1'b1;
    end else begin
        conv_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_2_V_address0 = sext_ln1494_8_reg_2996;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_2_V_address0 = sext_ln1494_6_reg_2815;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_2_V_address0 = zext_ln1494_32_reg_2621;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_2_V_address0 = zext_ln1494_19_fu_1505_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address0 = zext_ln1494_17_fu_1169_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address0 = zext_ln1494_15_fu_999_p1;
        end else begin
            conv_out_2_V_address0 = 'bx;
        end
    end else begin
        conv_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_2_V_address1 = sext_ln1494_9_fu_1980_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_2_V_address1 = sext_ln1494_7_reg_2902;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_2_V_address1 = zext_ln1494_33_reg_2711;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_2_V_address1 = sext_ln1494_4_fu_1520_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address1 = zext_ln1494_18_fu_1214_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address1 = zext_ln1494_16_fu_1047_p1;
        end else begin
            conv_out_2_V_address1 = 'bx;
        end
    end else begin
        conv_out_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_2_V_ce0 = 1'b1;
    end else begin
        conv_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_2_V_ce1 = 1'b1;
    end else begin
        conv_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_3_V_address0 = sext_ln1494_4_reg_2790;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_3_V_address0 = zext_ln1494_19_reg_2780;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_3_V_address0 = zext_ln1494_18_reg_2661;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_3_V_address0 = zext_ln1494_17_reg_2651;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address0 = zext_ln1494_16_reg_2591;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address0 = zext_ln1494_15_fu_999_p1;
        end else begin
            conv_out_3_V_address0 = 'bx;
        end
    end else begin
        conv_out_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv_out_3_V_address1 = sext_ln1494_9_fu_1980_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_out_3_V_address1 = sext_ln1494_8_fu_1796_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_out_3_V_address1 = sext_ln1494_7_fu_1660_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_out_3_V_address1 = sext_ln1494_6_fu_1550_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address1 = zext_ln1494_33_fu_1357_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address1 = zext_ln1494_32_fu_1094_p1;
        end else begin
            conv_out_3_V_address1 = 'bx;
        end
    end else begin
        conv_out_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_3_V_ce0 = 1'b1;
    end else begin
        conv_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_out_3_V_ce1 = 1'b1;
    end else begin
        conv_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_out_V_address0 = sext_ln203_12_fu_2483_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_V_address0 = sext_ln203_10_fu_2453_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_address0 = sext_ln203_8_fu_2423_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_V_address0 = sext_ln203_6_fu_2322_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        max_pool_out_V_address0 = sext_ln203_5_fu_2146_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        max_pool_out_V_address0 = sext_ln203_3_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_out_V_address0 = sext_ln203_1_fu_1766_p1;
    end else begin
        max_pool_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_V_address1 = sext_ln203_11_fu_2468_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_address1 = sext_ln203_9_fu_2438_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_V_address1 = sext_ln203_7_fu_2337_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        max_pool_out_V_address1 = sext_ln203_4_fu_2131_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        max_pool_out_V_address1 = sext_ln203_2_fu_1935_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_out_V_address1 = sext_ln203_fu_1751_p1;
    end else begin
        max_pool_out_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        max_pool_out_V_ce0 = 1'b1;
    end else begin
        max_pool_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        max_pool_out_V_ce1 = 1'b1;
    end else begin
        max_pool_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_out_V_d0 = select_ln29_51_reg_3156;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_V_d0 = select_ln29_43_reg_3151;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_d0 = select_ln29_35_reg_3125;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_V_d0 = select_ln29_27_reg_3120;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        max_pool_out_V_d0 = select_ln29_23_reg_3078;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        max_pool_out_V_d0 = select_ln29_15_reg_3006;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_out_V_d0 = select_ln29_7_fu_1846_p3;
    end else begin
        max_pool_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        max_pool_out_V_d1 = select_ln29_47_reg_3141;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_d1 = select_ln29_39_reg_3130;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_V_d1 = select_ln29_31_reg_3083;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        max_pool_out_V_d1 = select_ln29_19_reg_3073;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        max_pool_out_V_d1 = select_ln29_11_fu_2004_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_out_V_d1 = select_ln29_3_fu_1819_p3;
    end else begin
        max_pool_out_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_V_we0 = 1'b1;
    end else begin
        max_pool_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln10_reg_2487_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln10_reg_2487 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        max_pool_out_V_we1 = 1'b1;
    end else begin
        max_pool_out_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_767_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_767_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_773_p2 = (ap_phi_mux_indvar_flatten_phi_fu_701_p4 + 7'd1);

assign add_ln1494_10_fu_1463_p2 = (add_ln1494_9_fu_1458_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_11_fu_1620_p2 = (11'd36 + mul_ln1494_reg_2545);

assign add_ln1494_12_fu_1625_p2 = (add_ln1494_11_fu_1620_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_13_fu_965_p2 = (zext_ln1494_14_fu_961_p1 + zext_ln1494_13_fu_949_p1);

assign add_ln1494_14_fu_1041_p2 = (sub_ln1494_3_fu_1035_p2 + zext_ln14_1_fu_811_p1);

assign add_ln1494_15_fu_1164_p2 = (sub_ln1494_4_fu_1158_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_16_fu_1209_p2 = (sub_ln1494_5_fu_1203_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_17_fu_1473_p2 = (11'd24 + add_ln1494_13_reg_2580);

assign add_ln1494_18_fu_1510_p2 = (11'd30 + add_ln1494_13_reg_2580);

assign add_ln1494_19_fu_1515_p2 = (add_ln1494_18_fu_1510_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_20_fu_1258_p2 = (mul_ln1494_1_fu_1252_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_21_fu_1268_p2 = (11'd6 + mul_ln1494_1_fu_1252_p2);

assign add_ln1494_22_fu_1274_p2 = (add_ln1494_21_fu_1268_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_23_fu_1525_p2 = (11'd12 + mul_ln1494_1_reg_2682);

assign add_ln1494_24_fu_1530_p2 = (add_ln1494_23_fu_1525_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_25_fu_1635_p2 = (11'd18 + mul_ln1494_1_reg_2682);

assign add_ln1494_26_fu_1640_p2 = (add_ln1494_25_fu_1635_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_27_fu_1771_p2 = (11'd24 + mul_ln1494_1_reg_2682);

assign add_ln1494_28_fu_1776_p2 = (add_ln1494_27_fu_1771_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_29_fu_1955_p2 = (11'd30 + mul_ln1494_1_reg_2682);

assign add_ln1494_2_fu_907_p2 = (sub_ln1494_1_fu_901_p2 + zext_ln14_fu_807_p1);

assign add_ln1494_30_fu_1960_p2 = (add_ln1494_29_fu_1955_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_31_fu_2151_p2 = (11'd36 + mul_ln1494_1_reg_2682);

assign add_ln1494_32_fu_2156_p2 = (add_ln1494_31_fu_2151_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_33_fu_1082_p2 = (zext_ln1494_31_fu_1078_p1 + zext_ln1494_30_fu_1066_p1);

assign add_ln1494_34_fu_1088_p2 = (add_ln1494_33_fu_1082_p2 + zext_ln14_1_fu_811_p1);

assign add_ln1494_35_fu_1352_p2 = (sub_ln1494_7_fu_1346_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_36_fu_1540_p2 = (11'd12 + add_ln1494_33_reg_2613);

assign add_ln1494_37_fu_1545_p2 = (add_ln1494_36_fu_1540_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_38_fu_1650_p2 = (11'd18 + add_ln1494_33_reg_2613);

assign add_ln1494_39_fu_1655_p2 = (add_ln1494_38_fu_1650_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_3_fu_1099_p2 = (11'd12 + mul_ln1494_reg_2545);

assign add_ln1494_40_fu_1786_p2 = (11'd24 + add_ln1494_33_reg_2613);

assign add_ln1494_41_fu_1791_p2 = (add_ln1494_40_fu_1786_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_42_fu_1970_p2 = (11'd30 + add_ln1494_33_reg_2613);

assign add_ln1494_43_fu_1975_p2 = (add_ln1494_42_fu_1970_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_4_fu_1104_p2 = (add_ln1494_3_fu_1099_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_5_fu_1114_p2 = (11'd18 + mul_ln1494_reg_2545);

assign add_ln1494_6_fu_1119_p2 = (add_ln1494_5_fu_1114_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_7_fu_1443_p2 = (11'd24 + mul_ln1494_reg_2545);

assign add_ln1494_8_fu_1448_p2 = (add_ln1494_7_fu_1443_p2 + zext_ln14_1_reg_2508);

assign add_ln1494_9_fu_1458_p2 = (11'd30 + mul_ln1494_reg_2545);

assign add_ln1494_fu_859_p2 = (mul_ln1494_fu_853_p2 + zext_ln14_1_fu_811_p1);

assign add_ln203_10_fu_2126_p2 = (add_ln203_9_fu_2121_p2 + zext_ln14_1_reg_2508);

assign add_ln203_11_fu_2136_p2 = (11'd30 + mul_ln203_reg_2738);

assign add_ln203_12_fu_2141_p2 = (add_ln203_11_fu_2136_p2 + zext_ln14_1_reg_2508);

assign add_ln203_13_fu_2312_p2 = (11'd36 + mul_ln203_reg_2738);

assign add_ln203_14_fu_2317_p2 = (add_ln203_13_fu_2312_p2 + zext_ln14_1_reg_2508);

assign add_ln203_15_fu_2327_p2 = (11'd42 + mul_ln203_reg_2738);

assign add_ln203_16_fu_2332_p2 = (add_ln203_15_fu_2327_p2 + zext_ln14_1_reg_2508);

assign add_ln203_17_fu_2413_p2 = (11'd48 + mul_ln203_reg_2738);

assign add_ln203_18_fu_2418_p2 = (add_ln203_17_fu_2413_p2 + zext_ln14_1_reg_2508_pp0_iter1_reg);

assign add_ln203_19_fu_2428_p2 = (11'd54 + mul_ln203_reg_2738);

assign add_ln203_20_fu_2433_p2 = (add_ln203_19_fu_2428_p2 + zext_ln14_1_reg_2508_pp0_iter1_reg);

assign add_ln203_21_fu_2443_p2 = (11'd60 + mul_ln203_reg_2738);

assign add_ln203_22_fu_2448_p2 = (add_ln203_21_fu_2443_p2 + zext_ln14_1_reg_2508_pp0_iter1_reg);

assign add_ln203_23_fu_2458_p2 = (11'd66 + mul_ln203_reg_2738);

assign add_ln203_24_fu_2463_p2 = (add_ln203_23_fu_2458_p2 + zext_ln14_1_reg_2508_pp0_iter1_reg);

assign add_ln203_25_fu_2473_p2 = (11'd72 + mul_ln203_reg_2738);

assign add_ln203_26_fu_2478_p2 = (add_ln203_25_fu_2473_p2 + zext_ln14_1_reg_2508_pp0_iter1_reg);

assign add_ln203_3_fu_1756_p2 = (11'd6 + mul_ln203_reg_2738);

assign add_ln203_4_fu_1761_p2 = (add_ln203_3_fu_1756_p2 + zext_ln14_1_reg_2508);

assign add_ln203_5_fu_1925_p2 = (11'd12 + mul_ln203_reg_2738);

assign add_ln203_6_fu_1930_p2 = (add_ln203_5_fu_1925_p2 + zext_ln14_1_reg_2508);

assign add_ln203_7_fu_1940_p2 = (11'd18 + mul_ln203_reg_2738);

assign add_ln203_8_fu_1945_p2 = (add_ln203_7_fu_1940_p2 + zext_ln14_1_reg_2508);

assign add_ln203_9_fu_2121_p2 = (11'd24 + mul_ln203_reg_2738);

assign add_ln203_fu_1747_p2 = (mul_ln203_reg_2738 + zext_ln14_1_reg_2508);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign f_fu_779_p2 = (3'd1 + ap_phi_mux_f_0_phi_fu_712_p4);

assign grp_fu_730_p2 = (($signed(conv_out_0_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign grp_fu_736_p2 = (($signed(conv_out_2_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign grp_fu_742_p2 = (($signed(conv_out_0_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign grp_fu_748_p2 = (($signed(conv_out_2_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln10_fu_767_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_701_p4 == 7'd78) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_785_p2 = ((ap_phi_mux_r_0_phi_fu_723_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_10_fu_1986_p2 = (($signed(conv_out_0_V_q0) > $signed(select_ln29_9_reg_2727)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1998_p2 = (($signed(reg_763) > $signed(select_ln29_10_fu_1991_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_1558_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_3_fu_1555_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1855_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_13_reg_2825)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_1867_p2 = (($signed(conv_out_3_V_load_3_reg_2831) > $signed(select_ln29_14_fu_1860_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_1668_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_4_fu_1665_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_2013_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_17_reg_2912)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_2025_p2 = (($signed(conv_out_1_V_load_5_reg_2918) > $signed(select_ln29_18_fu_2018_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_1235_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_fu_1231_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_1685_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_5_fu_1682_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_2037_p2 = (($signed(conv_out_2_V_q0) > $signed(select_ln29_21_reg_2924)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_2049_p2 = (($signed(conv_out_3_V_load_5_reg_2930) > $signed(select_ln29_22_fu_2042_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_1882_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_6_fu_1879_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_2167_p2 = (($signed(conv_out_0_V_q0) > $signed(select_ln29_25_reg_3011)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_2179_p2 = (($signed(reg_758) > $signed(select_ln29_26_fu_2172_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1899_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_7_fu_1896_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1801_p2 = (($signed(conv_out_0_V_q0) > $signed(select_ln29_1_reg_2676)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_2061_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_29_reg_3017)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_2073_p2 = (($signed(reg_754) > $signed(select_ln29_30_fu_2066_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_2090_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_8_fu_2087_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_2193_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_33_reg_3088)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_2205_p2 = (($signed(reg_763) > $signed(select_ln29_34_fu_2198_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_2107_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_9_fu_2104_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_2219_p2 = (($signed(conv_out_2_V_q0) > $signed(select_ln29_37_reg_3094)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_2231_p2 = (($signed(reg_754) > $signed(select_ln29_38_fu_2224_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1813_p2 = (($signed(reg_758) > $signed(select_ln29_2_fu_1806_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_2248_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_10_fu_2245_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_2342_p2 = (($signed(conv_out_0_V_q0) > $signed(select_ln29_41_reg_3135)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_2354_p2 = (($signed(reg_758) > $signed(select_ln29_42_fu_2347_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_2265_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_11_fu_2262_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_2279_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_45_fu_2271_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_2293_p2 = (($signed(conv_out_3_V_q1) > $signed(select_ln29_46_fu_2285_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_2371_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_12_fu_2368_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_2385_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_49_fu_2377_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_51_fu_2399_p2 = (($signed(conv_out_1_V_q1) > $signed(select_ln29_50_fu_2391_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_1378_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_1_fu_1374_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_1828_p2 = (($signed(conv_out_2_V_q0) > $signed(select_ln29_5_reg_2721)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_1840_p2 = (($signed(reg_754) > $signed(select_ln29_6_fu_1833_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1408_p2 = (($signed(conv_out_1_V_q1) > $signed(zext_ln29_2_fu_1404_p1)) ? 1'b1 : 1'b0);

assign mul_ln1494_1_fu_1252_p1 = mul_ln1494_1_fu_1252_p10;

assign mul_ln1494_1_fu_1252_p10 = or_ln26_reg_2606;

assign mul_ln1494_1_fu_1252_p2 = (11'd42 * mul_ln1494_1_fu_1252_p1);

assign mul_ln1494_fu_853_p1 = mul_ln1494_fu_853_p10;

assign mul_ln1494_fu_853_p10 = shl_ln_fu_815_p3;

assign mul_ln1494_fu_853_p2 = (11'd42 * mul_ln1494_fu_853_p1);

assign mul_ln203_fu_1437_p1 = mul_ln203_fu_1437_p10;

assign mul_ln203_fu_1437_p10 = select_ln29_52_reg_2496;

assign mul_ln203_fu_1437_p2 = (11'd78 * mul_ln203_fu_1437_p1);

assign or_ln1494_1_fu_975_p2 = (trunc_ln1494_2_fu_971_p1 | select_ln29_53_fu_799_p3);

assign or_ln1494_2_fu_1005_p2 = (sext_ln1494_1_fu_937_p1 | 64'd1);

assign or_ln1494_3_fu_1129_p2 = (sub_ln1494_2_reg_2574 | 9'd2);

assign or_ln1494_4_fu_1174_p2 = (sub_ln1494_2_reg_2574 | 9'd3);

assign or_ln1494_5_fu_1482_p2 = (trunc_ln1494_7_fu_1478_p1 | select_ln29_53_reg_2502);

assign or_ln1494_6_fu_1316_p2 = (sext_ln1494_5_fu_1312_p1 | 64'd1);

assign or_ln1494_fu_871_p2 = (sext_ln1494_fu_849_p1 | 64'd1);

assign or_ln26_fu_1052_p2 = (shl_ln_fu_815_p3 | 5'd1);

assign p_shl10_cast_fu_1015_p3 = {{trunc_ln1494_3_fu_1011_p1}, {3'd0}};

assign p_shl11_cast_fu_1027_p3 = {{trunc_ln1494_4_fu_1023_p1}, {1'd0}};

assign p_shl16_cast_fu_881_p3 = {{trunc_ln1494_fu_877_p1}, {3'd0}};

assign p_shl17_cast_fu_893_p3 = {{trunc_ln1494_1_fu_889_p1}, {1'd0}};

assign p_shl1_cast_fu_1338_p3 = {{trunc_ln1494_10_fu_1334_p1}, {1'd0}};

assign p_shl6_cast_fu_1183_p3 = {{trunc_ln1494_6_fu_1179_p1}, {3'd0}};

assign p_shl8_cast_fu_1138_p3 = {{trunc_ln1494_5_fu_1134_p1}, {3'd0}};

assign p_shl_cast_fu_1326_p3 = {{trunc_ln1494_9_fu_1322_p1}, {3'd0}};

assign r_fu_2307_p2 = (4'd1 + select_ln29_52_reg_2496);

assign select_ln29_10_fu_1991_p3 = ((icmp_ln1494_10_fu_1986_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : select_ln29_9_reg_2727);

assign select_ln29_11_fu_2004_p3 = ((icmp_ln1494_11_fu_1998_p2[0:0] === 1'b1) ? reg_763 : select_ln29_10_fu_1991_p3);

assign select_ln29_12_fu_1426_p3 = ((grp_fu_748_p2[0:0] === 1'b1) ? trunc_ln1494_13_fu_1422_p1 : 13'd0);

assign select_ln29_13_fu_1564_p3 = ((icmp_ln1494_13_fu_1558_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_3_fu_1555_p1);

assign select_ln29_14_fu_1860_p3 = ((icmp_ln1494_14_fu_1855_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_13_reg_2825);

assign select_ln29_15_fu_1872_p3 = ((icmp_ln1494_15_fu_1867_p2[0:0] === 1'b1) ? conv_out_3_V_load_3_reg_2831 : select_ln29_14_fu_1860_p3);

assign select_ln29_16_fu_1576_p3 = ((grp_fu_730_p2[0:0] === 1'b1) ? trunc_ln1494_14_fu_1572_p1 : 13'd0);

assign select_ln29_17_fu_1674_p3 = ((icmp_ln1494_17_fu_1668_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_4_fu_1665_p1);

assign select_ln29_18_fu_2018_p3 = ((icmp_ln1494_18_fu_2013_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_17_reg_2912);

assign select_ln29_19_fu_2030_p3 = ((icmp_ln1494_19_fu_2025_p2[0:0] === 1'b1) ? conv_out_1_V_load_5_reg_2918 : select_ln29_18_fu_2018_p3);

assign select_ln29_1_fu_1241_p3 = ((icmp_ln1494_1_fu_1235_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_fu_1231_p1);

assign select_ln29_20_fu_1588_p3 = ((grp_fu_736_p2[0:0] === 1'b1) ? trunc_ln1494_15_fu_1584_p1 : 13'd0);

assign select_ln29_21_fu_1691_p3 = ((icmp_ln1494_21_fu_1685_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_5_fu_1682_p1);

assign select_ln29_22_fu_2042_p3 = ((icmp_ln1494_22_fu_2037_p2[0:0] === 1'b1) ? conv_out_2_V_q0 : select_ln29_21_reg_2924);

assign select_ln29_23_fu_2054_p3 = ((icmp_ln1494_23_fu_2049_p2[0:0] === 1'b1) ? conv_out_3_V_load_5_reg_2930 : select_ln29_22_fu_2042_p3);

assign select_ln29_24_fu_1600_p3 = ((grp_fu_742_p2[0:0] === 1'b1) ? trunc_ln1494_16_fu_1596_p1 : 13'd0);

assign select_ln29_25_fu_1888_p3 = ((icmp_ln1494_25_fu_1882_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_6_fu_1879_p1);

assign select_ln29_26_fu_2172_p3 = ((icmp_ln1494_26_fu_2167_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : select_ln29_25_reg_3011);

assign select_ln29_27_fu_2185_p3 = ((icmp_ln1494_27_fu_2179_p2[0:0] === 1'b1) ? reg_758 : select_ln29_26_fu_2172_p3);

assign select_ln29_28_fu_1612_p3 = ((grp_fu_748_p2[0:0] === 1'b1) ? trunc_ln1494_17_fu_1608_p1 : 13'd0);

assign select_ln29_29_fu_1905_p3 = ((icmp_ln1494_29_fu_1899_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_7_fu_1896_p1);

assign select_ln29_2_fu_1806_p3 = ((icmp_ln1494_2_fu_1801_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : select_ln29_1_reg_2676);

assign select_ln29_30_fu_2066_p3 = ((icmp_ln1494_30_fu_2061_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_29_reg_3017);

assign select_ln29_31_fu_2079_p3 = ((icmp_ln1494_31_fu_2073_p2[0:0] === 1'b1) ? reg_754 : select_ln29_30_fu_2066_p3);

assign select_ln29_32_fu_1703_p3 = ((grp_fu_730_p2[0:0] === 1'b1) ? trunc_ln1494_18_fu_1699_p1 : 13'd0);

assign select_ln29_33_fu_2096_p3 = ((icmp_ln1494_33_fu_2090_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_8_fu_2087_p1);

assign select_ln29_34_fu_2198_p3 = ((icmp_ln1494_34_fu_2193_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_33_reg_3088);

assign select_ln29_35_fu_2211_p3 = ((icmp_ln1494_35_fu_2205_p2[0:0] === 1'b1) ? reg_763 : select_ln29_34_fu_2198_p3);

assign select_ln29_36_fu_1715_p3 = ((grp_fu_736_p2[0:0] === 1'b1) ? trunc_ln1494_19_fu_1711_p1 : 13'd0);

assign select_ln29_37_fu_2113_p3 = ((icmp_ln1494_37_fu_2107_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_9_fu_2104_p1);

assign select_ln29_38_fu_2224_p3 = ((icmp_ln1494_38_fu_2219_p2[0:0] === 1'b1) ? conv_out_2_V_q0 : select_ln29_37_reg_3094);

assign select_ln29_39_fu_2237_p3 = ((icmp_ln1494_39_fu_2231_p2[0:0] === 1'b1) ? reg_754 : select_ln29_38_fu_2224_p3);

assign select_ln29_3_fu_1819_p3 = ((icmp_ln1494_3_fu_1813_p2[0:0] === 1'b1) ? reg_758 : select_ln29_2_fu_1806_p3);

assign select_ln29_40_fu_1727_p3 = ((grp_fu_742_p2[0:0] === 1'b1) ? trunc_ln1494_20_fu_1723_p1 : 13'd0);

assign select_ln29_41_fu_2254_p3 = ((icmp_ln1494_41_fu_2248_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_10_fu_2245_p1);

assign select_ln29_42_fu_2347_p3 = ((icmp_ln1494_42_fu_2342_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : select_ln29_41_reg_3135);

assign select_ln29_43_fu_2360_p3 = ((icmp_ln1494_43_fu_2354_p2[0:0] === 1'b1) ? reg_758 : select_ln29_42_fu_2347_p3);

assign select_ln29_44_fu_1739_p3 = ((grp_fu_748_p2[0:0] === 1'b1) ? trunc_ln1494_21_fu_1735_p1 : 13'd0);

assign select_ln29_45_fu_2271_p3 = ((icmp_ln1494_45_fu_2265_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_11_fu_2262_p1);

assign select_ln29_46_fu_2285_p3 = ((icmp_ln1494_46_fu_2279_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_45_fu_2271_p3);

assign select_ln29_47_fu_2299_p3 = ((icmp_ln1494_47_fu_2293_p2[0:0] === 1'b1) ? conv_out_3_V_q1 : select_ln29_46_fu_2285_p3);

assign select_ln29_48_fu_1917_p3 = ((grp_fu_742_p2[0:0] === 1'b1) ? trunc_ln1494_22_fu_1913_p1 : 13'd0);

assign select_ln29_49_fu_2377_p3 = ((icmp_ln1494_49_fu_2371_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_12_fu_2368_p1);

assign select_ln29_4_fu_1366_p3 = ((grp_fu_736_p2[0:0] === 1'b1) ? trunc_ln1494_11_fu_1362_p1 : 13'd0);

assign select_ln29_50_fu_2391_p3 = ((icmp_ln1494_50_fu_2385_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_49_fu_2377_p3);

assign select_ln29_51_fu_2405_p3 = ((icmp_ln1494_51_fu_2399_p2[0:0] === 1'b1) ? conv_out_1_V_q1 : select_ln29_50_fu_2391_p3);

assign select_ln29_52_fu_791_p3 = ((icmp_ln13_fu_785_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_723_p4);

assign select_ln29_53_fu_799_p3 = ((icmp_ln13_fu_785_p2[0:0] === 1'b1) ? f_fu_779_p2 : ap_phi_mux_f_0_phi_fu_712_p4);

assign select_ln29_5_fu_1384_p3 = ((icmp_ln1494_5_fu_1378_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_1_fu_1374_p1);

assign select_ln29_6_fu_1833_p3 = ((icmp_ln1494_6_fu_1828_p2[0:0] === 1'b1) ? conv_out_2_V_q0 : select_ln29_5_reg_2721);

assign select_ln29_7_fu_1846_p3 = ((icmp_ln1494_7_fu_1840_p2[0:0] === 1'b1) ? reg_754 : select_ln29_6_fu_1833_p3);

assign select_ln29_8_fu_1396_p3 = ((grp_fu_742_p2[0:0] === 1'b1) ? trunc_ln1494_12_fu_1392_p1 : 13'd0);

assign select_ln29_9_fu_1414_p3 = ((icmp_ln1494_9_fu_1408_p2[0:0] === 1'b1) ? conv_out_1_V_q1 : zext_ln29_2_fu_1404_p1);

assign select_ln29_fu_1223_p3 = ((grp_fu_730_p2[0:0] === 1'b1) ? trunc_ln1494_8_fu_1219_p1 : 13'd0);

assign sext_ln1494_1_fu_937_p1 = sub_ln1494_2_fu_931_p2;

assign sext_ln1494_2_fu_1154_p1 = $signed(tmp_6_fu_1146_p3);

assign sext_ln1494_3_fu_1199_p1 = $signed(tmp_7_fu_1191_p3);

assign sext_ln1494_4_fu_1520_p1 = $signed(add_ln1494_19_fu_1515_p2);

assign sext_ln1494_5_fu_1312_p1 = $signed(sub_ln1494_6_fu_1306_p2);

assign sext_ln1494_6_fu_1550_p1 = $signed(add_ln1494_37_fu_1545_p2);

assign sext_ln1494_7_fu_1660_p1 = $signed(add_ln1494_39_fu_1655_p2);

assign sext_ln1494_8_fu_1796_p1 = $signed(add_ln1494_41_fu_1791_p2);

assign sext_ln1494_9_fu_1980_p1 = $signed(add_ln1494_43_fu_1975_p2);

assign sext_ln1494_fu_849_p1 = $signed(sub_ln1494_fu_843_p2);

assign sext_ln203_10_fu_2453_p1 = $signed(add_ln203_22_fu_2448_p2);

assign sext_ln203_11_fu_2468_p1 = $signed(add_ln203_24_fu_2463_p2);

assign sext_ln203_12_fu_2483_p1 = $signed(add_ln203_26_reg_3161);

assign sext_ln203_1_fu_1766_p1 = $signed(add_ln203_4_fu_1761_p2);

assign sext_ln203_2_fu_1935_p1 = $signed(add_ln203_6_fu_1930_p2);

assign sext_ln203_3_fu_1950_p1 = $signed(add_ln203_8_fu_1945_p2);

assign sext_ln203_4_fu_2131_p1 = $signed(add_ln203_10_fu_2126_p2);

assign sext_ln203_5_fu_2146_p1 = $signed(add_ln203_12_fu_2141_p2);

assign sext_ln203_6_fu_2322_p1 = $signed(add_ln203_14_fu_2317_p2);

assign sext_ln203_7_fu_2337_p1 = $signed(add_ln203_16_fu_2332_p2);

assign sext_ln203_8_fu_2423_p1 = $signed(add_ln203_18_fu_2418_p2);

assign sext_ln203_9_fu_2438_p1 = $signed(add_ln203_20_fu_2433_p2);

assign sext_ln203_fu_1751_p1 = $signed(add_ln203_fu_1747_p2);

assign shl_ln_fu_815_p3 = {{select_ln29_52_fu_791_p3}, {1'd0}};

assign sub_ln1494_1_fu_901_p2 = (p_shl16_cast_fu_881_p3 - p_shl17_cast_fu_893_p3);

assign sub_ln1494_2_fu_931_p2 = (zext_ln1494_4_fu_839_p1 - zext_ln1494_12_fu_927_p1);

assign sub_ln1494_3_fu_1035_p2 = (p_shl10_cast_fu_1015_p3 - p_shl11_cast_fu_1027_p3);

assign sub_ln1494_4_fu_1158_p2 = ($signed(p_shl8_cast_fu_1138_p3) - $signed(sext_ln1494_2_fu_1154_p1));

assign sub_ln1494_5_fu_1203_p2 = ($signed(p_shl6_cast_fu_1183_p3) - $signed(sext_ln1494_3_fu_1199_p1));

assign sub_ln1494_6_fu_1306_p2 = (zext_ln1494_28_fu_1291_p1 - zext_ln1494_29_fu_1302_p1);

assign sub_ln1494_7_fu_1346_p2 = (p_shl_cast_fu_1326_p3 - p_shl1_cast_fu_1338_p3);

assign sub_ln1494_fu_843_p2 = (zext_ln1494_4_fu_839_p1 - zext_ln1494_3_fu_827_p1);

assign tmp_10_fu_1284_p3 = {{or_ln26_reg_2606}, {3'd0}};

assign tmp_11_fu_1295_p3 = {{or_ln26_reg_2606}, {1'd0}};

assign tmp_12_fu_1058_p3 = {{or_ln26_fu_1052_p2}, {5'd0}};

assign tmp_13_fu_1070_p3 = {{or_ln26_fu_1052_p2}, {2'd0}};

assign tmp_1_fu_941_p3 = {{select_ln29_52_fu_791_p3}, {6'd0}};

assign tmp_2_fu_953_p3 = {{select_ln29_52_fu_791_p3}, {3'd0}};

assign tmp_3_fu_981_p4 = {{add_ln1494_13_fu_965_p2[10:3]}};

assign tmp_5_fu_991_p3 = {{tmp_3_fu_981_p4}, {or_ln1494_1_fu_975_p2}};

assign tmp_6_fu_1146_p3 = {{or_ln1494_3_fu_1129_p2}, {1'd0}};

assign tmp_7_fu_1191_p3 = {{or_ln1494_4_fu_1174_p2}, {1'd0}};

assign tmp_8_fu_1487_p4 = {{add_ln1494_17_fu_1473_p2[10:3]}};

assign tmp_9_fu_1497_p3 = {{tmp_8_fu_1487_p4}, {or_ln1494_5_fu_1482_p2}};

assign tmp_fu_831_p3 = {{select_ln29_52_fu_791_p3}, {4'd0}};

assign tmp_s_fu_919_p3 = {{select_ln29_52_fu_791_p3}, {2'd0}};

assign trunc_ln1494_10_fu_1334_p1 = or_ln1494_6_fu_1316_p2[9:0];

assign trunc_ln1494_11_fu_1362_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_12_fu_1392_p1 = conv_out_0_V_q1[12:0];

assign trunc_ln1494_13_fu_1422_p1 = conv_out_2_V_q1[12:0];

assign trunc_ln1494_14_fu_1572_p1 = conv_out_0_V_q0[12:0];

assign trunc_ln1494_15_fu_1584_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_16_fu_1596_p1 = conv_out_0_V_q1[12:0];

assign trunc_ln1494_17_fu_1608_p1 = conv_out_2_V_q1[12:0];

assign trunc_ln1494_18_fu_1699_p1 = conv_out_0_V_q0[12:0];

assign trunc_ln1494_19_fu_1711_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_1_fu_889_p1 = or_ln1494_fu_871_p2[10:0];

assign trunc_ln1494_20_fu_1723_p1 = conv_out_0_V_q1[12:0];

assign trunc_ln1494_21_fu_1735_p1 = conv_out_2_V_q1[12:0];

assign trunc_ln1494_22_fu_1913_p1 = conv_out_0_V_q1[12:0];

assign trunc_ln1494_2_fu_971_p1 = add_ln1494_13_fu_965_p2[2:0];

assign trunc_ln1494_3_fu_1011_p1 = or_ln1494_2_fu_1005_p2[7:0];

assign trunc_ln1494_4_fu_1023_p1 = or_ln1494_2_fu_1005_p2[9:0];

assign trunc_ln1494_5_fu_1134_p1 = or_ln1494_3_fu_1129_p2[7:0];

assign trunc_ln1494_6_fu_1179_p1 = or_ln1494_4_fu_1174_p2[7:0];

assign trunc_ln1494_7_fu_1478_p1 = add_ln1494_17_fu_1473_p2[2:0];

assign trunc_ln1494_8_fu_1219_p1 = conv_out_0_V_q0[12:0];

assign trunc_ln1494_9_fu_1322_p1 = or_ln1494_6_fu_1316_p2[7:0];

assign trunc_ln1494_fu_877_p1 = or_ln1494_fu_871_p2[8:0];

assign zext_ln1494_10_fu_1468_p1 = add_ln1494_10_fu_1463_p2;

assign zext_ln1494_11_fu_1630_p1 = add_ln1494_12_fu_1625_p2;

assign zext_ln1494_12_fu_927_p1 = tmp_s_fu_919_p3;

assign zext_ln1494_13_fu_949_p1 = tmp_1_fu_941_p3;

assign zext_ln1494_14_fu_961_p1 = tmp_2_fu_953_p3;

assign zext_ln1494_15_fu_999_p1 = tmp_5_fu_991_p3;

assign zext_ln1494_16_fu_1047_p1 = add_ln1494_14_fu_1041_p2;

assign zext_ln1494_17_fu_1169_p1 = add_ln1494_15_fu_1164_p2;

assign zext_ln1494_18_fu_1214_p1 = add_ln1494_16_fu_1209_p2;

assign zext_ln1494_19_fu_1505_p1 = tmp_9_fu_1497_p3;

assign zext_ln1494_21_fu_1263_p1 = add_ln1494_20_fu_1258_p2;

assign zext_ln1494_22_fu_1279_p1 = add_ln1494_22_fu_1274_p2;

assign zext_ln1494_23_fu_1535_p1 = add_ln1494_24_fu_1530_p2;

assign zext_ln1494_24_fu_1645_p1 = add_ln1494_26_fu_1640_p2;

assign zext_ln1494_25_fu_1781_p1 = add_ln1494_28_fu_1776_p2;

assign zext_ln1494_26_fu_1965_p1 = add_ln1494_30_fu_1960_p2;

assign zext_ln1494_27_fu_2161_p1 = add_ln1494_32_fu_2156_p2;

assign zext_ln1494_28_fu_1291_p1 = tmp_10_fu_1284_p3;

assign zext_ln1494_29_fu_1302_p1 = tmp_11_fu_1295_p3;

assign zext_ln1494_30_fu_1066_p1 = tmp_12_fu_1058_p3;

assign zext_ln1494_31_fu_1078_p1 = tmp_13_fu_1070_p3;

assign zext_ln1494_32_fu_1094_p1 = add_ln1494_34_fu_1088_p2;

assign zext_ln1494_33_fu_1357_p1 = add_ln1494_35_fu_1352_p2;

assign zext_ln1494_3_fu_827_p1 = shl_ln_fu_815_p3;

assign zext_ln1494_4_fu_839_p1 = tmp_fu_831_p3;

assign zext_ln1494_5_fu_865_p1 = add_ln1494_fu_859_p2;

assign zext_ln1494_6_fu_913_p1 = add_ln1494_2_fu_907_p2;

assign zext_ln1494_7_fu_1109_p1 = add_ln1494_4_fu_1104_p2;

assign zext_ln1494_8_fu_1124_p1 = add_ln1494_6_fu_1119_p2;

assign zext_ln1494_9_fu_1453_p1 = add_ln1494_8_fu_1448_p2;

assign zext_ln14_1_fu_811_p1 = select_ln29_53_fu_799_p3;

assign zext_ln14_fu_807_p1 = select_ln29_53_fu_799_p3;

assign zext_ln29_10_fu_2245_p1 = select_ln29_40_reg_2946;

assign zext_ln29_11_fu_2262_p1 = select_ln29_44_reg_2951;

assign zext_ln29_12_fu_2368_p1 = select_ln29_48_reg_3023;

assign zext_ln29_1_fu_1374_p1 = select_ln29_4_fu_1366_p3;

assign zext_ln29_2_fu_1404_p1 = select_ln29_8_fu_1396_p3;

assign zext_ln29_3_fu_1555_p1 = select_ln29_12_reg_2733;

assign zext_ln29_4_fu_1665_p1 = select_ln29_16_reg_2837;

assign zext_ln29_5_fu_1682_p1 = select_ln29_20_reg_2842;

assign zext_ln29_6_fu_1879_p1 = select_ln29_24_reg_2847;

assign zext_ln29_7_fu_1896_p1 = select_ln29_28_reg_2852;

assign zext_ln29_8_fu_2087_p1 = select_ln29_32_reg_2936;

assign zext_ln29_9_fu_2104_p1 = select_ln29_36_reg_2941;

assign zext_ln29_fu_1231_p1 = select_ln29_fu_1223_p3;

always @ (posedge ap_clk) begin
    zext_ln14_1_reg_2508[10:3] <= 8'b00000000;
    zext_ln14_1_reg_2508_pp0_iter1_reg[10:3] <= 8'b00000000;
    mul_ln1494_reg_2545[0] <= 1'b0;
    sub_ln1494_2_reg_2574[1:0] <= 2'b00;
    add_ln1494_13_reg_2580[2:0] <= 3'b000;
    zext_ln1494_16_reg_2591[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    or_ln26_reg_2606[0] <= 1'b1;
    add_ln1494_33_reg_2613[2:0] <= 3'b100;
    zext_ln1494_32_reg_2621[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_7_reg_2631[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_8_reg_2641[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_17_reg_2651[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_18_reg_2661[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    mul_ln1494_1_reg_2682[0] <= 1'b0;
    zext_ln1494_21_reg_2691[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_22_reg_2696[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_33_reg_2711[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_9_reg_2755[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_10_reg_2765[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_19_reg_2780[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_23_reg_2805[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_11_reg_2857[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_24_reg_2882[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_25_reg_2976[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln1494_26_reg_3048[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_1
