{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 14:21:05 2019 " "Info: Processing started: Mon May 06 14:21:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4-mux4_1 -c lab4-mux4_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4-mux4_1 -c lab4-mux4_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[0\] Y 7.197 ns Longest " "Info: Longest tpd from source pin \"D\[0\]\" to destination pin \"Y\" is 7.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D\[0\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "lab4-mux4_1.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-mux4_1.bdf" { { 88 224 392 104 "D\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.438 ns) 3.097 ns MUX4_1:inst\|Y~0 2 COMB LCCOMB_X64_Y3_N0 1 " "Info: 2: + IC(1.660 ns) + CELL(0.438 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y3_N0; Fanout = 1; COMB Node = 'MUX4_1:inst\|Y~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { D[0] MUX4_1:inst|Y~0 } "NODE_NAME" } } { "MUX4_1.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/MUX4_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 3.761 ns MUX4_1:inst\|Y~1 3 COMB LCCOMB_X64_Y3_N10 1 " "Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 3.761 ns; Loc. = LCCOMB_X64_Y3_N10; Fanout = 1; COMB Node = 'MUX4_1:inst\|Y~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { MUX4_1:inst|Y~0 MUX4_1:inst|Y~1 } "NODE_NAME" } } { "MUX4_1.vhd" "" { Text "C:/altera/91sp2/quartus/lab4/MUX4_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(2.818 ns) 7.197 ns Y 4 PIN PIN_AE23 0 " "Info: 4: + IC(0.618 ns) + CELL(2.818 ns) = 7.197 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { MUX4_1:inst|Y~1 Y } "NODE_NAME" } } { "lab4-mux4_1.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab4/lab4-mux4_1.bdf" { { 88 568 744 104 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.675 ns ( 64.96 % ) " "Info: Total cell delay = 4.675 ns ( 64.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 35.04 % ) " "Info: Total interconnect delay = 2.522 ns ( 35.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { D[0] MUX4_1:inst|Y~0 MUX4_1:inst|Y~1 Y } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { D[0] {} D[0]~combout {} MUX4_1:inst|Y~0 {} MUX4_1:inst|Y~1 {} Y {} } { 0.000ns 0.000ns 1.660ns 0.244ns 0.618ns } { 0.000ns 0.999ns 0.438ns 0.420ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 14:21:06 2019 " "Info: Processing ended: Mon May 06 14:21:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
