#Start recording tcl command: 5/28/2025 09:09:39
#Project Location: D:/RTL_FPGA/SD2/VERILOG/aula6-sinc; Project name: contador
prj_project new -name "contador" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_vhdl.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cnt_asc_mod13_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_decrescent/sim_cont_decrescent.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_vhdl.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_mod13_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_mod16.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_mod16/sim_cont_mod16.spf"
source "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "cont_mod16_tb.vhd"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont_mod16/sim_cont_mod16.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
prj_project save
prj_project close
#Stop recording: 5/28/2025 22:03:02
