# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.tb_FSM
# vsim -gui work.tb_FSM 
# Start time: 11:11:57 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_FSM
# Loading work.FSM
add wave -position insertpoint  \
sim:/tb_FSM/dut/clk \
sim:/tb_FSM/dut/rst \
sim:/tb_FSM/dut/s \
sim:/tb_FSM/dut/opcode \
sim:/tb_FSM/dut/op \
sim:/tb_FSM/dut/w \
sim:/tb_FSM/dut/loada \
sim:/tb_FSM/dut/loadb \
sim:/tb_FSM/dut/loadc \
sim:/tb_FSM/dut/loads \
sim:/tb_FSM/dut/asel \
sim:/tb_FSM/dut/bsel \
sim:/tb_FSM/dut/write \
sim:/tb_FSM/dut/nsel \
sim:/tb_FSM/dut/vsel \
sim:/tb_FSM/dut/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlft962wgc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft962wgc
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_fsm.sv(26)
#    Time: 215 ps  Iteration: 0  Instance: /tb_FSM
# Break in Module tb_FSM at D:/UBC-CPEN-211/Lab-6/tb_fsm.sv line 26
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# Loading work.tb_FSM
# Loading work.FSM
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_fsm.sv(26)
#    Time: 215 ps  Iteration: 0  Instance: /tb_FSM
# Break in Module tb_FSM at D:/UBC-CPEN-211/Lab-6/tb_fsm.sv line 26
quit -sim
# End time: 12:12:46 on Jul 17,2022, Elapsed time: 1:00:49
# Errors: 0, Warnings: 2
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.tb_cpu
# vsim -gui work.tb_cpu 
# Start time: 12:13:01 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
add wave -position insertpoint  \
sim:/tb_cpu/dut/clk \
sim:/tb_cpu/dut/reset \
sim:/tb_cpu/dut/s \
sim:/tb_cpu/dut/load \
sim:/tb_cpu/dut/in \
sim:/tb_cpu/dut/out \
sim:/tb_cpu/dut/N \
sim:/tb_cpu/dut/V \
sim:/tb_cpu/dut/Z \
sim:/tb_cpu/dut/w \
sim:/tb_cpu/dut/ins_out \
sim:/tb_cpu/dut/ALUop \
sim:/tb_cpu/dut/shift \
sim:/tb_cpu/dut/op \
sim:/tb_cpu/dut/vsel \
sim:/tb_cpu/dut/sximm5 \
sim:/tb_cpu/dut/sximm8 \
sim:/tb_cpu/dut/readnum \
sim:/tb_cpu/dut/writenum \
sim:/tb_cpu/dut/opcode \
sim:/tb_cpu/dut/nsel \
sim:/tb_cpu/dut/loada \
sim:/tb_cpu/dut/loadb \
sim:/tb_cpu/dut/loadc \
sim:/tb_cpu/dut/loads \
sim:/tb_cpu/dut/asel \
sim:/tb_cpu/dut/bsel \
sim:/tb_cpu/dut/write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlftvvnb4e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvvnb4e
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(28)
#    Time: 175 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 28
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(28)
#    Time: 175 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 28
restart
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv failed with 1 errors.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 1 failed with 1 error.
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(28)
#    Time: 175 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 28
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
quit -sim
# End time: 15:18:10 on Jul 17,2022, Elapsed time: 3:05:09
# Errors: 0, Warnings: 2
vsim -gui work.tb_FSM
# vsim -gui work.tb_FSM 
# Start time: 15:18:26 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_FSM
# Loading work.FSM
add wave -position insertpoint  \
sim:/tb_FSM/dut/clk \
sim:/tb_FSM/dut/rst \
sim:/tb_FSM/dut/s \
sim:/tb_FSM/dut/opcode \
sim:/tb_FSM/dut/op \
sim:/tb_FSM/dut/w \
sim:/tb_FSM/dut/loada \
sim:/tb_FSM/dut/loadb \
sim:/tb_FSM/dut/loadc \
sim:/tb_FSM/dut/loads \
sim:/tb_FSM/dut/asel \
sim:/tb_FSM/dut/bsel \
sim:/tb_FSM/dut/write \
sim:/tb_FSM/dut/nsel \
sim:/tb_FSM/dut/vsel \
sim:/tb_FSM/dut/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlft7bewv6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7bewv6
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_fsm.sv(31)
#    Time: 315 ps  Iteration: 0  Instance: /tb_FSM
# Break in Module tb_FSM at D:/UBC-CPEN-211/Lab-6/tb_fsm.sv line 31
quit -sim
# End time: 15:25:34 on Jul 17,2022, Elapsed time: 0:07:08
# Errors: 0, Warnings: 2
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.tb_cpu
# vsim -gui work.tb_cpu 
# Start time: 15:31:10 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
add wave -position insertpoint  \
sim:/tb_cpu/dut/clk \
sim:/tb_cpu/dut/reset \
sim:/tb_cpu/dut/s \
sim:/tb_cpu/dut/load \
sim:/tb_cpu/dut/in \
sim:/tb_cpu/dut/out \
sim:/tb_cpu/dut/N \
sim:/tb_cpu/dut/V \
sim:/tb_cpu/dut/Z \
sim:/tb_cpu/dut/w \
sim:/tb_cpu/dut/ins_out \
sim:/tb_cpu/dut/ALUop \
sim:/tb_cpu/dut/shift \
sim:/tb_cpu/dut/op \
sim:/tb_cpu/dut/vsel \
sim:/tb_cpu/dut/sximm5 \
sim:/tb_cpu/dut/sximm8 \
sim:/tb_cpu/dut/readnum \
sim:/tb_cpu/dut/writenum \
sim:/tb_cpu/dut/opcode \
sim:/tb_cpu/dut/nsel \
sim:/tb_cpu/dut/loada \
sim:/tb_cpu/dut/loadb \
sim:/tb_cpu/dut/loadc \
sim:/tb_cpu/dut/loads \
sim:/tb_cpu/dut/asel \
sim:/tb_cpu/dut/bsel \
sim:/tb_cpu/dut/write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlftyb7389".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyb7389
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(34)
#    Time: 245 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 34
quit -sim
# End time: 17:53:48 on Jul 17,2022, Elapsed time: 2:22:38
# Errors: 0, Warnings: 2
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv failed with 1 errors.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 1 failed with 1 error.
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.tb_FSM
# vsim -gui work.tb_FSM 
# Start time: 17:54:51 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_FSM
# Loading work.FSM
add wave -position insertpoint  \
sim:/tb_FSM/dut/clk \
sim:/tb_FSM/dut/rst \
sim:/tb_FSM/dut/s \
sim:/tb_FSM/dut/opcode \
sim:/tb_FSM/dut/op \
sim:/tb_FSM/dut/w \
sim:/tb_FSM/dut/loada \
sim:/tb_FSM/dut/loadb \
sim:/tb_FSM/dut/loadc \
sim:/tb_FSM/dut/loads \
sim:/tb_FSM/dut/asel \
sim:/tb_FSM/dut/bsel \
sim:/tb_FSM/dut/write \
sim:/tb_FSM/dut/nsel \
sim:/tb_FSM/dut/vsel \
sim:/tb_FSM/dut/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlftvc024s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvc024s
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_fsm.sv(40)
#    Time: 615 ps  Iteration: 0  Instance: /tb_FSM
# Break in Module tb_FSM at D:/UBC-CPEN-211/Lab-6/tb_fsm.sv line 40
quit -sim
# End time: 18:07:30 on Jul 17,2022, Elapsed time: 0:12:39
# Errors: 0, Warnings: 2
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.tb_cpu
# vsim -gui work.tb_cpu 
# Start time: 18:08:00 on Jul 17,2022
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
add wave -position insertpoint  \
sim:/tb_cpu/dut/clk \
sim:/tb_cpu/dut/reset \
sim:/tb_cpu/dut/s \
sim:/tb_cpu/dut/load \
sim:/tb_cpu/dut/in \
sim:/tb_cpu/dut/out \
sim:/tb_cpu/dut/N \
sim:/tb_cpu/dut/V \
sim:/tb_cpu/dut/Z \
sim:/tb_cpu/dut/w \
sim:/tb_cpu/dut/ins_out \
sim:/tb_cpu/dut/ALUop \
sim:/tb_cpu/dut/shift \
sim:/tb_cpu/dut/op \
sim:/tb_cpu/dut/vsel \
sim:/tb_cpu/dut/sximm5 \
sim:/tb_cpu/dut/sximm8 \
sim:/tb_cpu/dut/readnum \
sim:/tb_cpu/dut/writenum \
sim:/tb_cpu/dut/opcode \
sim:/tb_cpu/dut/nsel \
sim:/tb_cpu/dut/loada \
sim:/tb_cpu/dut/loadb \
sim:/tb_cpu/dut/loadc \
sim:/tb_cpu/dut/loads \
sim:/tb_cpu/dut/asel \
sim:/tb_cpu/dut/bsel \
sim:/tb_cpu/dut/write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlftyy71rk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyy71rk
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(39)
#    Time: 375 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 39
# Compile of tb_alu.sv was successful.
# Compile of Add_Sub_Ovf.sv was successful.
# Compile of alu.sv was successful.
# Compile of decoder.sv was successful.
# Compile of Multi_bit_adder.sv was successful.
# Compile of tb_Ins_Dec.sv was successful.
# Compile of Ins_Dec.sv was successful.
# Compile of fsm.sv was successful.
# Compile of tb_fsm.sv was successful.
# Compile of datapath.sv was successful.
# Compile of tb_datapath.sv was successful.
# Compile of regfile.sv was successful.
# Compile of shifter.sv was successful.
# Compile of mux_8in.sv was successful.
# Compile of reg_load.sv was successful.
# Compile of cpu.sv was successful.
# Compile of tb_cpu.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(48)
#    Time: 555 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 48
