$date
	Wed Jun 25 14:17:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! diff [3:0] $end
$var wire 1 " bout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % bin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % bin $end
$var wire 4 ( diff [3:0] $end
$var wire 1 " bout $end
$var wire 1 ) b3 $end
$var wire 1 * b2 $end
$var wire 1 + b1 $end
$scope module fs0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % bin $end
$var wire 1 + bout $end
$var wire 1 . diff $end
$upscope $end
$scope module fs1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + bin $end
$var wire 1 * bout $end
$var wire 1 1 diff $end
$upscope $end
$scope module fs2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * bin $end
$var wire 1 ) bout $end
$var wire 1 4 diff $end
$upscope $end
$scope module fs3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) bin $end
$var wire 1 " bout $end
$var wire 1 7 diff $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
15
14
03
02
11
10
1/
1.
1-
0,
1+
1*
1)
b111 (
b11 '
b1010 &
0%
b11 $
b1010 #
0"
b111 !
$end
#10000
0"
0)
07
b11 !
b11 (
04
00
16
0/
12
b1001 $
b1001 '
b1100 #
b1100 &
#20000
14
0*
01
b101 !
b101 (
1.
06
1,
1/
05
1%
b1 $
b1 '
b111 #
b111 &
#30000
04
0+
b0 !
b0 (
0.
0-
13
0,
0/
0%
b100 $
b100 '
b100 #
b100 &
#40000
