#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 10 13:21:26 2022
# Process ID: 20108
# Current directory: C:/FPGAProjects/CS1/CS1.runs/design_1_rst_clk_wiz_0_50M_1_synth_1
# Command line: vivado.exe -log design_1_rst_clk_wiz_0_50M_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_clk_wiz_0_50M_1.tcl
# Log file: C:/FPGAProjects/CS1/CS1.runs/design_1_rst_clk_wiz_0_50M_1_synth_1/design_1_rst_clk_wiz_0_50M_1.vds
# Journal file: C:/FPGAProjects/CS1/CS1.runs/design_1_rst_clk_wiz_0_50M_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_rst_clk_wiz_0_50M_1.tcl -notrace
