# vsim -voptargs="+acc" work.DFE_tb -coverage -l sim.log 
# Start time: 00:01:41 on Nov 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: fractional_decimator.sv(21): (vopt-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: cic.sv(117): (vopt-2685) [TFMPC] - Too few port connections for 'COMB_INST_0'.  Expected 6, found 5.
# ** Warning: cic.sv(117): (vopt-2718) [TFMPC] - Missing connection for port 'valid_out'.
# ** Warning: CORE.sv(36): (vopt-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vopt-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vopt-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vopt-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "APB_Bridge(fast)".
# ** Warning: iir_chain.sv(26): (vopt-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vopt-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vopt-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.DFE_tb(fast)
# Loading work.DFE_TOP(fast)
# Loading work.CORE(fast)
# Loading work.fractional_decimator(fast)
# Loading work.rounding_overflow_arith(fast)
# Loading work.IIR_chain(fast)
# Loading work.IIR(fast)
# Loading work.rounding_overflow_arith(fast__1)
# Loading work.IIR(fast__1)
# Loading work.IIR(fast__2)
# Loading work.CIC(fast)
# Loading work.INTEG(fast)
# Loading work.COMB(fast)
# Loading work.rounding_overflow_arith(fast__2)
# Loading work.APB(fast)
# Loading work.APB_Bridge(fast)
# Loading work.MPRAM(fast)
# Configuration file '../MATLAB/cfg.txt' created successfully
# Configuration: f=0, a=0, s=0
# Bypass flags: frac_dec=0, iir_24=1, iir_5=1, cic=1
# CIC decf =  0 (binary: 00000)
# [0] Starting MATLAB execution:
# [0]   Script: ../MATLAB/System_run.m
# [0]   Function: System_run
# [0]   Log: matlab_System_run_0.log
# [0]   Command: matlab -batch "addpath('../MATLAB/'); System_run;" -logfile matlab_System_run_0.log
#     ----------------------------------------------------
# 	Your license will expire in 5 days.
# 	Please contact your system administrator or
# 	MathWorks to renew this license.
#     ----------------------------------------------------
# 
# 	Trial License -- for use to evaluate programs for possible purchase as an end-user only.
# 
# Binary Configuration:
# Raw bits: 000001110000
# 
# Parsed Configuration:
# Signal flags - f:0, a:0, s:0
# Bypass flags - frac_dec:0, iir_24:0, iir_5:1, cic:1
# CIC decf (binary 1  0  0  0  0) = 16
# Generated signal - Freq: 100.00 kHz, Amp: 0.250, Shape: sine
# 
# Applying Fractional Decimator...
# Applying IIR 2.4MHz Notch Filter...
# Bypassing IIR 5MHz Notch Filter
# Bypassing CIC Filter
# Processing complete!
# Binary outputs written for all stages:
#   input.txt
#   frac_decimator.txt
#   iir_24mhz.txt
#   iir_5mhz_1.txt
#   iir_5mhz_2.txt
#   cic.txt
#   output.txt
# [0] MATLAB execution completed successfully
# Loading MATLAB outputs for configuration:
#   Frac_Dec:0, IIR_24:1, IIR_5:1, CIC:1, CIC_DecF:0
#   Stage Input: 48000 samples from ./input.txt
#   Stage Fractional Decimator: 32000 samples from ./frac_decimator.txt
#   Stage IIR 2.4MHz: 32000 samples from ./iir_24mhz.txt
#   Stage IIR 5MHz 1: 32000 samples from ./iir_5mhz_1.txt
#   Stage IIR 5MHz 2: 32000 samples from ./iir_5mhz_2.txt
#   Stage CIC: 32000 samples from ./cic.txt
#   Stage Final Output: 32000 samples from ./output.txt
# Loading complete for configuration 0111 (CIC_DecF=0)
# ** Note: $stop    : DFE_tb.sv(298)
#    Time: 550 ns  Iteration: 1  Instance: /DFE_tb
# Break in Module DFE_tb at DFE_tb.sv line 298
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:15:01 on Nov 24,2025
# vlog -reportprogress 300 -f src_files.list "+cover" -covercells 
# -- Compiling module rounding_overflow_arith
# -- Compiling module MPRAM
# -- Compiling module INTEG
# -- Compiling module IIR
# ** Warning: iir.sv(24): (vlog-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module IIR_chain
# ** Warning: iir_chain.sv(26): (vlog-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vlog-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vlog-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fractional_decimator
# ** Warning: fractional_decimator.sv(21): (vlog-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module COMB
# -- Compiling module CIC
# -- Compiling module APB_Bridge
# -- Compiling module APB
# -- Compiling module CORE
# ** Warning: CORE.sv(36): (vlog-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vlog-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vlog-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vlog-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module DFE_TOP
# -- Compiling module DFE_tb
# ** Error: DFE_tb.sv(143): (vlog-2730) Undefined variable: 'core_out_sig_exp'.
# ** Error: (vlog-13069) DFE_tb.sv(180): near "repeat": syntax error, unexpected repeat, expecting ';'.
# End time: 00:15:01 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 9
# ** Error: C:/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f src_files.list +cover -covercells"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:16:31 on Nov 24,2025
# vlog -reportprogress 300 -f src_files.list "+cover" -covercells 
# -- Compiling module rounding_overflow_arith
# -- Compiling module MPRAM
# -- Compiling module INTEG
# -- Compiling module IIR
# ** Warning: iir.sv(24): (vlog-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module IIR_chain
# ** Warning: iir_chain.sv(26): (vlog-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vlog-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vlog-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fractional_decimator
# ** Warning: fractional_decimator.sv(21): (vlog-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module COMB
# -- Compiling module CIC
# -- Compiling module APB_Bridge
# -- Compiling module APB
# -- Compiling module CORE
# ** Warning: CORE.sv(36): (vlog-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vlog-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vlog-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vlog-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module DFE_TOP
# -- Compiling module DFE_tb
# ** Error: (vlog-13069) DFE_tb.sv(182): near "repeat": syntax error, unexpected repeat, expecting ';'.
# End time: 00:16:31 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# ** Error: C:/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 3
# C:/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f src_files.list +cover -covercells"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:16:43 on Nov 24,2025
# vlog -reportprogress 300 -f src_files.list "+cover" -covercells 
# -- Compiling module rounding_overflow_arith
# -- Compiling module MPRAM
# -- Compiling module INTEG
# -- Compiling module IIR
# ** Warning: iir.sv(24): (vlog-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module IIR_chain
# ** Warning: iir_chain.sv(26): (vlog-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vlog-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vlog-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fractional_decimator
# ** Warning: fractional_decimator.sv(21): (vlog-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module COMB
# -- Compiling module CIC
# -- Compiling module APB_Bridge
# -- Compiling module APB
# -- Compiling module CORE
# ** Warning: CORE.sv(36): (vlog-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vlog-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vlog-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vlog-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module DFE_TOP
# -- Compiling module DFE_tb
# 
# Top level modules:
# 	DFE_tb
# End time: 00:16:43 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 00:16:56 on Nov 24,2025, Elapsed time: 0:15:15
# Errors: 5, Warnings: 16
# vsim -voptargs="+acc" work.DFE_tb -coverage -l sim.log 
# Start time: 00:16:56 on Nov 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: fractional_decimator.sv(21): (vopt-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir.sv(24): (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: cic.sv(117): (vopt-2685) [TFMPC] - Too few port connections for 'COMB_INST_0'.  Expected 6, found 5.
# ** Warning: cic.sv(117): (vopt-2718) [TFMPC] - Missing connection for port 'valid_out'.
# ** Warning: CORE.sv(36): (vopt-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vopt-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vopt-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vopt-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "APB_Bridge(fast)".
# ** Warning: iir_chain.sv(26): (vopt-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vopt-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vopt-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.DFE_tb(fast)
# Loading work.DFE_TOP(fast)
# Loading work.CORE(fast)
# Loading work.fractional_decimator(fast)
# Loading work.rounding_overflow_arith(fast)
# Loading work.IIR_chain(fast)
# Loading work.IIR(fast)
# Loading work.rounding_overflow_arith(fast__1)
# Loading work.IIR(fast__1)
# Loading work.IIR(fast__2)
# Loading work.CIC(fast)
# Loading work.INTEG(fast)
# Loading work.COMB(fast)
# Loading work.rounding_overflow_arith(fast__2)
# Loading work.APB(fast)
# Loading work.APB_Bridge(fast)
# Loading work.MPRAM(fast)
# Configuration file '../MATLAB/cfg.txt' created successfully
# Configuration: f=0, a=0, s=1
# Bypass flags: frac_dec=0, iir_24=0, iir_5=0, cic=0
# CIC decf =  0 (binary: 00000)
# [0] Starting MATLAB execution:
# [0]   Script: ../MATLAB/System_run.m
# [0]   Function: System_run
# [0]   Log: matlab_System_run_0.log
# [0]   Command: matlab -batch "addpath('../MATLAB/'); System_run;" -logfile matlab_System_run_0.log
#     ----------------------------------------------------
# 	Your license will expire in 5 days.
# 	Please contact your system administrator or
# 	MathWorks to renew this license.
#     ----------------------------------------------------
# 
# 	Trial License -- for use to evaluate programs for possible purchase as an end-user only.
# 
# Binary Configuration:
# Raw bits: 000000000100
# 
# Parsed Configuration:
# Signal flags - f:0, a:0, s:0
# Bypass flags - frac_dec:0, iir_24:0, iir_5:0, cic:0
# CIC decf (binary 0  0  1  0  0) = 4
# Generated signal - Freq: 100.00 kHz, Amp: 0.250, Shape: sine
# 
# Applying Fractional Decimator...
# Applying IIR 2.4MHz Notch Filter...
# Applying IIR 5MHz Notch Filter...
# Applying CIC Filter with decimation factor 4...
# Processing complete!
# Binary outputs written for all stages:
#   input.txt
#   frac_decimator.txt
#   iir_24mhz.txt
#   iir_5mhz_1.txt
#   iir_5mhz_2.txt
#   cic.txt
#   output.txt
# [0] MATLAB execution completed successfully
# Loading MATLAB outputs for configuration:
#   Frac_Dec:0, IIR_24:0, IIR_5:0, CIC:0, CIC_DecF:0
#   Stage Input: 48000 samples from ./input.txt
#   Stage Fractional Decimator: 32000 samples from ./frac_decimator.txt
#   Stage IIR 2.4MHz: 32000 samples from ./iir_24mhz.txt
#   Stage IIR 5MHz 1: 32000 samples from ./iir_5mhz_1.txt
#   Stage IIR 5MHz 2: 32000 samples from ./iir_5mhz_2.txt
#   Stage CIC: 8000 samples from ./cic.txt
#   Stage Final Output: 8000 samples from ./output.txt
#   Note: Actual depth (8000) differs from expected (0)
# Loading complete for configuration 0000 (CIC_DecF=0)
# ** Note: $stop    : DFE_tb.sv(183)
#    Time: 5280330 ns  Iteration: 1  Instance: /DFE_tb
# Break in Module DFE_tb at DFE_tb.sv line 183
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:20:08 on Nov 24,2025
# vlog -reportprogress 300 -f src_files.list "+cover" -covercells 
# -- Compiling module rounding_overflow_arith
# -- Compiling module MPRAM
# -- Compiling module INTEG
# -- Compiling module IIR
# ** Warning: iir.sv(24): (vlog-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module IIR_chain
# ** Warning: iir_chain.sv(26): (vlog-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(37): (vlog-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: iir_chain.sv(48): (vlog-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module fractional_decimator
# ** Warning: fractional_decimator.sv(21): (vlog-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module COMB
# -- Compiling module CIC
# -- Compiling module APB_Bridge
# -- Compiling module APB
# -- Compiling module CORE
# ** Warning: CORE.sv(36): (vlog-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(48): (vlog-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(55): (vlog-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: CORE.sv(63): (vlog-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module DFE_TOP
# -- Compiling module DFE_tb
# 
# Top level modules:
# 	DFE_tb
# End time: 00:20:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 00:20:33 on Nov 24,2025, Elapsed time: 0:03:37
# Errors: 3, Warnings: 14
# vsim -voptargs="+acc" work.DFE_tb -coverage -l sim.log 
# Start time: 00:20:33 on Nov 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.DFE_tb(fast)
# Loading work.DFE_TOP(fast)
# Loading work.CORE(fast)
# Loading work.fractional_decimator(fast)
# Loading work.rounding_overflow_arith(fast)
# Loading work.IIR_chain(fast)
# Loading work.IIR(fast)
# Loading work.rounding_overflow_arith(fast__1)
# Loading work.IIR(fast__1)
# Loading work.IIR(fast__2)
# Loading work.CIC(fast)
# Loading work.INTEG(fast)
# Loading work.COMB(fast)
# Loading work.rounding_overflow_arith(fast__2)
# Loading work.APB(fast)
# Loading work.APB_Bridge(fast)
# Loading work.MPRAM(fast)
# Configuration file '../MATLAB/cfg.txt' created successfully
# Configuration: f=0, a=0, s=1
# Bypass flags: frac_dec=0, iir_24=0, iir_5=0, cic=0
# CIC decf =  0 (binary: 00000)
# [0] Starting MATLAB execution:
# [0]   Script: ../MATLAB/System_run.m
# [0]   Function: System_run
# [0]   Log: matlab_System_run_0.log
# [0]   Command: matlab -batch "addpath('../MATLAB/'); System_run;" -logfile matlab_System_run_0.log
#     ----------------------------------------------------
# 	Your license will expire in 5 days.
# 	Please contact your system administrator or
# 	MathWorks to renew this license.
#     ----------------------------------------------------
# 
# 	Trial License -- for use to evaluate programs for possible purchase as an end-user only.
# 
# Binary Configuration:
# Raw bits: 000000000100
# 
# Parsed Configuration:
# Signal flags - f:0, a:0, s:0
# Bypass flags - frac_dec:0, iir_24:0, iir_5:0, cic:0
# CIC decf (binary 0  0  1  0  0) = 4
# Generated signal - Freq: 100.00 kHz, Amp: 0.250, Shape: sine
# 
# Applying Fractional Decimator...
# Applying IIR 2.4MHz Notch Filter...
# Applying IIR 5MHz Notch Filter...
# Applying CIC Filter with decimation factor 4...
# Processing complete!
# Binary outputs written for all stages:
#   input.txt
#   frac_decimator.txt
#   iir_24mhz.txt
#   iir_5mhz_1.txt
#   iir_5mhz_2.txt
#   cic.txt
#   output.txt
# [0] MATLAB execution completed successfully
# Loading MATLAB outputs for configuration:
#   Frac_Dec:0, IIR_24:0, IIR_5:0, CIC:0, CIC_DecF:0
#   Stage Input: 48000 samples from ./input.txt
#   Stage Fractional Decimator: 32000 samples from ./frac_decimator.txt
#   Stage IIR 2.4MHz: 32000 samples from ./iir_24mhz.txt
#   Stage IIR 5MHz 1: 32000 samples from ./iir_5mhz_1.txt
#   Stage IIR 5MHz 2: 32000 samples from ./iir_5mhz_2.txt
#   Stage CIC: 8000 samples from ./cic.txt
#   Stage Final Output: 8000 samples from ./output.txt
#   Note: Actual depth (8000) differs from expected (0)
# Loading complete for configuration 0000 (CIC_DecF=0)
# ** Note: $stop    : DFE_tb.sv(182)
#    Time: 5280330 ns  Iteration: 1  Instance: /DFE_tb
# Break in Module DFE_tb at DFE_tb.sv line 182
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/src/dfe_q.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 11:33:58 on Nov 27,2025, Elapsed time: 83:13:25
# Errors: 3, Warnings: 1
