
---------- Begin Simulation Statistics ----------
final_tick                               13975625645073                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184970                       # Simulator instruction rate (inst/s)
host_mem_usage                               17432564                       # Number of bytes of host memory used
host_op_rate                                   236959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2508.44                       # Real time elapsed on the host
host_tick_rate                               12145855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   463986205                       # Number of instructions simulated
sim_ops                                     594397516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030467                       # Number of seconds simulated
sim_ticks                                 30467161341                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8195239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        16655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16391484                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        16655                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                           14                       # number of memory refs
system.cpu0.num_store_insts                        12                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        19                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        92683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       186145                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          347                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1090122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2920                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2180942                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2920                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1272238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2541013                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          507                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1457741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2932833                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       863654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1807286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2022313                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1915752                       # number of cc regfile writes
system.switch_cpus0.committedInsts           52882957                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             65958202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.730103                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.730103                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads         88484906                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        49854786                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 324233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          164                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          567710                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.721350                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29500627                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4033855                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3372                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     25435402                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      4034255                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     65969528                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     25466772                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          384                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     65998438                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12853938                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12870282                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          549                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         73011828                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             65966430                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655759                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         47878179                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.721000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              65966520                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        64138883                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11412731                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.578000                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.578000                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           34      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11127748     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       239332      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       177282      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       106368      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     13881849     21.03%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        17728      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt        97627      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        26592      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     10823501     16.40%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      5876937      8.90%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       700705      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     19589938     29.68%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3333182      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      65998823                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       54087097                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    107503986                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     53391710                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     53401957                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt             979811                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           7110      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd           46      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        57842      5.90%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        294741     30.08%     36.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9004      0.92%     37.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       566957     57.86%     95.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        44111      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      12891503                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    116642203                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12574720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12579430                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          65969528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         65998823                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        11310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           20                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined         8800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     91168713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.723920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.368322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     62489813     68.54%     68.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12202029     13.38%     81.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6508517      7.14%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3768934      4.13%     93.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3297337      3.62%     96.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1728307      1.90%     98.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       726122      0.80%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       295889      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       151765      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     91168713                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.721354                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        49516                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7116                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     25435402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4034255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       33126961                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                91492946                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  48279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         86804478                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       102499280                       # number of cc regfile writes
system.switch_cpus1.committedInsts          101226193                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            146833809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.903847                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.903847                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          2545899                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         2532704                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  59844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1379992                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        15956078                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.184664                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            34522318                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10620509                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18332449                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     28045942                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15045499                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    252729778                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     23901809                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2466372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    199881378                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         54783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       275101                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1343505                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       322866                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         8079                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       543770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       836222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        291955139                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            197964200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.542988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        158528112                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.163710                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             199661633                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       321425950                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173059648                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.106382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.106382                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1254954      0.62%      0.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    161729407     79.93%     80.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3760385      1.86%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21814336     10.78%     93.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8672719      4.29%     97.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      2565019      1.27%     98.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      2550930      1.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202347750                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        6221647                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     11340130                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      5070631                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      9882488                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3167412                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015653                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1304041     41.17%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137085      4.33%     45.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       620588     19.59%     65.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       772937     24.40%     89.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       332761     10.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     198038561                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    488041705                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    192893569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    348751062                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         252724467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202347750                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    105895834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        85821                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    167519769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     91433102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.213069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.223753                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     33982133     37.17%     37.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8640656      9.45%     46.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9915870     10.84%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11878987     12.99%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10986964     12.02%     82.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7045290      7.71%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4956349      5.42%     95.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      2888831      3.16%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1138022      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     91433102                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.211621                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4292729                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       274462                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     28045942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15045499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       71108663                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                91492946                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         21288950                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        24717604                       # number of cc regfile writes
system.switch_cpus2.committedInsts           59876990                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             84454405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.528015                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.528015                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         99202606                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48510149                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  54094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6979                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         3386583                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.923927                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            22359288                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           4476302                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       27384194                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     17895684                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         1685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      4482506                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     84614232                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     17882986                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17900                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     84532786                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        124040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      4966373                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7406                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      5278513                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          547                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         4735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        106484662                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             84515260                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.617911                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         65798083                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.923735                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              84520683                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        72293022                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       26384327                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.654444                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.654444                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         2208      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     32216697     38.10%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3511      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            7      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           89      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       375037      0.44%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          518      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     11937361     14.12%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      1763822      2.09%     54.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       368022      0.44%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15028131     17.77%     72.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       488567      0.58%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1310853      1.55%     75.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32180      0.04%     75.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     16579371     19.61%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4444312      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      84550686                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       56334467                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    111071565                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     54713523                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     54884860                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1671114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019765                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26257      1.57%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         89530      5.36%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       295587     17.69%     24.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt         1316      0.08%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            3      0.00%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1057823     63.30%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt           17      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         47114      2.82%     90.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          442      0.03%     90.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       149468      8.94%     99.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3557      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      29885125                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    151141449                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     29801737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     29889737                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          84614223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         84550686                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       159827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1676                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       273617                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     91438852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.924669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.156966                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72753105     79.56%     79.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3657382      4.00%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1929132      2.11%     85.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1520286      1.66%     87.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1812347      1.98%     89.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2318161      2.54%     91.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2097743      2.29%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1758037      1.92%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3592659      3.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91438852                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.924122                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1050419                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       967988                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     17895684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4482506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       35334694                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                91492946                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137889                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54345646                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.365972                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.365972                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404199852                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198342985                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  19307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153375                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765463                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.279525                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98352776                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618137                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15368603                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75347071                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        65439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699144                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303149952                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74734639                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245867                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300053397                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        204197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       449501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153424                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       716589                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4112                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455451851                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299933290                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525709                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239435206                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.278212                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300004644                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312022368                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73201678                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.732451                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.732451                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53232      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86556527     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187341      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718325     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366052      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55938948     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869495      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012481      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950867     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615118      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300299265                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233483251                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453634012                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219943938                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224541358                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13911214                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77369      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           607      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967773     21.33%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           47      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6649512     47.80%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        286564      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168423      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705455     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55464      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673996                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    252486531                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79989352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84611513                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303149952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300299265                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5998876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       137161                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     91473639                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.282905                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.861482                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27712106     30.30%     30.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5825855      6.37%     36.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7741348      8.46%     45.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6912586      7.56%     52.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9662219     10.56%     63.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8695879      9.51%     72.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8852208      9.68%     82.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5560067      6.08%     88.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10511371     11.49%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91473639                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.282212                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5169382                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1863509                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75347071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157143                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                91492946                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     25105622                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25105631                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25105622                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25105631                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4222952                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4222957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4222952                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4222957                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  43749993852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43749993852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  43749993852                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43749993852                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           14                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     29328574                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29328588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     29328574                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29328588                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143988                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 10360.049996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10360.037730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 10360.049996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10360.037730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7754                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2853                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.717841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3869918                       # number of writebacks
system.cpu0.dcache.writebacks::total          3869918                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       352510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       352510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       352510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       352510                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3870442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3870442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3870442                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3870442                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40637078883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40637078883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  40637078883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  40637078883                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131968                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10499.338030                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10499.338030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10499.338030                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10499.338030                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3869918                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     21336445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21336445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3958744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3958746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  38969793198                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38969793198                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     25295189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25295191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9843.979100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9843.974127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       352394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       352394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3606350                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3606350                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  35945471880                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  35945471880                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  9967.272139                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9967.272139                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            9                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      3769177                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3769186                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       264208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       264211                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   4780200654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4780200654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4033385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4033397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065506                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18092.565910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18092.360477                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       264092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       264092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   4691607003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4691607003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065477                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17765.047798                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17765.047798                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.060814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28976075                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3870430                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.486526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.038862                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.021952                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000076                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998090                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998166                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          242                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        238499134                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       238499134                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1057542                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1057565                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1057542                       # number of overall hits
system.cpu0.icache.overall_hits::total        1057565                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      4326003                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4326006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      4326003                       # number of overall misses
system.cpu0.icache.overall_misses::total      4326006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  21841734735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21841734735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  21841734735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21841734735                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5383545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5383571                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5383545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5383571                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803560                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803557                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803560                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803557                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5048.941190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5048.937689                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5048.941190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5048.937689                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4325302                       # number of writebacks
system.cpu0.icache.writebacks::total          4325302                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          194                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          194                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      4325809                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4325809                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      4325809                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4325809                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20399786460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20399786460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20399786460                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20399786460                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803520                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803520                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4715.831527                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4715.831527                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4715.831527                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4715.831527                       # average overall mshr miss latency
system.cpu0.icache.replacements               4325302                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1057542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1057565                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      4326003                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4326006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  21841734735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21841734735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5383545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5383571                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803560                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803557                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5048.941190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5048.937689                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          194                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      4325809                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4325809                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20399786460                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20399786460                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803520                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4715.831527                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4715.831527                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.606790                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5383376                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4325811                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244478                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.003338                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   507.603452                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.991413                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993373                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47394379                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47394379                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7932159                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       360495                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      8112219                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        264082                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       264082                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7932163                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     12976925                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     11610821                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           24587746                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    553671232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    495382144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1049053376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       277496                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               17759744                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       8473762                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001966                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.044294                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             8457104     99.80%     99.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16658      0.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         8473762                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     10916376696                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          35.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     4354029480                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3870259716                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         12.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      4324263                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3606934                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        7931197                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      4324263                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3606934                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       7931197                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1546                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       263494                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       265048                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1546                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       263494                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       265048                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     73347912                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  19846950849                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  19920298761                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     73347912                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  19846950849                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  19920298761                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      4325809                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3870428                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8196245                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      4325809                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3870428                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8196245                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.068079                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.032338                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.068079                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.032338                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 47443.668823                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 75322.211697                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 75157.325318                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 47443.668823                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 75322.211697                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 75157.325318                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       277496                       # number of writebacks
system.cpu0.l2cache.writebacks::total          277496                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1546                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       263493                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       265039                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1546                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       263493                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       265039                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     72833094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  19759115106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  19831948200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     72833094                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  19759115106                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  19831948200                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.068079                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.032337                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.068079                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.032337                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 47110.668823                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74989.146224                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 74826.528171                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 47110.668823                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74989.146224                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 74826.528171                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               277496                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       296068                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       296068                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       296068                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       296068                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      7899147                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      7899147                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      7899147                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      7899147                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       199560                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       199560                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        64519                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        64522                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   3598980417                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   3598980417                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       264079                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       264082                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.244317                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.244326                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 55781.714177                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55779.120564                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        64519                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        64519                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3577495590                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   3577495590                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.244317                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.244314                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 55448.714177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55448.714177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      4324263                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3407374                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      7731637                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1546                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       198975                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       200526                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     73347912                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  16247970432                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  16321318344                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      4325809                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      3606349                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7932163                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.055174                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.025280                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 47443.668823                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81658.351210                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 81392.529368                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1546                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       198974                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       200520                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     72833094                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  16181619516                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  16254452610                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.055173                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025279                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 47110.668823                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81325.296350                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81061.503142                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4076.631363                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16391480                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          281592                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           58.210034                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   373.289230                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.113161                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.928832                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   127.789534                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3572.510605                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.091135                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000028                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000715                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.031199                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.872195                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.995271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          596                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2743                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          619                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       262545288                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      262545288                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30467151018                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32134.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32134.numOps                      0                       # Number of Ops committed
system.cpu0.thread32134.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26748976                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26748976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27335613                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27335613                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       146443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       184500                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184504                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10456319880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10456319880                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10456319880                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10456319880                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     26895419                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26895423                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27520113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27520117                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005445                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005445                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 71401.978108                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71400.027860                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 56673.820488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56672.591814                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       118034                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            252                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   468.388889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        92620                       # number of writebacks
system.cpu1.dcache.writebacks::total            92620                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        61200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        61200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61200                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        85243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        93192                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93192                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4707446841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4707446841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5182617861                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5182617861                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003169                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003169                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003386                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003386                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 55223.852293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55223.852293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 55612.261364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55612.261364                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 92620                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20330253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20330253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       110244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       110247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   7863886242                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7863886242                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20440497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20440500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005393                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 71331.648362                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71329.707312                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        61164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61164                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        49080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   2128593276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2128593276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002401                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43369.871149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43369.871149                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      6418723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6418723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        36199                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2592433638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2592433638                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      6454922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6454923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 71616.167242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71614.188895                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        36163                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36163                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2578853565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2578853565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 71311.936648                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71311.936648                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       586637                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       586637                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        38057                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        38057                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       624694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       624694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.060921                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.060921                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7949                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7949                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    475171020                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    475171020                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012725                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012725                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 59777.458800                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 59777.458800                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.030949                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27428830                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            93132                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           294.515634                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.028469                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.002480                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.996099                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        220254068                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       220254068                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27683746                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27683768                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27683746                       # number of overall hits
system.cpu1.icache.overall_hits::total       27683768                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           434                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          432                       # number of overall misses
system.cpu1.icache.overall_misses::total          434                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     40577715                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     40577715                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     40577715                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     40577715                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27684178                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27684202                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27684178                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27684202                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 93929.895833                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93497.039171                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 93929.895833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93497.039171                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          105                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     31958676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31958676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     31958676                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31958676                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97732.954128                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97732.954128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97732.954128                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97732.954128                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27683746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27683768                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          434                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     40577715                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     40577715                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27684178                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27684202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 93929.895833                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93497.039171                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     31958676                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31958676                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 97732.954128                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97732.954128                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          323.205858                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27684097                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              329                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         84146.191489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   321.205858                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.627355                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.631261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        221473945                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       221473945                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          57360                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        77670                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean        54537                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           63                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           63                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         36101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        36101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        57361                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          658                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       279011                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             279669                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     11888128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            11909184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        39587                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2533568                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        133112                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003080                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055413                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              132702     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 410      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          133112                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       123669207                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         327337                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       93055851                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        49787                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          49787                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        49787                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         49787                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          327                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        43342                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        43675                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          327                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        43342                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        43675                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     31737231                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   4933265130                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4965002361                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     31737231                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   4933265130                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4965002361                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          327                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        93129                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        93462                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          327                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        93129                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        93462                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.465397                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.467302                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.465397                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.467302                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 97055.752294                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 113821.815560                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 113680.649365                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 97055.752294                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 113821.815560                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 113680.649365                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        39587                       # number of writebacks
system.cpu1.l2cache.writebacks::total           39587                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        43342                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        43669                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        43342                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        43669                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     31628340                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   4918832577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4950460917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     31628340                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   4918832577                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4950460917                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.465397                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.467238                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.465397                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.467238                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96722.752294                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 113488.823243                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 113363.276397                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96722.752294                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 113488.823243                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 113363.276397                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                39587                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        56380                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        56380                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        56380                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        56380                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        36177                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        36177                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        36177                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        36177                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           63                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           63                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           63                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        13346                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        13346                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        22754                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        22755                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2505363129                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2505363129                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        36100                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        36101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.630305                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.630315                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 110106.492441                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 110101.653659                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        22754                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        22754                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2497786047                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2497786047                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.630305                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.630287                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 109773.492441                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 109773.492441                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        36441                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        36441                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        20588                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        20920                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     31737231                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2427902001                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2459639232                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        57029                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        57361                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.361009                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.364708                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97055.752294                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 117928.016369                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 117573.577055                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        20588                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        20915                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     31628340                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2421046530                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2452674870                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.361009                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.364621                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96722.752294                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 117595.032543                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 117268.700454                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3966.652960                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            186081                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           43683                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.259804                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.037659                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.111379                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.097507                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    25.170145                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3936.236269                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000497                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000027                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000756                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.960995                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.968421                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1350                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2125                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3020995                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3020995                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30467151018                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-31408.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-31408.numOps                     0                       # Number of Ops committed
system.cpu1.thread-31408.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17354206                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17354208                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     17578705                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17578707                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3360527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3360530                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3422569                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3422572                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 149707466007                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 149707466007                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 149707466007                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 149707466007                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     20714733                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20714738                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     21001274                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21001279                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.162229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.162229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.162970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.162970                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 44548.806186                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44548.766417                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43741.255766                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43741.217426                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1831                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          928                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    91.550000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.363636                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1089832                       # number of writebacks
system.cpu2.dcache.writebacks::total          1089832                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2305817                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2305817                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2305817                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2305817                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1054710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1054710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1090619                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1090619                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  66951325320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  66951325320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  70788570567                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70788570567                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050916                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050916                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.051931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051931                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 63478.420912                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63478.420912                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 64906.782815                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64906.782815                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1089832                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     13151003                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13151005                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3088393                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3088396                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 132797775294                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 132797775294                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16239396                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16239401                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.190179                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.190179                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 42998.988566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42998.946798                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2305790                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2305790                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       782603                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       782603                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  50132649168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50132649168                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.048192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 64058.851254                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64058.851254                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      4203203                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4203203                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       272134                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       272134                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16909690713                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16909690713                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      4475337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4475337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.060807                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060807                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 62137.368771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62137.368771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           27                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       272107                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       272107                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16818676152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16818676152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.060801                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060801                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61809.053615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61809.053615                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       224499                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       224499                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        62042                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        62042                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       286541                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       286541                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.216520                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.216520                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        35909                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        35909                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3837245247                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3837245247                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.125319                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.125319                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 106860.264753                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 106860.264753                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.632049                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           18669333                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1090344                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.122425                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.044463                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.587587                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000087                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999195                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999281                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          387                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        169100576                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       169100576                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5249124                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5249142                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5249124                       # number of overall hits
system.cpu2.icache.overall_hits::total        5249142                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          542                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           544                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          542                       # number of overall misses
system.cpu2.icache.overall_misses::total          544                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     46073547                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46073547                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     46073547                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46073547                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5249666                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5249686                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5249666                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5249686                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 85006.544280                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84694.020221                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 85006.544280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84694.020221                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu2.icache.writebacks::total               13                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           69                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           69                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          473                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          473                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     41568390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     41568390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     41568390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     41568390                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87882.431290                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 87882.431290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87882.431290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 87882.431290                       # average overall mshr miss latency
system.cpu2.icache.replacements                    13                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5249124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5249142                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          542                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          544                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     46073547                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46073547                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5249666                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5249686                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 85006.544280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84694.020221                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           69                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          473                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     41568390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     41568390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 87882.431290                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 87882.431290                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          260.003516                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5249617                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              475                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11051.825263                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   258.003517                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.503913                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.507819                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         41997963                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        41997963                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         818990                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       643983                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1490763                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          278                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          278                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        271830                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       271829                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       818990                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          963                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3271076                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3272039                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    139531200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           139562432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1044902                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               66873728                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2136000                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001369                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036974                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2133076     99.86%     99.86% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2924      0.14%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2136000                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1452088125                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           4.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         472527                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1089343233                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          3.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        44262                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          44263                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        44262                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         44263                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          472                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1046080                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1046557                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          472                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1046080                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1046557                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     41242383                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  69781882932                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  69823125315                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     41242383                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  69781882932                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  69823125315                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          473                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1090342                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1090820                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          473                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1090342                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1090820                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.997886                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.959405                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.959422                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.997886                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.959405                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.959422                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 87377.930085                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66707.979248                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66716.982749                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 87377.930085                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66707.979248                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66716.982749                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1044902                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1044902                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          472                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1046080                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1046552                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          472                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1046080                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1046552                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     41085207                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  69433538625                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  69474623832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     41085207                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  69433538625                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  69474623832                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.997886                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.959405                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.959418                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.997886                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.959405                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.959418                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87044.930085                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 66374.979567                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 66384.301814                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87044.930085                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 66374.979567                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 66384.301814                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1044902                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       301842                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       301842                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       301842                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       301842                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       787998                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       787998                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       787998                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       787998                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          268                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          268                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          278                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          278                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.035971                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.035971                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.035971                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.035971                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         3592                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         3592                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       268238                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       268238                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  16595636418                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  16595636418                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       271830                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       271830                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.986786                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.986786                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 61869.073055                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 61869.073055                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       268238                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       268238                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  16506313497                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  16506313497                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.986786                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.986786                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 61536.074296                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 61536.074296                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        40670                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        40671                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          472                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       777842                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       778319                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41242383                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  53186246514                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  53227488897                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       818512                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       818990                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.997886                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.950312                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.950340                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 87377.930085                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 68376.670987                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 68387.754760                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          472                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       777842                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       778314                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41085207                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  52927225128                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  52968310335                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.997886                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.950312                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950334                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87044.930085                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68043.670987                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68055.194093                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4073.393812                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2180935                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1048998                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.079065                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    11.526712                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017105                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.022066                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.684704                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4059.143225                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002814                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000655                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.991002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994481                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          387                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        35944006                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       35944006                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30467151018                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32134.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32134.numOps                      0                       # Number of Ops committed
system.cpu2.thread32134.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89556025                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89556029                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89556025                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89556029                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5018858                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5018864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5018859                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5018865                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  42931961396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42931961396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  42931961396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42931961396                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94574883                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94574893                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94574884                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94574894                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053068                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053068                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053068                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053068                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8554.129524                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8554.119298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8554.127820                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8554.117594                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          423                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   211.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268125                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268125                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3746112                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3746112                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3746112                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3746112                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1272746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1272746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1272747                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1272747                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  16284343022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16284343022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  16284428936                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16284428936                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013458                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013458                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013458                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013458                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 12794.652682                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12794.652682                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 12794.710132                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12794.710132                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268125                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66042199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66042200                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984957                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  42757557309                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42757557309                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71027151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71027157                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8577.325781                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8577.317178                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3746105                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3746105                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  16121236626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16121236626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 13013.097361                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13013.097361                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23513826                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23513829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        33906                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        33907                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    174404087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    174404087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5143.752935                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5143.601233                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        33899                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        33899                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    163106396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    163106396                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4811.540045                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4811.540045                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        85914                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        85914                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.777173                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90829425                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268637                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.596071                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006448                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.770724                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995646                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757867789                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757867789                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651702                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20651725                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651702                       # number of overall hits
system.cpu3.icache.overall_hits::total       20651725                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          150                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          150                       # number of overall misses
system.cpu3.icache.overall_misses::total          152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13169151                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13169151                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13169151                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13169151                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20651852                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20651877                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20651852                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20651877                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87794.340000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86639.151316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87794.340000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86639.151316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          134                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     12149838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12149838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     12149838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12149838                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90670.432836                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 90670.432836                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90670.432836                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 90670.432836                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651702                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20651725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          150                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13169151                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13169151                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20651852                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20651877                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87794.340000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86639.151316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     12149838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12149838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 90670.432836                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 90670.432836                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.712622                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20651861                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151851.919118                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   130.712623                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.255298                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.259204                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165215152                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165215152                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238986                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       304688                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1079410                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4113                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4113                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238988                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3813627                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3813899                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162352768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162361472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       115973                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7422272                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1388861                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000449                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.021175                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1388238     99.96%     99.96% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 623      0.04%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1388861                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1690725915                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1268731998                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1149068                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1149069                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1149068                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1149069                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       119565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       119706                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       119565                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       119706                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     12054267                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11094714513                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11106768780                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     12054267                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11094714513                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11106768780                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          134                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268633                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268775                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          134                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268633                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268775                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.094348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.094348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 90633.586466                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 92792.326458                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 92783.726630                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 90633.586466                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 92792.326458                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 92783.726630                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       115973                       # number of writebacks
system.cpu3.l2cache.writebacks::total          115973                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       119565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       119698                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       119565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       119698                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     12009978                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11054899368                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11066909346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     12009978                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11054899368                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11066909346                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.094341                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.094341                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90300.586466                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92459.326458                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92456.927818                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90300.586466                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92459.326458                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92456.927818                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               115973                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289083                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289083                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978926                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978926                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978926                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978926                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4113                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4113                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4113                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4113                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29367                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29367                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          419                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          420                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     13456197                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     13456197                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.014067                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.014100                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 32115.028640                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 32038.564286                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     13316670                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     13316670                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 31782.028640                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 31782.028640                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1119701                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1119702                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       119286                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     12054267                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11081258316                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11093312583                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238847                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238988                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.096175                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.096277                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 90633.586466                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 93005.709936                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 92997.607288                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       119279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     12009978                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11041582698                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11053592676                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.096175                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096271                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90300.586466                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92672.709936                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92670.064940                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4045.753694                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2540897                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          120069                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           21.161974                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    61.559048                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.024176                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.746874                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     3.178501                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3980.245096                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.015029                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000182                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000776                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.971740                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.987733                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2756                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          659                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40774421                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40774421                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30467151018                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1119049                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        646206                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1014078                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            660898                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                10                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             355935                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            355934                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1119050                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       790935                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       126589                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3135126                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       354878                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4407528                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33656832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5306496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    133667136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     15051008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                187681472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            863642                       # Total snoops (count)
system.l3bus.snoopTraffic                    12975616                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2338758                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2338758    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2338758                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1462075190                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           176693262                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            29162900                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           697411004                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79905120                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          941                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       123413                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data          649                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       388643                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        17689                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              531339                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          941                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       123413                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data          649                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       388643                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        17689                       # number of overall hits
system.l3cache.overall_hits::total             531339                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          605                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       140080                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          327                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42693                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          468                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       657437                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       101876                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            943646                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          605                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       140080                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          327                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42693                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          468                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       657437                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       101876                       # number of overall misses
system.l3cache.overall_misses::total           943646                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     52567047                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  16843949174                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     30320316                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   4735426827                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     39141819                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  59802652770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11478177                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  10326741907                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  91842278037                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     52567047                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  16843949174                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     30320316                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   4735426827                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     39141819                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  59802652770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11478177                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  10326741907                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  91842278037                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       263493                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          327                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        43342                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          472                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1046080                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       119565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1474985                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       263493                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          327                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        43342                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          472                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1046080                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       119565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1474985                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.391332                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.531627                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.985026                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.991525                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.628477                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.852055                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.639767                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.391332                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.531627                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.985026                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.991525                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.628477                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.852055                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.639767                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86887.680992                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 120245.211122                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 92722.678899                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 110918.108987                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 83636.365385                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 90963.320851                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 86302.082707                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 101365.796723                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97327.046410                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86887.680992                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 120245.211122                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 92722.678899                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 110918.108987                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 83636.365385                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 90963.320851                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 86302.082707                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 101365.796723                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97327.046410                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         202744                       # number of writebacks
system.l3cache.writebacks::total               202744                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       140080                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42693                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          468                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       657437                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       101876                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       943619                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       140080                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42693                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          468                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       657437                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       101876                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       943619                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     48537747                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  15911016374                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     28142496                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   4451098107                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     36024939                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  55424122350                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10592397                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9648247747                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  85557782157                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     48537747                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  15911016374                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     28142496                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   4451098107                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     36024939                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  55424122350                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10592397                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9648247747                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  85557782157                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.391332                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.531627                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.985026                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.991525                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.628477                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852055                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.639748                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.391332                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.531627                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.985026                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.991525                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.628477                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852055                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.639748                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80227.680992                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 113585.211122                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86062.678899                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 104258.264985                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76976.365385                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 84303.320851                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 79642.082707                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94705.796723                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 90669.838311                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80227.680992                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 113585.211122                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86062.678899                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 104258.264985                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76976.365385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 84303.320851                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 79642.082707                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94705.796723                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 90669.838311                       # average overall mshr miss latency
system.l3cache.replacements                    863642                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       443462                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       443462                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       443462                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       443462                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1014078                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1014078                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1014078                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1014078                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        34664                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data            1                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       106366                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          356                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           141387                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        29855                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        22753                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       161872                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           63                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         214548                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   2771488404                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2406236685                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  13941083621                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      6660666                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  19125469376                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        64519                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        22754                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       268238                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          419                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       355935                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.462732                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999956                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.603464                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.150358                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.602773                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 92831.633026                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105754.699820                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86124.120422                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 105724.857143                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89143.079292                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        29855                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        22753                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       161872                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           63                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       214543                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   2572654104                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2254701705                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  12863016101                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6241086                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  17696612996                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.462732                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999956                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.603464                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.150358                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.602759                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86171.633026                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 99094.699820                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 79464.120422                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99064.857143                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82485.156803                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          941                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        88749                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          648                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       282277                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        17333                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       389952                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          605                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       110225                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        19940                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          468                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       495565                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       101813                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       729098                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     52567047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  14072460770                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     30320316                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2329190142                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     39141819                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  45861569149                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11478177                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10320081241                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  72716808661                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1546                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       198974                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        20588                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       777842                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       119146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1119050                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.391332                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.553967                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.968525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.991525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.637102                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.854523                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.651533                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86887.680992                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 127670.317714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 92722.678899                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 116809.936911                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83636.365385                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 92544.003610                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 86302.082707                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 101363.099418                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99735.301237                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          605                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       110225                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        19940                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          468                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       495565                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       101813                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       729076                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     48537747                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  13338362270                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     28142496                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2196396402                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     36024939                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  42561106249                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10592397                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   9642006661                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  67861169161                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.391332                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.553967                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.968525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.991525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.637102                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.854523                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.651513                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80227.680992                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 121010.317714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86062.678899                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 110150.270913                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76976.365385                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 85884.003610                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 79642.082707                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 94703.099418                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 93078.319902                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60289.044995                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1988889                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1457538                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.364554                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945202503668                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60289.044995                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.919938                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.919938                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62547                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          447                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4301                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        17060                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40739                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.954391                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             48378098                       # Number of tag accesses
system.l3cache.tags.data_accesses            48378098                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    202744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    140080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    657432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    101829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701112994                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1887439                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             192195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      943619                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202744                       # Number of write requests accepted
system.mem_ctrls.readBursts                    943619                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   202744                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                943619                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               202744                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  321060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  236388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  106591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   49583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  13554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.724717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.753548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    532.992600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12624     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.052111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.375652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12336     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.52%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              132      1.05%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      0.46%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                60391616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12975616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1982.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30467035134                       # Total gap between requests
system.mem_ctrls.avgGap                      26577.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8965120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        20928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2732160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        29952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     42075648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6517056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12972160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1270876.520678480854                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 294255178.539903461933                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 686903.507870848407                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89675568.045891493559                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 983091.258971122443                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1381016351.640818357468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 279382.772314442904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 213904273.097800046206                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 425775143.762514531612                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       140080                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          327                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42693                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       657437                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       101876                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       202744                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25864454                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  10658790304                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     15883567                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2849900944                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     18476877                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  30785562061                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5606722                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5829495048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1609399124454                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42751.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     76090.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     48573.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     66753.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     39480.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     46826.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     42155.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     57221.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7938085.09                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           487600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7455                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   6056                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8965120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2732288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     42075968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6520064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      60393280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12975616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12975616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       140080                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42692                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       657437                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       101876                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         943645                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       202744                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        202744                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        12604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1270877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    294255179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       686904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89679769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       983091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1381026855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       279383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    214003002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1982241776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1270877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       686904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       983091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       279383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3239160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    425888577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       425888577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    425888577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        12604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1270877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    294255179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       686904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89679769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       983091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1381026855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       279383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    214003002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2408130353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               943564                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              202690                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        28972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        31157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        28820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        30135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        28371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        28837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        30129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        28230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        28861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        29169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        28001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        29029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        27691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        29359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5407                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33684758489                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3143955248                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        50189579977                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35699.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53191.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              622190                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              36443                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           17.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       487610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.446004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.206385                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.381323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       343157     70.38%     70.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        75909     15.57%     85.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18598      3.81%     89.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12289      2.52%     92.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8798      1.80%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6992      1.43%     95.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5162      1.06%     96.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3692      0.76%     97.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13013      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       487610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60388096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12972160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1982.071625                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              425.775144                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1520768968.992005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2021797237.487999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3968929105.075190                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  761809554.239964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10861360597.247152                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25694896220.683784                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 145937601.599994                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44975499285.326309                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1476.195921                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       769230                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2744000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27722381788                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             729097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202744                       # Transaction distribution
system.membus.trans_dist::CleanEvict           660896                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214548                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214548                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         729098                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2750931                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2750931                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2750931                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     73368896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     73368896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                73368896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            943646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  943646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              943646                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           871872333                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1721068247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         568020                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       310621                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          182                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       159844                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         159814                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.981232                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          70964                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        71017                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        70894                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          123                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        11958                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          161                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     91166819                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.723489                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.572351                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     66234601     72.65%     72.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9746182     10.69%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5299839      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3834731      4.21%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2147288      2.36%     95.72% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1257857      1.38%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       798965      0.88%     97.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       342926      0.38%     98.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      1504430      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     91166819                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     52882957                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      65958202                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29463949                       # Number of memory references committed
system.switch_cpus0.commit.loads             25430563                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            567638                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          53385965                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           35573512                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        70912                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     11126368     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       239328      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       177280      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       106368      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     13880406     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        17728      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt        97618      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        26592      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     10822565     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      5868439      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       700601      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19562124     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3332785      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     65958202                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      1504430                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        57249059                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     23203707                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         10421264                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       293983                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       159832                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      65973582                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           25435151                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4033855                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1309105                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               221601                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     60929741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              52902184                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             568020                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       301672                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             30238252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1440                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          5383545                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     91168713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.723764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.125354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        80301194     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          391490      0.43%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          648022      0.71%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1087473      1.19%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1230461      1.35%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          816462      0.90%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          546269      0.60%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          425816      0.47%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5721526      6.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     91168713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006208                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.578211                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5383545                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             139952                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           4832                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          549                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores           867                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30467161341                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        57462949                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12895584                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10488699                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10320754                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      65971129                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          246                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         40638                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3792520                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       6378534                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     63187411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          187690686                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        64079457                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups         88491470                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     63175215                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           12179                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2520204                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               155632549                       # The number of ROB reads
system.switch_cpus0.rob.writes              131942230                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         52882957                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           65958202                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24183834                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19724401                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1231048                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16617204                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       16574115                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.740696                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          72961                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        69842                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        62044                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         7798                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          474                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    103348995                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          238                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1230715                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     77900444                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.884891                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.480023                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     32158071     41.28%     41.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     17662665     22.67%     63.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3965435      5.09%     69.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10050892     12.90%     81.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3370146      4.33%     86.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1823570      2.34%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       881579      1.13%     89.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       704998      0.90%     90.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7283088      9.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     77900444                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    101226193                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     146833809                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           21380087                       # Number of memory references committed
system.switch_cpus1.commit.loads             14932706                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          12014489                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            517072                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          146833239                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        25544                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          274      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    121821359     82.97%     82.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3632089      2.47%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     14674170      9.99%     95.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6188845      4.21%     99.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       258536      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       258536      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    146833809                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7283088                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7634133                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     44878631                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25284839                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12291991                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1343505                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     15044823                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     271510792                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          973                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           23908207                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10628875                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                16013                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  699                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1221669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207142684                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24183834                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16709120                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             88867436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2687712                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27684178                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     91433102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.338580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        35856378     39.22%     39.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5033534      5.51%     44.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6054596      6.62%     51.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4544380      4.97%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4794553      5.24%     61.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5758334      6.30%     67.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3373991      3.69%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1871695      2.05%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        24145641     26.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     91433102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.264325                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.264029                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27684201                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   42                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2840386                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       13113209                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2881                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         8079                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       8598111                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           252                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30467161341                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1343505                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12518169                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       21183211                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         32472084                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     23916130                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     263942213                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29036                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      16574922                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         37898                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       5154344                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    379144699                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          677005071                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       458886798                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2635198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    216440617                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       162703895                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         50166121                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               319427048                       # The number of ROB reads
system.switch_cpus1.rob.writes              513902978                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        101226193                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          146833809                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3408628                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      3405255                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         7030                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1635060                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1634637                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.974129                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          338                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          102                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          236                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       160761                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6927                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91415466                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.923852                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.387162                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     76412844     83.59%     83.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2068600      2.26%     85.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1634679      1.79%     87.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1212646      1.33%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       625417      0.68%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       687746      0.75%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       241652      0.26%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       166857      0.18%     90.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8365025      9.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91415466                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     59876990                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      84454405                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           22327496                       # Number of memory references committed
system.switch_cpus2.commit.loads             17852127                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           3384554                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          54696426                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           50746417                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         2071      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     32165202     38.09%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         3481      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            7      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           80      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       375012      0.44%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          455      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     11936268     14.13%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      1763380      2.09%     54.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       367973      0.44%     55.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15024433     17.79%     72.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       488547      0.58%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1304825      1.55%     75.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        31422      0.04%     75.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     16547302     19.59%     94.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      4443947      5.26%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     84454405                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8365025                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1076801                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     79013401                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8995701                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2345512                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7406                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1626458                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          106                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      84728467                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          493                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           17882842                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            4476303                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38663                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 9034                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        43881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              60218435                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3408628                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1634905                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             91387462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15018                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5249666                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     91438852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.928674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.408717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        77654902     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1270353      1.39%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          607570      0.66%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1052819      1.15%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          896970      0.98%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          520350      0.57%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          502439      0.55%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1398936      1.53%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         7534513      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     91438852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.037256                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.658176                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5249666                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1356857                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          43557                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          547                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores          7137                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            30                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30467161341                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7406                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2112145                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       37028029                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10235057                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     42056184                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      84677007                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       209791                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4176888                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2171945                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      35804272                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     99800337                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          228533118                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        72424682                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         99393099                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     99504181                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          296156                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13451806                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               167665607                       # The number of ROB reads
system.switch_cpus2.rob.writes              169253754                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         59876990                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           84454405                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148787                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927275                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149722                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775614                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775323                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111756                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          352                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      5999061                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     90630449                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.278711                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.418253                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     30205338     33.33%     33.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15299681     16.88%     50.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5949364      6.56%     56.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5495452      6.06%     62.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1419202      1.57%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1038603      1.15%     65.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2770921      3.06%     68.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644203      1.81%     70.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26807685     29.58%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     90630449                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300017                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26807685                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5447301                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     47010812                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27948797                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10913287                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153424                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689926                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305773372                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74734623                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618137                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259237849                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148787                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887201                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             91202959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306892                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20651852                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     91473639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.378037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.571413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        42904889     46.90%     46.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2273843      2.49%     49.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2436591      2.66%     52.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1446555      1.58%     53.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7059066      7.72%     61.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1066720      1.17%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3377044      3.69%     66.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3588907      3.92%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27320024     29.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     91473639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.034416                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.833419                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20651852                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975625645073                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3707440                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047034                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4112                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151409                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30467161341                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153424                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10470364                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       17940219                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33756941                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     29152673                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304775326                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       626864                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8570938                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      17275065                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         79282                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331546657                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878992073                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317202768                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409403266                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9389503                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57380640                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               366972840                       # The number of ROB reads
system.switch_cpus3.rob.writes              607149215                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
