$date
	Fri Aug 25 10:04:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuit1_tb $end
$var wire 1 ! D $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! D $end
$var wire 1 % bottom_wire $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1"
#40
0!
1#
0"
#60
1!
1"
#80
0!
1$
0#
0"
#100
1%
1!
1"
#120
1#
0"
#140
1"
