{"vcs1":{"timestamp_begin":1694992193.273802672, "rt":0.54, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1694992193.878581880, "rt":0.79, "ut":0.57, "st":0.18}}
{"link":{"timestamp_begin":1694992194.706245435, "rt":0.39, "ut":0.17, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694992192.722982850}
{"VCS_COMP_START_TIME": 1694992192.722982850}
{"VCS_COMP_END_TIME": 1694992195.869450301}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
