msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-11-02 13:33+0100\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10
msgid "DFFs"
msgstr "DFFs"

#: translation.js:11
msgid "RS-FF"
msgstr "RS-FF"

#: translation.js:12
msgid "TFFs"
msgstr "TFFs"

#: translation.js:13 translation.js:62 translation.js:75
msgid "Block"
msgstr "Block"

#: translation.js:14 translation.js:40
msgid "DFF-rst"
msgstr "DFF-rst"

#: translation.js:15
msgid "DFF-rst. D Flip-Flop with load and reset. Implemented in verilog"
msgstr "DFF-rst. Biestable D con load y reset. Implementación en verilog"

#: translation.js:16 translation.js:48
msgid "DFF"
msgstr "Biestable D"

#: translation.js:17
msgid "DFF. D Flip-flop. Verilog implementation"
msgstr "DFF. Biestable D. Implementación en verilog"

#: translation.js:18 translation.js:52
msgid "Sys-DFF-ld-rst"
msgstr "Sys-DFF-ld-rst"

#: translation.js:19
msgid ""
"Sys-DFF-ld-rst-verilog. System - D Flip-flop. Capture data every system "
"clock cycle. from input si. If load is active, the data is captured from the "
"d input. Reset input. Verilog implementation"
msgstr ""
"Sys-DFF-ld-rst-verilog. Biestable D del sistema. Captura datos en cada ciclo "
"del sistema de la entrada si. Si load está activo, los datos se capturan de "
"la entrada d. Entrada de reset. Implementación en Verilog"

#: translation.js:20
msgid "Parameter: Initial value"
msgstr "Parámetro: Valor inicial"

#: translation.js:21
msgid "System clock"
msgstr "Reloj del sistema"

#: translation.js:22
msgid "Input data (serial)"
msgstr "Dato de entrada (Serie)"

#: translation.js:23
msgid "Output"
msgstr "Salida"

#: translation.js:24
msgid ""
"# D Flip-Flop  (system) with load and reset\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1  \n"
"The data is captured from input si. If load is active the  \n"
"data is captured from input d  \n"
"Reset input"
msgstr ""
"# Biestable D (Sistema) con load y reset  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1  \n"
"El dato se captura de la entrada si. Si load está activo  \n"
"el dato se captura de la entrada d  \n"
"Entrada de reset"

#: translation.js:25
msgid "Not connected"
msgstr "No conectado"

#: translation.js:26
msgid "Input data (Paralell)"
msgstr "Dato de entrada (Paralelo)"

#: translation.js:27
msgid "Load control"
msgstr "Control de carga"

#: translation.js:28 translation.js:56
msgid "Sys-DFF-ld"
msgstr "Sys-DFF-ld"

#: translation.js:29
msgid ""
"Sys-DFF-ld-verilog. System - D Flip-flop. Capture data every system clock "
"cycle. from input si. If load is active, the data is captured from the d "
"input. Verilog implementation"
msgstr ""
"Sys-DFF-ld-verilog. Biestable D del sistema. Captura datos en cada ciclo del "
"sistema de la entrada si. Si load está activo, los datos se capturan de la "
"entrada d.  Implementación en Verilog"

#: translation.js:30
msgid ""
"# D Flip-Flop  (system) with load\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1  \n"
"The data is captured from input si. If load is active the  \n"
"data is captured from input d"
msgstr ""
"# Biestable D (Sistema) con carga  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1  \n"
"El dato se captura de la entrada si. Si load está activo  \n"
"el dato se captura de la entrada d"

#: translation.js:31 translation.js:58
msgid "Sys-DFF-rst"
msgstr "Sys-DFF-rst"

#: translation.js:32
msgid ""
"Sys-DFF-rst: D Flip flop with reset input. When rst=1, the DFF is set to it "
"initial value. Verilog implementation"
msgstr ""
"Sys-DFF-rst: Biestable D con entrada de reset. Cuando rst=1, el biestble D "
"se carga con su valor inicial. Implementación en verilog"

#: translation.js:33
msgid "Data input"
msgstr "Entrada de datos"

#: translation.js:34
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""
"Valor inicial  \n"
"por defecto: 0"

#: translation.js:35
msgid "Reset input"
msgstr "Entrada de reset"

#: translation.js:36
msgid "Sys-DFF"
msgstr "Sys-DFF"

#: translation.js:37
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""
"Biestable D del sistema. Capturar un dato cada ciclo de reloj del sistema. "
"Implementación en verilog"

#: translation.js:38
msgid "Input data"
msgstr "Dato de entrada"

#: translation.js:39
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D (Sistema)  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:41
msgid "DFF-rst. D Flip-Flop with load and reset- Block implementation"
msgstr "DFF-rst. Biestable D con load y reset. Implementación mediante bloques"

#: translation.js:42
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr "Multiplexor de 2 a 1 (Canales de 1 bit)"

#: translation.js:43
msgid "OR2: Two bits input OR gate"
msgstr "OR2: Puerta OR de dos bits de entrada"

#: translation.js:44
msgid "Two bits input And gate"
msgstr "Puerta AND de dos bits de entrada"

#: translation.js:45
msgid "NOT gate (Verilog implementation)"
msgstr "Puerta NOT (Implementación en verilog)"

#: translation.js:46
msgid "Mux 2-1"
msgstr "Mux-2-1"

#: translation.js:47
msgid "Input"
msgstr "Entrada"

#: translation.js:49
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Block "
"implementation"
msgstr ""
"Biestable D del sistema. Capturar un dato cada ciclo de reloj del sistema. "
"Implementación mediante bloques"

#: translation.js:50
msgid "MuxF-2-1-verilog: 2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""
"MuxF-2-1-verilog: Multiplexor de 2 a 1 (Canales de 1-bit).  Version invertida"

#: translation.js:51
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""
"Biestable D\n"
"(Sistema)"

#: translation.js:53
msgid ""
"Sys-DFF-ld-rst. System - D Flip-flop. Capture data every system clock cycle. "
"from input si. If load is active, the data is captured from the d input. "
"Reset input. Block implementation"
msgstr ""
"Sys-DFF-ld-rst. Biestable D del sistema. Capturar un dato cada ciclo de "
"reloj del sistema de la entrada si. Si load está activo el dato se captura "
"de la entrada d. Entrada de reset. Implementación mediante bloques"

#: translation.js:54
msgid "2-to-1 Multplexer (1-bit channels). Verilog implementation"
msgstr "Multiplexor de 2 a 1 (Canales de 1-bit).  Implementación en Verilog"

#: translation.js:55
msgid "1-bit generic constant (0/1)"
msgstr "constante genérica de 1-bit (0/1)"

#: translation.js:57
msgid ""
"Sys-DFF-ld. System - D Flip-flop. Capture data every system clock cycle. "
"from input si. If load is active, the data is captured from the d input. "
"Block implementation"
msgstr ""
"Sys-DFF-ld-rst. Biestable D del sistema. Capturar un dato cada ciclo de "
"reloj del sistema de la entrada si. Si load está activo el dato se captura "
"de la entrada d.  Implementación mediante bloques"

#: translation.js:59
msgid ""
"Sys-DFF-rst: D Flip flop with reset input. When rst=1, the DFF is set to it "
"initial value. Block implementation"
msgstr ""
"Sys-DFF-rst: Biestable D con entrada de reset. Cuando rst=1, el biestble D "
"se carga con su valor inicial. Implementación mediante bloques"

#: translation.js:60
msgid ""
"Reset input: Active high  \n"
"When rst=1, the DFF is set to  \n"
"its initial value"
msgstr ""
"Entrada de reset: Activa a nivel alto  \n"
"Cuando rst=1, el biestable se carga con el valor inicial"

#: translation.js:61
msgid "Mux-2-1"
msgstr "Mux-2-1"

#: translation.js:63 translation.js:67
msgid "RS-FF-reset"
msgstr "RS-FF-reset"

#: translation.js:64
msgid "RS-FF-reset. RS Flip-flop with priority reset. Verilog implementation"
msgstr ""
"RS-FF-reset. Biestable RS con prioridad en reset. Implementación en verilog"

#: translation.js:65 translation.js:72
msgid "RS-FF-set"
msgstr "RS-FF-set"

#: translation.js:66
msgid ""
"RS-FF-set-verilog. RS Flip-flop with priority set. Implementation in verilog"
msgstr ""
"RS-FF-set-verilog. Biestable RS con prioridad en set. Implementación en "
"verilog"

#: translation.js:68
msgid "RS-FF-reset. RS Flip-flop with priority reset. Block implementation"
msgstr ""
"RS-FF-reset. Biestable RS con prioridad en reset. Implementación mediante "
"bloques"

#: translation.js:69
msgid "Constant bit 1"
msgstr "Bit 1 constante"

#: translation.js:70
msgid "Constant bit 0"
msgstr "Bit 0 constante"

#: translation.js:71
msgid "Priority for the reset"
msgstr "Prioridad en el reset"

#: translation.js:73
msgid "RS-FF-set. RS Flip-flop with priority set. Block implementation"
msgstr ""
"RS-FF-set. Biestable RS con prioridad en set. Implementación mediante bloques"

#: translation.js:74
msgid "Priority for the set"
msgstr "Prioridad en set"

#: translation.js:76 translation.js:84
msgid "Sys-TFF-rst"
msgstr "Sys-TFF-rst"

#: translation.js:77
msgid ""
"Sys-TFF-rst: System TFF with reset: It toogles its output on every system "
"cycle. Verilog implementation"
msgstr ""
"Sys-TFF-rst: Biestable T del sistema con reset: Bascula su salida en cada "
"ciclo de reloj del sistema. Implementación en verilog"

#: translation.js:78 translation.js:86
msgid "Sys-TFF"
msgstr "Sys-TFF"

#: translation.js:79
msgid ""
"Sys-TFF: System TFF: It toogles its output on every system cycle. Verilog "
"implementation"
msgstr ""
"Sys-TFF: TFF del sistema: Bascula su salida en cada ciclo del sistema. "
"Implementación en verilog"

#: translation.js:80 translation.js:88
msgid "TFF-rst"
msgstr "TFF-rst"

#: translation.js:81
msgid ""
"TFF-rst-verilog: TFF with toggle input and reset: It toogles on every system "
"cycle if the input is active. Verilog implementation"
msgstr ""
"TFF-rst-verilog: Biestable T del sistema con entrada de cambio y reset: "
"Bascula en cada ciclo del sistema si la entrada está activa. Implementación "
"en verilog"

#: translation.js:82 translation.js:91
msgid "TFF"
msgstr "TFF"

#: translation.js:83
msgid ""
"TFF-verilog. System TFF with toggle input: It toogles on every system cycle "
"if the input is active. Verilog implementation"
msgstr ""
"TFF-verilog. Biestable T del sistema con entrada de cambio: Bascula en cada "
"ciclo del sistema si la entrada está activa. Implementación en verilog"

#: translation.js:85
msgid ""
"TFF-sys-rst. System TFF with reset: It toogles its output on every system "
"cycle. Block implementation"
msgstr ""
"TFF-sys-rst. Biestable T del sistema con reset: Bascula su salida en cada "
"ciclo de reloj del sistema. Implementación mediante bloques"

#: translation.js:87
msgid "System TFF: It toogles its output on every system cycle"
msgstr "TFF del sistema: Bascula su salida en cada ciclo del sistema"

#: translation.js:89
msgid ""
"TFF-rst-block: TFF with toggle input and reset: It toogles on every system "
"cycle if the input is active. Block implementation"
msgstr ""
"TFF-rst-block: Biestable T del sistema con entrada de cambio y reset: "
"Bascula en cada ciclo del sistema si la entrada está activa. Implementación "
"mediante bloques"

#: translation.js:90
msgid ""
"Change the current  \n"
"output"
msgstr ""
"Cambiar la salida  \n"
"actual"

#: translation.js:92
msgid ""
"TFF-block. System TFF with toggle input: It toogles on every system cycle if "
"the input is active. Block implementation"
msgstr ""
"TFF-block. Biestable T del sistema con entrada de cambio: Bascula en cada "
"ciclo del sistema si la entrada está activa. Implementación mediante bloques"

#: translation.js:93 translation.js:116 translation.js:143 translation.js:144
#: translation.js:145 translation.js:146 translation.js:147 translation.js:148
#: translation.js:149 translation.js:150 translation.js:153
msgid "01-Sys-DFF-initial-pulse"
msgstr "01-Sys-DFF-initial-pulse"

#: translation.js:94 translation.js:159 translation.js:163 translation.js:164
#: translation.js:165 translation.js:166 translation.js:167 translation.js:168
#: translation.js:169 translation.js:170 translation.js:171
msgid "02-Sys-DFF-delay"
msgstr "02-Sys-DFF-delay"

#: translation.js:95 translation.js:177 translation.js:184 translation.js:185
#: translation.js:186 translation.js:187 translation.js:188 translation.js:189
#: translation.js:190 translation.js:191 translation.js:192
msgid "03-Sys-DFF-rst"
msgstr "03-Sys-DFF-rst"

#: translation.js:96 translation.js:198 translation.js:255 translation.js:256
#: translation.js:257 translation.js:258 translation.js:261 translation.js:262
#: translation.js:263 translation.js:264 translation.js:265
msgid "04-DFF-button-LED"
msgstr "04-DFF-button-LED"

#: translation.js:97 translation.js:271 translation.js:273 translation.js:274
#: translation.js:275 translation.js:276 translation.js:277 translation.js:278
#: translation.js:279 translation.js:280 translation.js:281
msgid "05-DFF-rst-buttons-LED"
msgstr "05-DFF-rst-buttons-LED"

#: translation.js:98 translation.js:287 translation.js:297 translation.js:298
#: translation.js:299 translation.js:300 translation.js:303 translation.js:304
#: translation.js:305 translation.js:306 translation.js:307
msgid "06-Sys-TFF-Test"
msgstr "06-Sys-TFF-Test"

#: translation.js:99 translation.js:313 translation.js:321 translation.js:322
#: translation.js:323 translation.js:324 translation.js:325 translation.js:326
#: translation.js:327 translation.js:328 translation.js:329
msgid "07-Sys-TFF-rst-Test"
msgstr "07-Sys-TFF-rst-Test"

#: translation.js:100 translation.js:335 translation.js:338 translation.js:339
#: translation.js:340 translation.js:341 translation.js:342 translation.js:343
#: translation.js:344 translation.js:345 translation.js:346
msgid "08-TFF-button-LED"
msgstr "08-TFF-button-LED"

#: translation.js:101 translation.js:352 translation.js:355 translation.js:356
#: translation.js:357 translation.js:358 translation.js:359 translation.js:360
#: translation.js:361 translation.js:362 translation.js:363
msgid "09-TFF-rst-buttons-LED"
msgstr "09-TFF-rst-buttons-LED"

#: translation.js:102
msgid "10-RS-FF-set-priority-test"
msgstr "10-RS-FF-set-priority-test"

#: translation.js:103
msgid "11-RS-FF-reset-priority-test"
msgstr "11-RS-FF-reset-priority-test"

#: translation.js:104 translation.js:396
msgid "00-index"
msgstr "00-index"

#: translation.js:105
msgid "# INDEX: IceFF Collection"
msgstr "# INDICE: Colección iceFF"

#: translation.js:106
msgid "## DFFs"
msgstr "## DFFs"

#: translation.js:107
msgid "## TFFs"
msgstr "## TFFs"

#: translation.js:108
msgid "System TFF"
msgstr "TFF del sistema"

#: translation.js:109
msgid "System TFF-rst"
msgstr "TFF-rst del sistema"

#: translation.js:110
msgid "## RS-FF"
msgstr "## RS-FF"

#: translation.js:111 translation.js:154 translation.js:172 translation.js:193
#: translation.js:266 translation.js:282 translation.js:308 translation.js:330
#: translation.js:347 translation.js:364 translation.js:380
msgid "Alhambra-II"
msgstr "Alhambra-II"

#: translation.js:112 translation.js:155 translation.js:173 translation.js:194
#: translation.js:267 translation.js:283 translation.js:309 translation.js:331
#: translation.js:348 translation.js:365
msgid "Nandland-go-board"
msgstr "Nandland-go-board"

#: translation.js:113 translation.js:156 translation.js:174 translation.js:195
#: translation.js:268 translation.js:284 translation.js:310 translation.js:332
#: translation.js:349 translation.js:366 translation.js:382
msgid "ULX3S-12F"
msgstr "ULX3S-12F"

#: translation.js:114 translation.js:157 translation.js:175 translation.js:196
#: translation.js:269 translation.js:285 translation.js:311 translation.js:333
#: translation.js:350 translation.js:367 translation.js:383
msgid "iCEBreaker"
msgstr "iCEBreaker"

#: translation.js:115 translation.js:158 translation.js:176 translation.js:197
#: translation.js:270 translation.js:286 translation.js:312 translation.js:334
#: translation.js:351 translation.js:368 translation.js:384
msgid "iCESugar-1.5"
msgstr "iCESugar-1.5"

#: translation.js:117
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""
"Ledoscope. Capturar la señal de entrada durante los 4 primeros ciclos de "
"reloj tras la inicialización del circuito"

#: translation.js:118
msgid ""
"SR-04-verilog: 4-bits Shift register to the right.  Verilog implementation"
msgstr ""
"SR-04-verilog: Registro de desplazamiento a la derecha de 4 bits. "
"Implementación en verilog"

#: translation.js:119
msgid "2-bits Syscounter"
msgstr "Contador del sistema de 2-bits"

#: translation.js:120
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr "Inc1-2bit: Incrementar un número de dos bits en uno"

#: translation.js:121
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr "AdderK-2bit: Sumador de un operando y una constante de"

#: translation.js:122
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr "Genérico: Constante genérica de 2-bits (0,1,2,3)"

#: translation.js:123
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr "Adder-2-bit: Sumador de dos operandos de 2 bit"

#: translation.js:124
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr "Bus2-Split-all: Separar un bus de 2-bits en sus dos cables"

#: translation.js:125
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr "Adder-1-bit: Sumador de dos operandos de 1 bit"

#: translation.js:126
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""
"AdderC-1-bit: Sumador de dos operandos de 1 bit y el acarreo de entrada"

#: translation.js:127
msgid "XOR gate: two bits input xor gate"
msgstr "Puerta XOR: Puerta XOR de dos bits de entrada"

#: translation.js:128
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr "Bus2-Join-all: Agrupar dos cables en un bus de 2-bits"

#: translation.js:129
msgid "02-Sys-reg: 2 bits system register. Verilog implementation"
msgstr "02-Sys-reg: Registro del sistema de 2 bits. Implementación en verilog"

#: translation.js:130
msgid ""
"## Example. Sys-DFF: Initial pulse\n"
"\n"
"An Initial pulse is generated. Its initial value is 1, and then it  \n"
"change to 0 in the next cycle. The signal can be observed with the LEDOscope"
msgstr ""
"## Ejemplo. Sys-DFF: Pulso inicial\n"
"\n"
"Se genera un pulso inicial. Su valor inicial es 1 y despues  \n"
"se cambia a 0 en el siguiente ciclo. La señal se puede observar con el "
"LEDOscopio"

#: translation.js:131
msgid "Initial value: cycle 0"
msgstr "Valor inicial: ciclo 0"

#: translation.js:132
msgid "LEDOscope-sys-zero"
msgstr "LEDOscope-sys-zero"

#: translation.js:133
msgid "Values for cycles >= 1"
msgstr "Valores para ciclos >= 1"

#: translation.js:134
msgid ""
"Cycle 3  \n"
"\n"
"Cycle 2  \n"
"\n"
"Cycle 1  \n"
"\n"
"Cycle 0  "
msgstr ""
"Ciclo 3  \n"
"\n"
"Ciclo 2  \n"
"\n"
"Ciclo 1  \n"
"\n"
"Ciclo 0  "

#: translation.js:135
msgid ""
"The four initial cycles can be  \n"
"seen on the LEDs"
msgstr ""
"Los cuatro ciclos iniciales se pueden  \n"
"ver en los LEDs"

#: translation.js:136
msgid "4-bits Shift register"
msgstr "Registro de desplazamiento de 4-bits"

#: translation.js:137
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""
"Se captura el canal de entrada  \n"
"en el registro. Un bit por  \n"
"ciclo del sistema"

#: translation.js:138
msgid "RS FlipFlop initialized to 1"
msgstr "Biestable RS inicializado a 1"

#: translation.js:139
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""
"mientras sea 1, el registro de  \n"
"desplazamiento está capturando"

#: translation.js:140
msgid "2-bits counter"
msgstr "contador de 2-bits"

#: translation.js:141
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""
"Tras 4 ciclos el Biestable se  \n"
"resetea y para de capturar  \n"
"bits"

#: translation.js:142
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""
"Mientras el contador del sistema de 2-bits está contando  \n"
"todo el tiempo, la señal de done se  \n"
"genera sólo cuando el contador alcanza el máximo  \n"
"valor y el LEDoscopio está encendido (busy)"

#: translation.js:151
msgid "4bits constant value: 0"
msgstr "Valor constante de 4-bits: 0"

#: translation.js:152
msgid "Generic: 4-bits generic constant (0-15)"
msgstr "Genérico: Constante genérica de 4-bits (0-15)"

#: translation.js:160
msgid ""
"## Example. Sys-DFF: Delay\n"
"\n"
"An Initial pulse is delayed two cycles and shown on the LEDOscope"
msgstr ""
"## Ejemplo. Sys-DFF: Retraso\n"
"\n"
"Un pulso inicial se retrasa dos ciclos y se muestra en el LEDOscopio"

#: translation.js:161
msgid "### Initial Pulse"
msgstr "### Pulso inicial"

#: translation.js:162
msgid ""
"Delay the initial pulse  \n"
"two cycles"
msgstr ""
"Retrasar el pulso inicial  \n"
"dos ciclos"

#: translation.js:178
msgid ""
"## Example: Sys-DFF-rst: Generating a two cycles pulse\n"
"\n"
"A two cycles pulse is generated using the rst input"
msgstr ""
"## Ejemplo: Sys-DFF-rst: Generando un pulso de dos ciclos\n"
"\n"
"Un pulso de dos ciclos se genera usando la entrada de rst"

#: translation.js:179
msgid "LEDOscope"
msgstr "LEDOscope"

#: translation.js:180
msgid "cycle 1"
msgstr "ciclo 1"

#: translation.js:181
msgid "Rst on cycle 2"
msgstr "Rst en el ciclo 2"

#: translation.js:182
msgid ""
"| Signal | Cycle 0 | Cycle 1 | Cycle 2 | Cycle 3 |\n"
"|--------|---------|---------|---------|---------|\n"
"| Pulse  |   0     |    1    |    1    |    0    |\n"
"| rst    |   0     |    0    |    1    |    1    |"
msgstr ""
"| Señal | Ciclo 0 | Ciclo 1 | Ciclo 2 | Ciclo3 |\n"
"|--------|---------|---------|---------|---------|\n"
"| Pulso  |   0     |    1    |    1    |    0    |\n"
"| rst    |   0     |    0    |    1    |    1    |"

#: translation.js:183
msgid "**Pulse**"
msgstr "**Pulso**"

#: translation.js:199
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr "Button-tic: Botón configurable que emite un tic cuando se aprieta"

#: translation.js:200
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input. Block implementation"
msgstr ""
"Detector de flanco de subida. Se genera un pulso de 1-ciclo (tic) cuando se "
"detecta un flanco de subida en la entrada. Implementación mediante bloques"

#: translation.js:201
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:202
msgid "FPGA internal pull-up configuration on the input port"
msgstr "Configuración  del pull-up interno de la FPGA en el puerto de entrada"

#: translation.js:203
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""
"Seleccionar lógica positiva o negativa para la entrada (0=positiva, "
"1=negativa)"

#: translation.js:204
msgid ""
"Valor genérico constante, de 1 bits. Su valor se introduce como parámetro. "
"Por defecto vale 0"
msgstr ""
"Valor genérico constante, de 1 bits. Su valor se introduce como parámetro. "
"Por defecto vale 0"

#: translation.js:205
msgid "Remove the rebound on a mechanical switch"
msgstr "Eliminar el efecto rebote de un conmutador mecánico"

#: translation.js:206
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input. Block implementation"
msgstr ""
"Detector de flancos. Se genera un pulso de 1-ciclo (tic cuando se detecta en "
"la entrada bien un flanco de subida o uno de bajada. Implementación mediante "
"bloques"

#: translation.js:207
msgid "16-bits Syscounter with reset"
msgstr "Contador del sistema de 16-bits con reset"

#: translation.js:208
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr "Inc1-16bit: Incrementar un número de 16bits en uno"

#: translation.js:209
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""
"AdderK-16-bit: Sumador un operando de 16 bits y una constante de 16 bits"

#: translation.js:210
msgid "Generic: 16-bits generic constant"
msgstr "Genérico: Constante genérica de 16-bits"

#: translation.js:211
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr "Adder-16bits: Sumador de dos operandos de 16 bits"

#: translation.js:212
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""
"Bus16-Split-half: Separar el bus de 16 bits en dos buses del mismo tamaño"

#: translation.js:213
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr "Adder-8-bit: Sumador de dos operandos de 8 bits"

#: translation.js:214
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""
"Bus8-Split-half: Separar el bus de 8-bits en dos buses del mismo tamaño"

#: translation.js:215
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr "Adder-4-bit: Sumador de dos operandos de 4 bits"

#: translation.js:216
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr "Bus4-Split-all: Separar el bus de 4 bits en sus cables"

#: translation.js:217
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr "Bus4-Join-all:  Agrupar todos los cables en un bus de 4 bits"

#: translation.js:218
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr "Bus8-Join-half: Agrupar las dos mitades iguales en un bus de 8-bits"

#: translation.js:219
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""
"AdderC-4-bit: Sumador de dos operandos de 4 bit y el acarreo de entrada"

#: translation.js:220
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""
"AdderC-8-bit: Sumador de dos operandos de 8 bits y el acarreo de entrada"

#: translation.js:221
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-half: Agrupar las dos mitades iguales en un bus de 16-bits"

#: translation.js:222
msgid ""
"16-Sys-reg-rst: 16 bits system register with reset. Verilog implementation"
msgstr ""
"16-Sys-reg-rst: Registro del sistema de 16 bits con reset. Implementación en "
"verilog"

#: translation.js:223
msgid ""
"Sync-x01: 1-bit input with the system clock domain (Verilog implementation)"
msgstr ""
"Sync-x01: Sincronizar una entrada de 1-bit con el dominio del reloj del "
"sistema. Implementación en verilog"

#: translation.js:224
msgid ""
"## Example: DFF: Manual testing\n"
"\n"
"When the button is pressed, the DFF captures a 1 and the LED is turned on"
msgstr ""
"## Ejemplo: DFF: Prueba manual\n"
"\n"
"Cuando el botón se aprieta, el biestable D captura un 1 y el LED se enciende"

#: translation.js:225
msgid "Button state signal"
msgstr "Señal de estado del botón"

#: translation.js:226
msgid "Tic: button pressed"
msgstr "Tic: Botón apretado"

#: translation.js:227
msgid "Rising edge detector"
msgstr "Detector de flanco de subida"

#: translation.js:228
msgid "Pull up on/off"
msgstr "Pull up on/off"

#: translation.js:229
msgid "Not on/off"
msgstr "Not on/off"

#: translation.js:230
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""
"## Detector de flanco de subida\n"
"\n"
"Se genera un pulso de 1-ciclo (tic) cuando se detecta un flanco de subida  \n"
"en la señal de  entrada"

#: translation.js:231
msgid "Input signal"
msgstr "Señal de entrada"

#: translation.js:232
msgid ""
"Current signal  \n"
"state"
msgstr "Estado de la señal actual"

#: translation.js:233
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""
"Estado de la señal en el ciclo  \n"
"previo de reloj"

#: translation.js:234
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""
"Si la señal actual es 1 y su valor en  \n"
"el ciclo previo de reloj era 0, significa  \n"
"que un flanco de subida se ha detectado!  \n"
"La salida es 1\n"
"\n"
"En cualquier otro caso la salida es 0"

#: translation.js:235
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""
"**Retardo**: 0 cyclos de reloj \n"
"\n"
"No hay retardo entre la llegada del flanco de subida  \n"
"y su detección"

#: translation.js:236
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""
"Pull-up interno  \n"
"* 0: no apagado\n"
"* 1: Apagado"

#: translation.js:237
msgid "Synchronization stage"
msgstr "Estapa de sincronización"

#: translation.js:238
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""
"Estapa de normalización\n"
"\n"
"* 0: Cable\n"
"* 1: Señal invertida"

#: translation.js:239
msgid "Debouncing stage"
msgstr "Estapa antirrebotes"

#: translation.js:240
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""
"### Parámetro pull-up:\n"
"\n"
"0: Sin pull-up  \n"
"1: Pull-up activado"

#: translation.js:241
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""
"Sólo un pin de la FPGA se  \n"
"puede conectar aquí!!!"

#: translation.js:242
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""
"Se conecta el pull-up  \n"
"por defecto"

#: translation.js:243
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""
"Cuando k=0, funciona como un cable  \n"
"(La salida es igual a la entrada)  \n"
"Cuando k=1, actúa como una puerta NOT  \n"
"(La salida es la inversa de la entrada)"

#: translation.js:244
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""
"### Tabla de verdad para XOR\n"
"\n"
"|k|Entrada|Salida|Función|\n"
"|--|--------------|----------|-------------|\n"
"|0| 0               |  0         | cable    |\n"
"|0| 1               |  1         | cable   |\n"
"|1| 0               |  1         | Not      |\n"
"|1| 1               |  0         | Not     |"

#: translation.js:245
msgid "Edge detector"
msgstr "Detector de flancos"

#: translation.js:246
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""
"En cuanto hay un cambio en  \n"
"la entrada, el contador se arranca"

#: translation.js:247
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""
"Si el contador alcanza su máximo  \n"
"valor, la entrada se considera estable  \n"
"y se captura"

#: translation.js:248
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""
"### Cálculo del tiempo\n"
"\n"
"Para CLK=12MHZ, un contador de 16 bits alcanza  \n"
"su máximo cada 2**16 * 1/F = 5.5ms aprox  \n"
"Si se necesita más tiempo para el antirrebotes,  \n"
"usar un contador con más bits (17, 18...)"

#: translation.js:249
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""
"## Antirrebotes  \n"
"\n"
"Un valor se considera estable cuando  \n"
"no hay ningún cambio durante 5.5ms  \n"
"aprox. Cuando un valor es estable  \n"
"se captura en el biestable de salida"

#: translation.js:250
msgid "Stable output"
msgstr "Salida estable"

#: translation.js:251
msgid "Counter"
msgstr "Contador"

#: translation.js:252
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""
"## Detector de flancos\n"
"\n"
"Se genra un pulso de un ciclo (tic) cuando un flanco (de subida o bajada) se "
"detecta  \n"
"en la señal de entrada"

#: translation.js:253
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""
"La salida es 1 si el valor actual es 1 y el  \n"
"previo 0, ó si el actual es 0 y el  \n"
"previo 1\n"

#: translation.js:254
msgid "In any other case the output is 0"
msgstr "En cualquier otro caso la salida es 0"

#: translation.js:259
msgid ""
"Button-tic: Configurable button that emits a tic when it is pressed. ECP5 "
"FPGA Family"
msgstr ""
"Button-tic: Botón configurable que emite un tic cuando se aprieta. Familia "
"ECP5 de FPGA"

#: translation.js:260
msgid "Configurable button (pull-up on/off. Not on/off). ECP5 FPGA family"
msgstr "Botón configurable (pull-up on/off. Not on/off). Familia ECP5 de FPGAs"

#: translation.js:272
msgid ""
"## Example: DFF-rst: Manual testing\n"
"\n"
"When the button is pressed, the DFF captures a 1 and the LED is turned on  \n"
"When the button 2 is pressed, the DFF is reset to 0 and the LED is turned off"
msgstr ""
"## Ejemplo: DFF-rst: Prueba manual\n"
"\n"
"Cuando el botón se aprieta, el biestable D captura un 1 y el LED se "
"enciende  \n"
"Cuando el botón 2 se aprieta, el Biestable D se inicia a 0 y el LED se apaga"

#: translation.js:288
msgid "## Example: Sys-TFF: Watching its output with the LEDOscope"
msgstr "## Ejemplo: Sys-TFF: Observando su salida con el LEDOscopio"

#: translation.js:289
msgid "**Sys-TFF**"
msgstr "**Sys-TFF**"

#: translation.js:290
msgid "Watch the output with the LEDOscope"
msgstr "Observar la salida con el LEDOscopio"

#: translation.js:291
msgid ""
"Display the output  \n"
"on LED7"
msgstr ""
"Mostrar la salida en  \n"
"el LED7"

#: translation.js:292
msgid ""
"Turn ON LED6 for comparing  \n"
"its brigthness to LED7"
msgstr ""
"Encender el LED6 para compar  \n"
"su brillo con el LED7"

#: translation.js:293
msgid "Cycle 0"
msgstr "Ciclo 0"

#: translation.js:294
msgid "Cycle 1"
msgstr "Ciclo 1"

#: translation.js:295
msgid "Cycle 2"
msgstr "Ciclo 2"

#: translation.js:296
msgid "Cycle 3"
msgstr "Ciclo 3"

#: translation.js:301
msgid ""
"Display the output  \n"
"on LED0"
msgstr ""
"Mostrar la salida en  \n"
"el LED0"

#: translation.js:302
msgid ""
"Turn ON LED6 for comparing  \n"
"its brigthness to LED1"
msgstr ""
"Encender el LED6 para comparar  \n"
"su brillo con el LED1"

#: translation.js:314
msgid ""
"# Example: TFF-sys-rst: Watching with the LEDOscope  \n"
"\n"
"On cycle 2 the TFF-rst is reset to 0, so that its ouput on cycle 3 is also 0"
msgstr "# Ejemplo: TFF-sys-rst: Observando con el LEDOscopio"

#: translation.js:315
msgid ""
"| Signal | Cycle 0 | Cycle 1 | Cycle 2 | Cycle 3 |\n"
"|-----|---------|---------|---------|---------|\n"
"| TFF | 0       |   1     |   0     |   0     |\n"
msgstr ""
"| Señal | Ciclo 0 | Ciclo 1 | Ciclo 2 | Ciclo 3 |\n"
"|-----|---------|---------|---------|---------|\n"
"| TFF | 0       |   1     |   0     |   0     |\n"

#: translation.js:316
msgid "TFF output"
msgstr "Salida del TFF"

#: translation.js:317
msgid "Reset"
msgstr "Reset"

#: translation.js:318
msgid "**Sys-TFF-rst**"
msgstr "**Sys-DFF-rst**"

#: translation.js:319
msgid "**DFF**"
msgstr "**DFF**"

#: translation.js:320
msgid ""
"This Flip-Flop is 1  \n"
"on cycle 2"
msgstr ""
"El biestable es 1  \n"
"en el ciclo 2"

#: translation.js:336
msgid ""
"# Example: TFF: Toggling a LED with a button\n"
"\n"
"When the buton is pressed, the LED is toggled"
msgstr ""
"# Ejemplo: TFF: Alternando un LED con un botón\n"
"\n"
"Cuando el botón se aprieta, el LED cambia"

#: translation.js:337
msgid "**TFF**"
msgstr "**TFF**"

#: translation.js:353
msgid "# Example: TFF-rst: Manual testing"
msgstr "# Ejemplo: TFF-rst: Prueba manual"

#: translation.js:354
msgid "Toogle"
msgstr "Cambio"

#: translation.js:369 translation.js:371 translation.js:372 translation.js:373
#: translation.js:374 translation.js:375 translation.js:376 translation.js:377
#: translation.js:378 translation.js:379
msgid "10-RS-FF-set-priority-Manual-testing"
msgstr "10-RS-FF-set-priority-Manual-testing"

#: translation.js:370
msgid ""
"## Example. RS-Flip-flip with priority on set: Manual testing  \n"
"\n"
"The SW1 and SW2 buttons are used for activating the set and reset inputs  \n"
"respectivelly. The Flip-Flop state is shown on the LED"
msgstr ""
"## Ejemplo. Biestable RS con prioridad en el set: Prueba manual  \n"
"\n"
"Los botones SW1 y SW2 se usan para activar las entradas de set y reset  \n"
"respectivamente. El estado del Biestable se muestra en el LED"

#: translation.js:381
msgid "Nandlang-go-board"
msgstr "Nandland-go-board"

#: translation.js:385 translation.js:387 translation.js:388 translation.js:389
#: translation.js:390 translation.js:391 translation.js:392 translation.js:393
#: translation.js:394 translation.js:395
msgid "11-RS-FF-reset-priority-Manual-testing"
msgstr "11-RS-FF-reset-priority-Manual-testing"

#: translation.js:386
msgid ""
"## Example. RS-Flip-flip with priority on Reset: Manual testing  \n"
"\n"
"The SW1 and SW2 buttons are used for activating the set and reset inputs  \n"
"respectivelly. The Flip-Flop state is shown on the LED"
msgstr ""
"## Ejemplo. Biestable RS con prioridad en el reset: Prueba manual  \n"
"\n"
"Los botones SW1 y SW2 se usan para activar las entradas de set y reset  \n"
"respectivamente. El estado del Biestable se muestra en el LED"

#~ msgid "DFF-rst-verilog"
#~ msgstr "DFF-rst-verilog"

#~ msgid "D Flip-Flop with load and reset"
#~ msgstr "Biestable D con load y reset"

#~ msgid ""
#~ "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is set to "
#~ "it initial value"
#~ msgstr ""
#~ "DFF-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el biestable "
#~ "D carga el valor inicial"

#~ msgid "D Flip-flop (verilog implementation)"
#~ msgstr "Biestable D (Implementación en verilog)"

#~ msgid "Syste DFF"
#~ msgstr "DFF del sistema"

#~ msgid ""
#~ "# D Flip-Flop  \n"
#~ "\n"
#~ "It stores the input data that arrives at cycle n  \n"
#~ "Its output is shown in the cycle n+1"
#~ msgstr ""
#~ "# Biestable D \n"
#~ "\n"
#~ "Almacena el dato de la entrada que llega en el ciclo n  \n"
#~ "Saca su valor en el ciclo n+1"

#~ msgid "DFF-verilog"
#~ msgstr "DFF-verilog"

#~ msgid "DFF: D flip-flop with load input"
#~ msgstr "DFF: Biestable D con entrada de load"

#~ msgid "Sys-DFF-rst-verilog"
#~ msgstr "Sys-DFF-rst-verilog"

#~ msgid "RS-FF-reset-verilog"
#~ msgstr "RS-FF-reset-verilog"

#~ msgid "RS-FF-set-verilog"
#~ msgstr "RS-FF-set-verilog"

#~ msgid "RS-FF-set. RS Flip-flop with priority set"
#~ msgstr "RS-FF-set. Biestable RS con prioridad en set"

#~ msgid "Priority on set"
#~ msgstr "Prioridad en set"

#~ msgid "Sys-TFF-rst-verilog"
#~ msgstr "Sys-TFF-rst-verilog"

#~ msgid "System TFF with reset: It toogles its output on every system cycle"
#~ msgstr ""
#~ "Biestable T del sistema con reset: Bascula su salida en cada ciclo de "
#~ "reloj del sistema"

#~ msgid "Sys-TFF-verilog"
#~ msgstr "Sys-TFF-verilog"

#~ msgid "TFF-rst-verilog"
#~ msgstr "TFF-rst-verilog"

#~ msgid ""
#~ "System TFF with toggle input and reset: It toogles on every system cycle "
#~ "if the input is active"
#~ msgstr ""
#~ "Biestable T del sistema con entrada de cambio y reset: Bascula en cada "
#~ "ciclo del sistema si la entrada está activa"

#~ msgid "TFF-verilog"
#~ msgstr "TFF-verilog"

#~ msgid ""
#~ "System TFF with toggle input: It toogles on every system cycle if the "
#~ "input is active"
#~ msgstr ""
#~ "Biestable T del sistema con entrada de cambio: Bascula en cada ciclo del "
#~ "sistema si la entrada está activa"

#~ msgid "Reg: 1-Bit register"
#~ msgstr "Reg: Registro de 1-bit"

#~ msgid "TESTs"
#~ msgstr "Pruebas"

#~ msgid "DFF-02: Two D flip-flops in paralell"
#~ msgstr "DFF-02: Dos biestables D en paralelo"

#~ msgid "1bit register (implemented in verilog)"
#~ msgstr "Registro de 1 bit (Implementado en verilog)"

#~ msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
#~ msgstr "DFF-rst-x16: 16 Biestables D en paralelo con reset"

#~ msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
#~ msgstr "DFF-rst-x04: Tres biestables D en paralelo, con reset"

#~ msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
#~ msgstr ""
#~ "Dff-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el biestable "
#~ "es 0"

#~ msgid ""
#~ "Bus16-Split-quarter: Split the 16-bits bus into four buses of the same "
#~ "size"
#~ msgstr ""
#~ "Bus16-Split-quarter: Separar el bus de 16 bits en cuatro buses del mismo "
#~ "tamaño"

#~ msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
#~ msgstr ""
#~ "Bus16-Join-quarter: Agrupar los cuatro buses iguales en uno de 16-bits"

#~ msgid "Initial value"
#~ msgstr "Valor inicial"

#~ msgid ""
#~ "Reset input: Active high  \n"
#~ "When rst = 1, the DFF is reset to 0"
#~ msgstr ""
#~ "Entrada de reset: Activa a nivel alto  \n"
#~ "Cuando rst=1, el biestable D se inicializa a 0"

#~ msgid "01-manual-testing"
#~ msgstr "01-manual-testing"

#~ msgid "RS-FFs"
#~ msgstr "RS-FFs"

#~ msgid "## DFF-rst: Manual testing\n"
#~ msgstr "## DFF-rst: Prueba manual\n"

#~ msgid "## DFF: Manual testing\n"
#~ msgstr "## DFF: Prueba manual\n"

#~ msgid "Alhabra-II"
#~ msgstr "Alhambra-II"

#~ msgid ""
#~ "## Sys-DFF-rst: Manual testing\n"
#~ "\n"
#~ "An Initial pulse is generated. Its initial value is 1, and then it  \n"
#~ "change to 0 in the next cycle. The signal can be observed with the "
#~ "OSCILOSCOPE"
#~ msgstr ""
#~ "## Sys-DFF-rst: Prueba manual\n"
#~ "\n"
#~ "Se genera un pulso inicial. Su valor inicial es 1, y después  \n"
#~ "cambia a 0 en el siguiente ciclo. La señal se puede observar con el "
#~ "LEDOscopio"

#~ msgid "DFF: D-Flip-Flop"
#~ msgstr "DFF: Biestable D"

#~ msgid ""
#~ "## Sys-DFF: Manual testing\n"
#~ "\n"
#~ "An Initial pulse is generated. Its initial value is 1, and then it  \n"
#~ "change to 0 in the next cycle. The signal can be observed with the "
#~ "OSCILOSCOPE"
#~ msgstr ""
#~ "## Sys-DFF: Prueba manual\n"
#~ "\n"
#~ "Se genera un pulso inicial. Su valor inicial es 1, y despues  \n"
#~ "cambia a 0 en el siguiente ciclo. La señal se puede observar con el "
#~ "LEDOSCOPIO"

#~ msgid "01-Manual-testing"
#~ msgstr "01-Manual-testing"

#~ msgid "Puerta XOR"
#~ msgstr "Puerta XOR"

#~ msgid "Contador módulo M, ascendente, de 16 bits, con reset "
#~ msgstr "Contador módulo M, ascendente, de 16 bits, con reset "

#~ msgid "Un bit constante a 1"
#~ msgstr "Un bit constante a 1"

#~ msgid ""
#~ "## RS-Flip-flip with priority reset: Manual testing  \n"
#~ "\n"
#~ "The SW1 and SW2 buttons are used for activating the set and reset "
#~ "inputs  \n"
#~ "respectivelly. The Flip-Flop state is shown on the LED"
#~ msgstr ""
#~ "## Biestable RS con prioridad en el reset: Prueba manual  \n"
#~ "\n"
#~ "Los botones SW1 y SW2 se usan para activar las entradas set y reset  \n"
#~ "respectivamente. El estado del biestable se muestra en el LED"

#~ msgid ""
#~ "Previous input  \n"
#~ "value"
#~ msgstr ""
#~ "Valor de entrada  \n"
#~ "previo"

#~ msgid ""
#~ "Current input  \n"
#~ "value"
#~ msgstr ""
#~ "Valor de la entrada  \n"
#~ "actual"

#~ msgid ""
#~ "There is a change  \n"
#~ "on the input"
#~ msgstr ""
#~ "Hay un cambio  \n"
#~ "en la entrada"

#~ msgid "**Parámetro**: Módulo del contador"
#~ msgstr "**Parámetro**: Módulo del contador"

#~ msgid ""
#~ "## RS-Flip-flip with priority set: Manual testing  \n"
#~ "\n"
#~ "The SW1 and SW2 buttons are used for activating the set and reset "
#~ "inputs  \n"
#~ "respectivelly. The Flip-Flop state is shown on the LED"
#~ msgstr ""
#~ "## Biestable RS con prioridad en el set: Prueba manual  \n"
#~ "\n"
#~ "Los botones SW1 y SW2 se usan para activar las entradas set y reset  \n"
#~ "respectivamente. El estado del biestable se muestra en el LED"

#~ msgid "# TFF-sys-rst: Manual testing"
#~ msgstr "# TFF-sys-rst: Prueba manual"

#~ msgid "# Sys-TFF: Manual testing"
#~ msgstr "# sys-TFF: Prueba manual"

#~ msgid "# TFF-rst: Manual testing"
#~ msgstr "# TFF-rst: Prueba manual"

#~ msgid "# TFF: Manual testing"
#~ msgstr "# TFF: Prueba manual"

#~ msgid "TFF-sys-rst"
#~ msgstr "TFF-sys-rst"

#~ msgid "TFF-sys"
#~ msgstr "TFF-sys"

#~ msgid "System D Flip-Flop"
#~ msgstr "Biestable D del sistema"

#~ msgid "System DFF-rst"
#~ msgstr "DFF-rst del sistema"

#~ msgid "D Flip-Flop"
#~ msgstr "Biestable D"

#~ msgid "D Flip-Flop rst"
#~ msgstr "Biestable D con reset"

#~ msgid "TFF-Sys"
#~ msgstr "TFF-Sys"

#~ msgid "# TFF-sys: Manual testing"
#~ msgstr "# TFF-sys:  Prueba manual"

#~ msgid "FFs"
#~ msgstr "Biestables"

#~ msgid "Testbenches"
#~ msgstr "Bancos de pruebas"

#~ msgid "DFF Testbench. Test if a DFF works ok"
#~ msgstr ""
#~ "Banco de pruebas para biestable D. Comprobar si el biestable funciona "
#~ "correctamente"

#~ msgid "6 channel icerok probe adaptor"
#~ msgstr "adaptador de 6 canales para la sonda icerok"

#~ msgid ""
#~ "## Error state\n"
#~ "\n"
#~ "0: No error found so far  \n"
#~ "1: Error found"
#~ msgstr ""
#~ "## Estado de error\n"
#~ "\n"
#~ "0: No se ha encontrado error hasta el momento  \n"
#~ "1: Error detectado"

#~ msgid ""
#~ "The error flag is reset when a  \n"
#~ "new capture is started"
#~ msgstr ""
#~ "El flag de error se pone a 0 cuando   \n"
#~ "comienza una nueva captura"

#~ msgid ""
#~ "Increase the count  \n"
#~ "on every cycle"
#~ msgstr ""
#~ "Incrementar la cuenta\n"
#~ "en cada ciclo"

#~ msgid ""
#~ "## Input data generation\n"
#~ "\n"
#~ "Generate the inputs for the Flip-Flop according  \n"
#~ "to the table. The correct values (q(t) and q(t+1))  \n"
#~ "are given"
#~ msgstr ""
#~ "## Generación de los datos de entrada\n"
#~ "\n"
#~ "Generar las entradas para el biestable según  \n"
#~ "la tabla. Contiene los valores correctos  \n"
#~ " (q(t) y (q(t+1))"

#~ msgid ""
#~ "Stop the machine in case  \n"
#~ "of error found"
#~ msgstr ""
#~ "Parar la máquina en caso  \n"
#~ "de encontrar un error"

#~ msgid ""
#~ "## Busy Flag  \n"
#~ "The circuit is busy for one more  \n"
#~ "cycle than busy1"
#~ msgstr ""
#~ "## Flag de Busy  \n"
#~ "El circuito está ocupado durante uno o   \n"
#~ "más cicles que busy1"

#~ msgid ""
#~ "## Auto-check result\n"
#~ "\n"
#~ "Depeding on the error_flag, the end_tic is sent  \n"
#~ "through the error pin or done pin  \n"
#~ "* done: Check ok\n"
#~ "* error: Check not ok"
#~ msgstr ""
#~ "## Resultado de la auto-comprobación\n"
#~ "\n"
#~ "Dependiendo de error_flag, el tic end_tic  \n"
#~ "se emite por el pin de error o el de done  \n"
#~ "* done: Comprobación ok\n"
#~ "* error: Comprobación incorrecta"

#~ msgid "end tic"
#~ msgstr "tic de fin"

#~ msgid ""
#~ "The bits of the signal  \n"
#~ "are only valid when the  \n"
#~ "machine is on"
#~ msgstr ""
#~ "Los bits de la señal\n"
#~ "solo son válidos cuando \n"
#~ "la máquina está encendida"

#~ msgid ""
#~ "Output in next cycle  \n"
#~ "correct value"
#~ msgstr ""
#~ "Salida en el siguiente ciclo  \n"
#~ "Valor correcto"

#~ msgid ""
#~ "## Logic analyzer\n"
#~ "\n"
#~ "Data being measured:  \n"
#~ "\n"
#~ "* Channel 5: Done (Check ok)\n"
#~ "* Channel 4: Error (Check not ok)\n"
#~ "* Channel 3: Busy signal  \n"
#~ "* Channel 2: Flip-Flop output  \n"
#~ "* Channel 1: Flip-Flop input  \n"
#~ "* Channel 0: Trigger signal"
#~ msgstr ""
#~ "## Analizador lógico\n"
#~ "\n"
#~ "Datos medidos: \n"
#~ "\n"
#~ "* Canal 5: Done (Prueba ok)\n"
#~ "* Canal 4: Error (Prueba falla)\n"
#~ "* Canal 3: Señal Busy\n"
#~ "* Canal 2: Salida del biestable\n"
#~ "* Canal 1: Entrada del biestable\n"
#~ "* Canal 0: Señal de disparo"

#~ msgid "Table Entry ok!"
#~ msgstr "Entrada de la tabla correcta!"

#~ msgid ""
#~ "Current output  \n"
#~ "is correct!"
#~ msgstr ""
#~ "¡La salida actual   \n"
#~ "es correcta!"

#~ msgid ""
#~ "output in the next  \n"
#~ "cycle is correct!"
#~ msgstr ""
#~ "¡La salida en el siguiente  \n"
#~ "ciclo es correcta!"

#~ msgid ""
#~ "## Result checking\n"
#~ "Compare the flip-flop output with the corresponding  \n"
#~ "correct values. One is the ouput at the current time  \n"
#~ "and the other is in the next cycle"
#~ msgstr ""
#~ "## Comprobación del resultado\n"
#~ "Comparar la salida del biestable con valores correctos  \n"
#~ "correspondientes. Uno es su salida en el instante actual  \n"
#~ "y el otro en el siguiente ciclo"

#~ msgid ""
#~ "If this signal is set  \n"
#~ "the Flip-flop is not  \n"
#~ "working ok"
#~ msgstr ""
#~ "Si esta señal está activa  \n"
#~ "el biestable NO está  \n"
#~ "funcionando bien"

#~ msgid "Icerok probe"
#~ msgstr "Sonda Icerok"

#~ msgid "Trigger condition"
#~ msgstr "Condición de disparo"

#~ msgid "6 channel adaptor"
#~ msgstr "adaptador de 6 canales"

#~ msgid "### SUCESS animation"
#~ msgstr "### Animación de éxito"

#~ msgid "### Test not passed"
#~ msgstr "### Prueba no superada"

#~ msgid "Sequence state: on/off"
#~ msgstr "Estado de la secuencia: on/off"

#~ msgid ""
#~ "The \"Knight rider\" sequence  \n"
#~ "on the LEDs"
#~ msgstr ""
#~ "Secuencia del coche fantástico  \n"
#~ "en los LEDs"

#~ msgid ""
#~ "Blink all the leds at the  \n"
#~ "same time"
#~ msgstr ""
#~ "Hacer parpadear todos los LEDs  \n"
#~ "a la vez"

#~ msgid "4 channel icerok probe adaptor"
#~ msgstr "adaptador de 4 canales para la sonda icerok"

#~ msgid ""
#~ "# D Flip-Flop: Delaying a signal\n"
#~ "\n"
#~ "A 1-bit signal is generated from a table and wired to the input of a D "
#~ "flip-flop  \n"
#~ "The output of the D flip-flop should be the same signal but delayed one "
#~ "cycle  \n"
#~ "It is easy to check that the D flip-flop is working just by having a look "
#~ "to the  \n"
#~ "shape of the two signals: input and output. The shapes should be exactly "
#~ "the same  \n"
#~ msgstr ""
#~ "# Biestable D: Retrasando una señal\n"
#~ "\n"
#~ "Una señal de 1 bit se genera a partir de una tabla y se introduce por la "
#~ "entrada del Biestable D   \n"
#~ "La salida del biestable debe ser la misma que la entrada, pero retrasada "
#~ "un ciclo  \n"
#~ "Es fácil comprobar que el biestable funciona simplemente mirando a la "
#~ "forma de las dos señales:  \n"
#~ "entrada y salida. Su forma debe ser exactamente igual\n"

#~ msgid "## Unit Under test"
#~ msgstr "## Componente a comprobar"

#~ msgid ""
#~ "Input data (1 bit)  \n"
#~ "Cycle n"
#~ msgstr ""
#~ "Dato de entrada (1 bit) \n"
#~ "    \n"
#~ "Ciclo n"

#~ msgid ""
#~ "Output data (1 bit)  \n"
#~ "Cycle n+1"
#~ msgstr ""
#~ "Dato de salida (1 bit) \n"
#~ "    \n"
#~ "Ciclo n+1"

#~ msgid "## Start the capture"
#~ msgstr "## Comenzar la captura"

#~ msgid "Trigger condition: Pushbutton"
#~ msgstr "Condición de disparo: pulsador"

#~ msgid "4 channel adaptor"
#~ msgstr "adaptador de 4 canales"

#~ msgid ""
#~ "## Logic analyzer\n"
#~ "\n"
#~ "Data being measured:  \n"
#~ "\n"
#~ "* Channel 3: Busy signal  \n"
#~ "* Channel 2: Flip-Flop output  \n"
#~ "* Channel 1: Flip-Flop input  \n"
#~ "* Channel 0: Trigger signal"
#~ msgstr ""
#~ "## Analizador lógico\n"
#~ "\n"
#~ "Datos medidos: \n"
#~ "\n"
#~ "* Canal 3: Señal Busy\n"
#~ "* Canal 2: Salida del biestable\n"
#~ "* Canal 1: Entrada del biestable\n"
#~ "* Canal 0: Señal de disparo"

#~ msgid "## Input data generation"
#~ msgstr "## Generación de los datos de entrada"

#~ msgid ""
#~ "# D Flip-Flop: Auto check\n"
#~ "\n"
#~ "Automatic checker for the D Flip-Flop  \n"
#~ "The inputs for the Flip-flops and the expected  \n"
#~ "outputs are stored in a table. The circuit set  \n"
#~ "the Flip-flop input and compare its output with the  \n"
#~ "expected value.  \n"
#~ "If all the tests in the table are ok, the done pulse  \n"
#~ "is emited and a success sequence is shown in the LEDs  \n"
#~ "Otherwise, there appear a pulse in the error pin and  \n"
#~ "all the LEDs blink at the same time  \n"
#~ "The TB signals (d, q, busy, error and done) can be  \n"
#~ "seen using the icerok plug-in"
#~ msgstr ""
#~ "# Biestable D: Auto-comprobación  \n"
#~ "\n"
#~ "Comprobador automático para los biestables D  \n"
#~ "Las entradas del biestable y los valores esperados  \n"
#~ "de sus salidas se almacenan en una table. El circuito  \n"
#~ "pone un valor en su entrada y compara la salida con  \n"
#~ "el valor esperado.  \n"
#~ "Si todas las pruebas de la tabla son correctas, se emite  \n"
#~ "un pulso por done y se muestra la secuencia de éxito en los LEDs  \n"
#~ "En cualquier otro caso, aparece un pulso por el pin error y  \n"
#~ "todos los LEDs parpadean a la vez"

#~ msgid "## Start the Checking"
#~ msgstr "## Comenzar la comprobación"

#~ msgid ""
#~ "##  Show Results\n"
#~ "\n"
#~ "Display an animation on the LEDS  \n"
#~ "depending on the TB result  \n"
#~ "It is stopped when a new checking is  \n"
#~ "started"
#~ msgstr ""
#~ "## Mostrar los resultados  \n"
#~ "\n"
#~ "Mostrar una animación en los LEDs  \n"
#~ "según el resultado del banco de pruebas  \n"
#~ "Se detiene al empezar una nueva  \n"
#~ "comprobación"

#~ msgid ""
#~ "## Testbench  \n"
#~ "\n"
#~ "Generate data for the input  \n"
#~ "of the D Flip-Flop and read its  \n"
#~ "output"
#~ msgstr ""
#~ "## Banco de pruebas  \n"
#~ "\n"
#~ "Generar los datos para la  \n"
#~ "entrada del biestable D y  \n"
#~ "leer su salida"

#~ msgid ""
#~ "Bits sent to the  \n"
#~ "D Flip-Flops"
#~ msgstr ""
#~ "Bits enviados  \n"
#~ "al biestable D"

#~ msgid ""
#~ "Response from the  \n"
#~ "D Flip-Flop"
#~ msgstr ""
#~ "Respuesta del  \n"
#~ "Biestable D"

#~ msgid ""
#~ "## Input data\n"
#~ "\n"
#~ "1-period pulse generated manually  \n"
#~ "(by pressing the button)"
#~ msgstr ""
#~ "## Datos de entrada\n"
#~ "\n"
#~ "Pulse de 1 periodo (tic) generado manualmente  \n"
#~ "(Presionando el pulsador)"

#~ msgid "## Logic analyzer"
#~ msgstr "## Analizador lógico"

#~ msgid "Trigger condition: pulse in d"
#~ msgstr "Condición de disparo: pulso en d"

#~ msgid "2 channel adaptor"
#~ msgstr "adaptador de 2 canales"

#~ msgid ""
#~ "Data being measured:  \n"
#~ "* Channel 1: Output (q)\n"
#~ "* Channel 0: Input (d)"
#~ msgstr ""
#~ "Datos a medir:  \n"
#~ "* Canal 1: Salida (q)  \n"
#~ "* Canal 0: Entrada (d)"

#~ msgid ""
#~ "# D Flip-Flop: Manual testing with Logic Analyzer\n"
#~ "\n"
#~ "When the button sw1 is pressed, a 1-period pulse  \n"
#~ "is written to the Flip-flop input (d). Also, the  \n"
#~ "logic analyzer is trigger  \n"
#~ "\n"
#~ "The same pulse should be seen on the q output, but  \n"
#~ "one cycle later"
#~ msgstr ""
#~ "# Biestable D: Prueba manual con el analizador lógico\n"
#~ "\n"
#~ "Cuando se aprieta sw1, se produce un pulse de 1 periodo  \n"
#~ "de duración (tic) en la entrada del biestable. Se arranca  \n"
#~ "la captura del analizador lógico  \n"
#~ "\n"
#~ "El mismo pulse se debe observar en la salida q, pero  \n"
#~ "retrasada un ciclo"

#~ msgid "House"
#~ msgstr "Casaaaaaaa"
