/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1246-861
+ date
Fri Jun 16 18:48:07 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1686941287
+ CACTUS_STARTTIME=1686941287
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jun 16 2023 (18:40:26)
Run date:          Jun 16 2023 (18:48:08+0000)
Run host:          fv-az1246-861.3fupbhui42nuzlzocbxrac3k4c.jx.internal.cloudapp.net (pid=100736)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1246-861
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110608KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b08bc94b-ac8f-aa44-aa92-33a4bc556e9b, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1039-azure, OSVersion="#46-Ubuntu SMP Mon May 22 15:18:07 UTC 2023", HostName=fv-az1246-861, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110608KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160425 sec
      iterations=10000000... time=0.0160634 sec
      iterations=100000000... time=0.161002 sec
      iterations=700000000... time=1.12446 sec
      iterations=700000000... time=1.12463 sec
      result: -8101.15 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358332 sec
      iterations=10000000... time=0.0357887 sec
      iterations=100000000... time=0.358673 sec
      iterations=300000000... time=1.07683 sec
      result: 8.91509 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0022246 sec
      iterations=10000000... time=0.0219583 sec
      iterations=100000000... time=0.220063 sec
      iterations=500000000... time=1.09713 sec
      result: 7.29174 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161315 sec
      iterations=10000... time=0.00160455 sec
      iterations=100000... time=0.0160796 sec
      iterations=1000000... time=0.160714 sec
      iterations=7000000... time=1.12487 sec
      result: 1.60696 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000730066 sec
      iterations=10000... time=0.00712054 sec
      iterations=100000... time=0.0708908 sec
      iterations=1000000... time=0.709387 sec
      iterations=2000000... time=1.41839 sec
      result: 7.09196 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=3.7404e-05 sec
      iterations=1000... time=0.000371834 sec
      iterations=10000... time=0.00372944 sec
      iterations=100000... time=0.037254 sec
      iterations=1000000... time=0.372177 sec
      iterations=3000000... time=1.11678 sec
      result: 66.0184 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1402e-05 sec
      iterations=10... time=0.000199418 sec
      iterations=100... time=0.00198418 sec
      iterations=1000... time=0.0202435 sec
      iterations=10000... time=0.19883 sec
      iterations=60000... time=1.1924 sec
      result: 39.5721 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=3.2502e-05 sec
      iterations=100000... time=0.000321129 sec
      iterations=1000000... time=0.00321579 sec
      iterations=10000000... time=0.0321226 sec
      iterations=100000000... time=0.3214 sec
      iterations=300000000... time=0.964286 sec
      iterations=600000000... time=1.92861 sec
      result: 0.401793 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2102e-05 sec
      iterations=10000... time=0.000193217 sec
      iterations=100000... time=0.00187487 sec
      iterations=1000000... time=0.0188588 sec
      iterations=10000000... time=0.188427 sec
      iterations=60000000... time=1.13026 sec
      result: 2.3547 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=7.3e-06 sec
      iterations=100... time=2.1702e-05 sec
      iterations=1000... time=0.000179616 sec
      iterations=10000... time=0.00179276 sec
      iterations=100000... time=0.0179519 sec
      iterations=1000000... time=0.179634 sec
      iterations=6000000... time=1.07987 sec
      result: 136.55 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.7703e-05 sec
      iterations=10... time=0.000282726 sec
      iterations=100... time=0.00282295 sec
      iterations=1000... time=0.027912 sec
      iterations=10000... time=0.263409 sec
      iterations=40000... time=0.923189 sec
      iterations=80000... time=1.63357 sec
      result: 38.5135 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.7001e-05 sec
      iterations=10... time=0.000239922 sec
      iterations=100... time=0.00243182 sec
      iterations=1000... time=0.0244013 sec
      iterations=10000... time=0.244699 sec
      iterations=40000... time=0.980464 sec
      iterations=80000... time=1.9584 sec
      result: 0.0705883 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000211419 sec
      iterations=10... time=0.00199858 sec
      iterations=100... time=0.0198422 sec
      iterations=1000... time=0.197413 sec
      iterations=6000... time=1.18429 sec
      result: 0.256625 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00475663 sec
      iterations=10... time=0.0480359 sec
      iterations=100... time=0.469457 sec
      iterations=200... time=0.949412 sec
      iterations=400... time=1.93377 sec
      result: 0.366447 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160629 sec
      iterations=10000000... time=0.0161073 sec
      iterations=100000000... time=0.161174 sec
      iterations=700000000... time=1.12916 sec
      iterations=700000000... time=1.12875 sec
      result: 3419.26 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361708 sec
      iterations=10000000... time=0.0359157 sec
      iterations=100000000... time=0.359191 sec
      iterations=300000000... time=1.07802 sec
      result: 8.90517 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221785 sec
      iterations=10000000... time=0.0219843 sec
      iterations=100000000... time=0.219996 sec
      iterations=500000000... time=1.09917 sec
      result: 7.27822 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161665 sec
      iterations=10000... time=0.0016117 sec
      iterations=100000... time=0.0160876 sec
      iterations=1000000... time=0.160828 sec
      iterations=7000000... time=1.12942 sec
      result: 1.61346 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000760968 sec
      iterations=10000... time=0.00734407 sec
      iterations=100000... time=0.0738248 sec
      iterations=1000000... time=0.733474 sec
      iterations=2000000... time=1.47269 sec
      result: 7.36343 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.73035e-05 sec
      iterations=1000... time=0.000371934 sec
      iterations=10000... time=0.00375799 sec
      iterations=100000... time=0.0373403 sec
      iterations=1000000... time=0.372924 sec
      iterations=3000000... time=1.11903 sec
      result: 65.8859 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.1052e-05 sec
      iterations=10... time=0.000200017 sec
      iterations=100... time=0.00199148 sec
      iterations=1000... time=0.0203617 sec
      iterations=10000... time=0.200644 sec
      iterations=50000... time=1.00258 sec
      result: 39.2202 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5.9005e-06 sec
      iterations=10000... time=4.5154e-05 sec
      iterations=100000... time=0.00044904 sec
      iterations=1000000... time=0.00452321 sec
      iterations=10000000... time=0.033102 sec
      iterations=100000000... time=0.321764 sec
      iterations=300000000... time=0.968354 sec
      iterations=600000000... time=1.93351 sec
      result: 0.402814 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.68535e-05 sec
      iterations=10000... time=0.000186267 sec
      iterations=100000... time=0.00183442 sec
      iterations=1000000... time=0.0181077 sec
      iterations=10000000... time=0.180734 sec
      iterations=60000000... time=1.08495 sec
      result: 2.26032 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=2.901e-06 sec
      iterations=100... time=2.56025e-05 sec
      iterations=1000... time=0.000291126 sec
      iterations=10000... time=0.00253373 sec
      iterations=100000... time=0.0187204 sec
      iterations=1000000... time=0.183399 sec
      iterations=6000000... time=1.09912 sec
      result: 134.158 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.57525e-05 sec
      iterations=10... time=0.000374684 sec
      iterations=100... time=0.00395646 sec
      iterations=1000... time=0.0320223 sec
      iterations=10000... time=0.25372 sec
      iterations=40000... time=0.883583 sec
      iterations=80000... time=1.65791 sec
      result: 37.9481 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.35e-06 sec
      iterations=10... time=4.73045e-05 sec
      iterations=100... time=0.000384385 sec
      iterations=1000... time=0.00348872 sec
      iterations=10000... time=0.0322385 sec
      iterations=100000... time=0.334174 sec
      iterations=300000... time=0.932666 sec
      iterations=600000... time=1.86883 sec
      result: 0.23405 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.2553e-05 sec
      iterations=10... time=0.000305278 sec
      iterations=100... time=0.00305633 sec
      iterations=1000... time=0.0304461 sec
      iterations=10000... time=0.305112 sec
      iterations=40000... time=1.22501 sec
      result: 0.796367 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00119351 sec
      iterations=10... time=0.0112626 sec
      iterations=100... time=0.113232 sec
      iterations=1000... time=1.12797 sec
      result: 1.57057 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Jun 16 18:49:09 UTC 2023
+ echo Done.
Done.
  Elapsed time: 61.9 s
