Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  4 21:19:04 2020
| Host         : ZACHKRUEGERD104 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.572        0.000                      0                  812        0.012        0.000                      0                  812        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         31.572        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       31.580        0.000                      0                  812        0.225        0.000                      0                  812       21.634        0.000                       0                   273  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         31.572        0.000                      0                  812        0.012        0.000                      0                  812  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       31.572        0.000                      0                  812        0.012        0.000                      0                  812  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.572ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 7.467ns (62.267%)  route 4.525ns (37.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.762    11.114    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                 31.572    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 7.225ns (60.771%)  route 4.664ns (39.229%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.315    11.017    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.576    43.364    
                         clock uncertainty           -0.213    43.151    
    DSP48_X1Y29          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.789    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.789    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 7.378ns (62.832%)  route 4.364ns (37.168%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.352 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.455     9.808    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301    10.109 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.756    10.865    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 7.225ns (61.410%)  route 4.540ns (38.590%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 42.791 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.191    10.894    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.519    42.791    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.576    43.367    
                         clock uncertainty           -0.213    43.154    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.792    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.941ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 7.318ns (62.902%)  route 4.316ns (37.098%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.394 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.454     9.848    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.306    10.154 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.618    10.772    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 31.941    

Slack (MET) :             31.985ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 7.184ns (62.046%)  route 4.395ns (37.954%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.158 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.433     9.591    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301     9.892 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.809    10.701    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 31.985    

Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.467ns (63.079%)  route 4.371ns (36.921%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 42.699 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.607    10.960    m_vc/unamedDSP__4_i_3_n_0
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.427    42.699    m_vc/clk
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/C
                         clock pessimism              0.562    43.260    
                         clock uncertainty           -0.213    43.047    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.081    42.966    m_vc/data_reg[1][46]
  -------------------------------------------------------------------
                         required time                         42.966    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 32.006    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 7.329ns (62.351%)  route 4.425ns (37.649%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.718 r  m_vc/unamedDSP_i_22/O[1]
                         net (fo=1, routed)           0.800     9.518    m_vc/unamedDSP_i_22_n_6
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306     9.824 r  m_vc/unamedDSP_i_11/O
                         net (fo=2, routed)           1.068    10.892    m_vc/unamedDSP_i_11_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.081    42.976    m_vc/data_reg[0][38]
  -------------------------------------------------------------------
                         required time                         42.976    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 7.229ns (62.924%)  route 4.259ns (37.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.310 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.496     9.806    m_vc/unamedDSP_i_20_n_5
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.301    10.107 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.519    10.626    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 7.331ns (62.474%)  route 4.404ns (37.526%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.512 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.512    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.731 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.666     9.397    m_vc/unamedDSP_i_21_n_7
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.295     9.692 r  m_vc/unamedDSP_i_8/O
                         net (fo=2, routed)           1.180    10.872    m_vc/unamedDSP_i_8_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.058    42.999    m_vc/data_reg[0][41]
  -------------------------------------------------------------------
                         required time                         42.999    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                 32.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X52Y74         FDRE                                         r  m_i2s2/tx_data_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_l_reg[11]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_l_reg_n_0_[11]
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.510    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X54Y75         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.107    -0.510    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.332    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.290 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.522    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  m_i2s2/tx_data_l_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.331    m_i2s2/tx_data_l_shift_reg_n_0_[16]
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.042    -0.289 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.523    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.330    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.522    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.553    -0.628    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.301    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.043    -0.258 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.243    -0.628    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.131    -0.497    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.554    -0.627    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.300    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.043    -0.257 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.131    -0.496    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.318    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.820    -0.870    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.070    -0.559    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.625    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.298    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.121    -0.504    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/rx_axis_m_last_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_axis_m_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.623    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  m_i2s2/rx_axis_m_last_reg/Q
                         net (fo=30, routed)          0.175    -0.284    m_i2s2/rx_axis_m_last
    SLICE_X56Y69         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  m_i2s2/rx_axis_m_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.241    m_i2s2/rx_axis_m_valid_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.865    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
                         clock pessimism              0.242    -0.623    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.131    -0.492    m_i2s2/rx_axis_m_valid_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X56Y73     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X56Y73     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y73     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y73     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y61     m_vc/data_reg[0][35]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y63     m_vc/data_reg[0][46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y73     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y73     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y75     m_i2s2/din_sync_shift_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 7.467ns (62.267%)  route 4.525ns (37.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.762    11.114    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.205    43.145    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.695    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.695    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.779ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 7.225ns (60.771%)  route 4.664ns (39.229%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.315    11.017    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.576    43.364    
                         clock uncertainty           -0.205    43.159    
    DSP48_X1Y29          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.797    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.797    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 31.779    

Slack (MET) :             31.830ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 7.378ns (62.832%)  route 4.364ns (37.168%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.352 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.455     9.808    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301    10.109 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.756    10.865    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.205    43.145    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.695    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.695    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 31.830    

Slack (MET) :             31.906ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 7.225ns (61.410%)  route 4.540ns (38.590%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 42.791 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.191    10.894    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.519    42.791    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.576    43.367    
                         clock uncertainty           -0.205    43.162    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.800    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.800    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                 31.906    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 7.318ns (62.902%)  route 4.316ns (37.098%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.394 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.454     9.848    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.306    10.154 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.618    10.772    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.205    43.171    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.721    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.721    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 31.949    

Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 7.184ns (62.046%)  route 4.395ns (37.954%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.158 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.433     9.591    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301     9.892 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.809    10.701    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.205    43.145    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.695    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.695    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.467ns (63.079%)  route 4.371ns (36.921%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 42.699 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.607    10.960    m_vc/unamedDSP__4_i_3_n_0
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.427    42.699    m_vc/clk
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/C
                         clock pessimism              0.562    43.260    
                         clock uncertainty           -0.205    43.055    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.081    42.974    m_vc/data_reg[1][46]
  -------------------------------------------------------------------
                         required time                         42.974    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 32.014    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 7.329ns (62.351%)  route 4.425ns (37.649%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.718 r  m_vc/unamedDSP_i_22/O[1]
                         net (fo=1, routed)           0.800     9.518    m_vc/unamedDSP_i_22_n_6
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306     9.824 r  m_vc/unamedDSP_i_11/O
                         net (fo=2, routed)           1.068    10.892    m_vc/unamedDSP_i_11_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.205    43.065    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.081    42.984    m_vc/data_reg[0][38]
  -------------------------------------------------------------------
                         required time                         42.984    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.095ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 7.229ns (62.924%)  route 4.259ns (37.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.310 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.496     9.806    m_vc/unamedDSP_i_20_n_5
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.301    10.107 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.519    10.626    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.205    43.171    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.721    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.721    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 32.095    

Slack (MET) :             32.135ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 7.331ns (62.474%)  route 4.404ns (37.526%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.512 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.512    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.731 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.666     9.397    m_vc/unamedDSP_i_21_n_7
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.295     9.692 r  m_vc/unamedDSP_i_8/O
                         net (fo=2, routed)           1.180    10.872    m_vc/unamedDSP_i_8_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.205    43.065    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.058    43.007    m_vc/data_reg[0][41]
  -------------------------------------------------------------------
                         required time                         43.007    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                 32.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X52Y74         FDRE                                         r  m_i2s2/tx_data_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_l_reg[11]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_l_reg_n_0_[11]
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.510    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X54Y75         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.107    -0.510    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.332    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.290 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.522    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  m_i2s2/tx_data_l_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.331    m_i2s2/tx_data_l_shift_reg_n_0_[16]
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.042    -0.289 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.523    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.330    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.522    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.553    -0.628    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.301    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.043    -0.258 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.243    -0.628    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.131    -0.497    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.554    -0.627    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.300    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.043    -0.257 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.131    -0.496    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.318    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.820    -0.870    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.070    -0.559    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.625    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.298    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.121    -0.504    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 m_i2s2/rx_axis_m_last_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_axis_m_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.623    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  m_i2s2/rx_axis_m_last_reg/Q
                         net (fo=30, routed)          0.175    -0.284    m_i2s2/rx_axis_m_last
    SLICE_X56Y69         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  m_i2s2/rx_axis_m_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.241    m_i2s2/rx_axis_m_valid_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.865    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
                         clock pessimism              0.242    -0.623    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.131    -0.492    m_i2s2/rx_axis_m_valid_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X56Y73     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y74     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X56Y73     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y73     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X57Y73     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y61     m_vc/data_reg[0][35]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y64     m_vc/data_reg[0][36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y64     m_vc/data_reg[0][41]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X55Y63     m_vc/data_reg[0][46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y74     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y73     m_i2s2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X57Y73     m_i2s2/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X56Y73     m_i2s2/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y75     m_i2s2/din_sync_shift_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.572ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 7.467ns (62.267%)  route 4.525ns (37.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.762    11.114    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                 31.572    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 7.225ns (60.771%)  route 4.664ns (39.229%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.315    11.017    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.576    43.364    
                         clock uncertainty           -0.213    43.151    
    DSP48_X1Y29          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.789    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.789    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 7.378ns (62.832%)  route 4.364ns (37.168%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.352 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.455     9.808    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301    10.109 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.756    10.865    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 7.225ns (61.410%)  route 4.540ns (38.590%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 42.791 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.191    10.894    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.519    42.791    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.576    43.367    
                         clock uncertainty           -0.213    43.154    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.792    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.941ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 7.318ns (62.902%)  route 4.316ns (37.098%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.394 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.454     9.848    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.306    10.154 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.618    10.772    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 31.941    

Slack (MET) :             31.985ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 7.184ns (62.046%)  route 4.395ns (37.954%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.158 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.433     9.591    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301     9.892 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.809    10.701    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 31.985    

Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.467ns (63.079%)  route 4.371ns (36.921%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 42.699 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.607    10.960    m_vc/unamedDSP__4_i_3_n_0
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.427    42.699    m_vc/clk
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/C
                         clock pessimism              0.562    43.260    
                         clock uncertainty           -0.213    43.047    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.081    42.966    m_vc/data_reg[1][46]
  -------------------------------------------------------------------
                         required time                         42.966    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 32.006    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 7.329ns (62.351%)  route 4.425ns (37.649%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.718 r  m_vc/unamedDSP_i_22/O[1]
                         net (fo=1, routed)           0.800     9.518    m_vc/unamedDSP_i_22_n_6
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306     9.824 r  m_vc/unamedDSP_i_11/O
                         net (fo=2, routed)           1.068    10.892    m_vc/unamedDSP_i_11_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.081    42.976    m_vc/data_reg[0][38]
  -------------------------------------------------------------------
                         required time                         42.976    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 7.229ns (62.924%)  route 4.259ns (37.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.310 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.496     9.806    m_vc/unamedDSP_i_20_n_5
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.301    10.107 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.519    10.626    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 7.331ns (62.474%)  route 4.404ns (37.526%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.512 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.512    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.731 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.666     9.397    m_vc/unamedDSP_i_21_n_7
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.295     9.692 r  m_vc/unamedDSP_i_8/O
                         net (fo=2, routed)           1.180    10.872    m_vc/unamedDSP_i_8_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.058    42.999    m_vc/data_reg[0][41]
  -------------------------------------------------------------------
                         required time                         42.999    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                 32.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X52Y74         FDRE                                         r  m_i2s2/tx_data_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_l_reg[11]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_l_reg_n_0_[11]
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.213    -0.404    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.297    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X54Y75         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.213    -0.404    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.107    -0.297    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.332    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.290 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.309    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  m_i2s2/tx_data_l_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.331    m_i2s2/tx_data_l_shift_reg_n_0_[16]
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.042    -0.289 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.213    -0.417    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.310    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.330    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.309    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.553    -0.628    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.301    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.043    -0.258 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.243    -0.628    
                         clock uncertainty            0.213    -0.415    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.131    -0.284    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.554    -0.627    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.300    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.043    -0.257 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.213    -0.414    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.131    -0.283    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.318    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.820    -0.870    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.070    -0.346    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.625    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.298    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.213    -0.412    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.121    -0.291    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/rx_axis_m_last_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_axis_m_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.623    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  m_i2s2/rx_axis_m_last_reg/Q
                         net (fo=30, routed)          0.175    -0.284    m_i2s2/rx_axis_m_last
    SLICE_X56Y69         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  m_i2s2/rx_axis_m_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.241    m_i2s2/rx_axis_m_valid_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.865    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.213    -0.410    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.131    -0.279    m_i2s2/rx_axis_m_valid_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.572ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 7.467ns (62.267%)  route 4.525ns (37.733%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.762    11.114    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                 31.572    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__6/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 7.225ns (60.771%)  route 4.664ns (39.229%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.315    11.017    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y29          DSP48E1                                      r  m_vc/unamedDSP__6/CLK
                         clock pessimism              0.576    43.364    
                         clock uncertainty           -0.213    43.151    
    DSP48_X1Y29          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.789    m_vc/unamedDSP__6
  -------------------------------------------------------------------
                         required time                         42.789    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.822ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 7.378ns (62.832%)  route 4.364ns (37.168%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.352 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.455     9.808    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301    10.109 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.756    10.865    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 31.822    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 7.225ns (61.410%)  route 4.540ns (38.590%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 42.791 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.641    -0.871    m_vc/clk
    DSP48_X1Y26          DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.138 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.181     4.319    m_vc/unamedDSP__7_n_58
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     6.139 r  m_vc/unamedDSP__8/P[0]
                         net (fo=2, routed)           1.340     7.479    m_vc/unamedDSP__8_n_105
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124     7.603 r  m_vc/unamedDSP__5_i_31/O
                         net (fo=1, routed)           0.000     7.603    m_vc/unamedDSP__5_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.136 r  m_vc/unamedDSP__5_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.136    m_vc/unamedDSP__5_i_20_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.253 r  m_vc/unamedDSP__5_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.253    m_vc/unamedDSP__5_i_19_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.568 r  m_vc/unamedDSP__5_i_18/O[3]
                         net (fo=1, routed)           0.828     9.396    m_vc/unamedDSP__5_i_18_n_4
    SLICE_X53Y70         LUT4 (Prop_lut4_I3_O)        0.307     9.703 r  m_vc/unamedDSP__5_i_2/O
                         net (fo=3, routed)           1.191    10.894    m_vc/unamedDSP__5_i_2_n_0
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.519    42.791    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
                         clock pessimism              0.576    43.367    
                         clock uncertainty           -0.213    43.154    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    42.792    m_vc/unamedDSP__5
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.941ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 7.318ns (62.902%)  route 4.316ns (37.098%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.394 r  m_vc/unamedDSP_i_20/O[1]
                         net (fo=1, routed)           0.454     9.848    m_vc/unamedDSP_i_20_n_6
    SLICE_X55Y62         LUT4 (Prop_lut4_I3_O)        0.306    10.154 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.618    10.772    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                 31.941    

Slack (MET) :             31.985ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 7.184ns (62.046%)  route 4.395ns (37.954%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 42.788 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.158 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.433     9.591    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y73         LUT4 (Prop_lut4_I3_O)        0.301     9.892 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.809    10.701    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.516    42.788    m_vc/clk
    DSP48_X1Y30          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.562    43.350    
                         clock uncertainty           -0.213    43.137    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.687    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.687    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 31.985    

Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][46]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 7.467ns (63.079%)  route 4.371ns (36.921%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 42.699 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.635    -0.877    m_vc/clk
    DSP48_X1Y28          DSP48E1                                      r  m_vc/unamedDSP__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.132 r  m_vc/unamedDSP__5/P[47]
                         net (fo=18, routed)          1.326     4.457    m_vc/unamedDSP__5_n_58
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820     6.277 r  m_vc/unamedDSP__6/P[2]
                         net (fo=2, routed)           1.337     7.615    m_vc/unamedDSP__6_n_103
    SLICE_X54Y73         LUT3 (Prop_lut3_I1_O)        0.148     7.763 r  m_vc/unamedDSP__4_i_27/O
                         net (fo=2, routed)           0.490     8.252    m_vc/unamedDSP__4_i_27_n_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.328     8.580 r  m_vc/unamedDSP__4_i_31/O
                         net (fo=1, routed)           0.000     8.580    m_vc/unamedDSP__4_i_31_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.113 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.113    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.436 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.611    10.047    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.306    10.353 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.607    10.960    m_vc/unamedDSP__4_i_3_n_0
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.427    42.699    m_vc/clk
    SLICE_X55Y76         FDRE                                         r  m_vc/data_reg[1][46]/C
                         clock pessimism              0.562    43.260    
                         clock uncertainty           -0.213    43.047    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.081    42.966    m_vc/data_reg[1][46]
  -------------------------------------------------------------------
                         required time                         42.966    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 32.006    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 7.329ns (62.351%)  route 4.425ns (37.649%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.718 r  m_vc/unamedDSP_i_22/O[1]
                         net (fo=1, routed)           0.800     9.518    m_vc/unamedDSP_i_22_n_6
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.306     9.824 r  m_vc/unamedDSP_i_11/O
                         net (fo=2, routed)           1.068    10.892    m_vc/unamedDSP_i_11_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][38]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.081    42.976    m_vc/data_reg[0][38]
  -------------------------------------------------------------------
                         required time                         42.976    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 7.229ns (62.924%)  route 4.259ns (37.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 42.800 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.336     7.503    m_vc/unamedDSP__3_n_84
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.153     7.656 r  m_vc/unamedDSP_i_29/O
                         net (fo=2, routed)           0.708     8.364    m_vc/unamedDSP_i_29_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I3_O)        0.331     8.695 r  m_vc/unamedDSP_i_33/O
                         net (fo=1, routed)           0.000     8.695    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.071 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.071    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.310 r  m_vc/unamedDSP_i_20/O[2]
                         net (fo=1, routed)           0.496     9.806    m_vc/unamedDSP_i_20_n_5
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.301    10.107 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.519    10.626    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.528    42.800    m_vc/clk
    DSP48_X1Y24          DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.576    43.376    
                         clock uncertainty           -0.213    43.163    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.713    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         42.713    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 7.331ns (62.474%)  route 4.404ns (37.526%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 42.709 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.650    -0.862    m_vc/clk
    DSP48_X1Y20          DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.147 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.200     4.347    m_vc/unamedDSP__2_n_58
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_P[3])
                                                      1.820     6.167 r  m_vc/unamedDSP__3/P[3]
                         net (fo=2, routed)           1.357     7.524    m_vc/unamedDSP__3_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.648 r  m_vc/unamedDSP__0_i_28/O
                         net (fo=1, routed)           0.000     7.648    m_vc/unamedDSP__0_i_28_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.161 r  m_vc/unamedDSP__0_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.161    m_vc/unamedDSP__0_i_19_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.278 r  m_vc/unamedDSP__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.278    m_vc/unamedDSP__0_i_18_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.395 r  m_vc/unamedDSP_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.395    m_vc/unamedDSP_i_23_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.512 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.512    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.731 r  m_vc/unamedDSP_i_21/O[0]
                         net (fo=1, routed)           0.666     9.397    m_vc/unamedDSP_i_21_n_7
    SLICE_X55Y60         LUT4 (Prop_lut4_I3_O)        0.295     9.692 r  m_vc/unamedDSP_i_8/O
                         net (fo=2, routed)           1.180    10.872    m_vc/unamedDSP_i_8_n_0
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    W5                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.655 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.817    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    39.600 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.181    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.272 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         1.437    42.709    m_vc/clk
    SLICE_X53Y64         FDRE                                         r  m_vc/data_reg[0][41]/C
                         clock pessimism              0.562    43.270    
                         clock uncertainty           -0.213    43.057    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.058    42.999    m_vc/data_reg[0][41]
  -------------------------------------------------------------------
                         required time                         42.999    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                 32.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X52Y74         FDRE                                         r  m_i2s2/tx_data_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_l_reg[11]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_l_reg_n_0_[11]
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_l_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_l_shift[11]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[11]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.213    -0.404    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.297    m_i2s2/tx_data_l_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X54Y75         FDRE                                         r  m_i2s2/tx_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  m_i2s2/tx_data_r_reg[19]/Q
                         net (fo=1, routed)           0.135    -0.331    m_i2s2/tx_data_r_reg_n_0_[19]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.046    -0.285 r  m_i2s2/tx_data_r_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    m_i2s2/tx_data_r_shift[19]_i_1_n_0
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X55Y75         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[19]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.213    -0.404    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.107    -0.297    m_i2s2/tx_data_r_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.332    m_i2s2/tx_data_r_shift_reg_n_0_[10]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.290 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.309    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.551    -0.630    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  m_i2s2/tx_data_l_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.331    m_i2s2/tx_data_l_shift_reg_n_0_[16]
    SLICE_X53Y74         LUT3 (Prop_lut3_I2_O)        0.042    -0.289 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X53Y74         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.213    -0.417    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.107    -0.310    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_i2s2/tx_data_r_shift_reg[16]/Q
                         net (fo=1, routed)           0.158    -0.330    m_i2s2/tx_data_r_shift_reg_n_0_[16]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.042    -0.288 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.819    -0.870    m_i2s2/axis_clk
    SLICE_X51Y73         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107    -0.309    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.553    -0.628    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  m_i2s2/tx_data_l_shift_reg[22]/Q
                         net (fo=1, routed)           0.163    -0.301    m_i2s2/tx_data_l_shift_reg_n_0_[22]
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.043    -0.258 r  m_i2s2/tx_data_l_shift[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    m_i2s2/tx_data_l_shift[23]_i_2_n_0
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.818    -0.871    m_i2s2/axis_clk
    SLICE_X56Y75         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[23]/C
                         clock pessimism              0.243    -0.628    
                         clock uncertainty            0.213    -0.415    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.131    -0.284    m_i2s2/tx_data_l_shift_reg[23]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.554    -0.627    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  m_i2s2/tx_data_r_shift_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.300    m_i2s2/tx_data_r_shift_reg_n_0_[8]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.043    -0.257 r  m_i2s2/tx_data_r_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    m_i2s2/tx_data_r_shift[9]_i_1_n_0
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X52Y71         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[9]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.213    -0.414    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.131    -0.283    m_i2s2/tx_data_r_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 m_vc/sw_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/sw_sync_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.552    -0.629    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  m_vc/sw_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.170    -0.318    m_vc/sw_sync_r_reg_n_0_[0][0]
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.820    -0.870    m_vc/clk
    SLICE_X47Y71         FDRE                                         r  m_vc/sw_sync_r_reg[1][0]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.213    -0.416    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.070    -0.346    m_vc/sw_sync_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.556    -0.625    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  m_i2s2/tx_data_l_shift_reg[2]/Q
                         net (fo=1, routed)           0.163    -0.298    m_i2s2/tx_data_l_shift_reg_n_0_[2]
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.253 r  m_i2s2/tx_data_l_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    m_i2s2/tx_data_l_shift[3]_i_1_n_0
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.822    -0.867    m_i2s2/axis_clk
    SLICE_X56Y71         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[3]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.213    -0.412    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.121    -0.291    m_i2s2/tx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m_i2s2/rx_axis_m_last_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_axis_m_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.558    -0.623    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  m_i2s2/rx_axis_m_last_reg/Q
                         net (fo=30, routed)          0.175    -0.284    m_i2s2/rx_axis_m_last
    SLICE_X56Y69         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  m_i2s2/rx_axis_m_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.241    m_i2s2/rx_axis_m_valid_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  m_clk/inst/clkout1_buf/O
                         net (fo=283, routed)         0.824    -0.865    m_i2s2/axis_clk
    SLICE_X56Y69         FDRE                                         r  m_i2s2/rx_axis_m_valid_reg/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.213    -0.410    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.131    -0.279    m_i2s2/rx_axis_m_valid_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.038    





