// Seed: 2018227967
module module_0 (
    output wand id_0
    , id_3,
    output wor  id_1
);
  always_comb {id_3, 1, id_3, 1, id_3, 1, 1'b0, 1} <= 1 - id_3;
  for (id_4 = {(id_4), 1'h0 || 1 * 1, id_3}; id_4; id_1 = 1) initial $display;
  id_5 :
  assert property (@(posedge id_5) ~"") begin
    $display;
    $display(id_3 + id_3);
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2
);
  tri1 id_4 = 1;
  id_5 :
  assert property (@(posedge 1) id_4) id_4 = 1;
  assign id_4 = 1;
  tri  id_6, id_7 = id_5;
  tri1 id_8;
  assign {~id_8, 1, id_1, id_7, 1} = 1;
  id_9(
      .id_0(id_10 <-> id_10), .id_1(1), .id_2(1), .id_3(id_1), .id_4(id_2 - id_1)
  ); module_0(
      id_4, id_4
  );
endmodule
