
011Mutex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e98  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08007068  08007068  00017068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071b8  080071b8  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080071b8  080071b8  000171b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071c0  080071c0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071c0  080071c0  000171c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071c4  080071c4  000171c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080071c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000144bc  20000080  08007248  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001453c  08007248  0002453c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b26  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003420  00000000  00000000  00039bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  0003cff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  0003e098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002443d  00000000  00000000  0003efe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013af9  00000000  00000000  0006341d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d923f  00000000  00000000  00076f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00150155  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000476c  00000000  00000000  001501a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007050 	.word	0x08007050

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08007050 	.word	0x08007050

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20014484 	.word	0x20014484

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr
	...

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_uldivmod>:
 8000360:	b953      	cbnz	r3, 8000378 <__aeabi_uldivmod+0x18>
 8000362:	b94a      	cbnz	r2, 8000378 <__aeabi_uldivmod+0x18>
 8000364:	2900      	cmp	r1, #0
 8000366:	bf08      	it	eq
 8000368:	2800      	cmpeq	r0, #0
 800036a:	bf1c      	itt	ne
 800036c:	f04f 31ff 	movne.w	r1, #4294967295
 8000370:	f04f 30ff 	movne.w	r0, #4294967295
 8000374:	f000 b96e 	b.w	8000654 <__aeabi_idiv0>
 8000378:	f1ad 0c08 	sub.w	ip, sp, #8
 800037c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000380:	f000 f806 	bl	8000390 <__udivmoddi4>
 8000384:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038c:	b004      	add	sp, #16
 800038e:	4770      	bx	lr

08000390 <__udivmoddi4>:
 8000390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000394:	9d08      	ldr	r5, [sp, #32]
 8000396:	4604      	mov	r4, r0
 8000398:	468c      	mov	ip, r1
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8083 	bne.w	80004a6 <__udivmoddi4+0x116>
 80003a0:	428a      	cmp	r2, r1
 80003a2:	4617      	mov	r7, r2
 80003a4:	d947      	bls.n	8000436 <__udivmoddi4+0xa6>
 80003a6:	fab2 f282 	clz	r2, r2
 80003aa:	b142      	cbz	r2, 80003be <__udivmoddi4+0x2e>
 80003ac:	f1c2 0020 	rsb	r0, r2, #32
 80003b0:	fa24 f000 	lsr.w	r0, r4, r0
 80003b4:	4091      	lsls	r1, r2
 80003b6:	4097      	lsls	r7, r2
 80003b8:	ea40 0c01 	orr.w	ip, r0, r1
 80003bc:	4094      	lsls	r4, r2
 80003be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fbbc f6f8 	udiv	r6, ip, r8
 80003c8:	fa1f fe87 	uxth.w	lr, r7
 80003cc:	fb08 c116 	mls	r1, r8, r6, ip
 80003d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003d4:	fb06 f10e 	mul.w	r1, r6, lr
 80003d8:	4299      	cmp	r1, r3
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x60>
 80003dc:	18fb      	adds	r3, r7, r3
 80003de:	f106 30ff 	add.w	r0, r6, #4294967295
 80003e2:	f080 8119 	bcs.w	8000618 <__udivmoddi4+0x288>
 80003e6:	4299      	cmp	r1, r3
 80003e8:	f240 8116 	bls.w	8000618 <__udivmoddi4+0x288>
 80003ec:	3e02      	subs	r6, #2
 80003ee:	443b      	add	r3, r7
 80003f0:	1a5b      	subs	r3, r3, r1
 80003f2:	b2a4      	uxth	r4, r4
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000400:	fb00 fe0e 	mul.w	lr, r0, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d909      	bls.n	800041c <__udivmoddi4+0x8c>
 8000408:	193c      	adds	r4, r7, r4
 800040a:	f100 33ff 	add.w	r3, r0, #4294967295
 800040e:	f080 8105 	bcs.w	800061c <__udivmoddi4+0x28c>
 8000412:	45a6      	cmp	lr, r4
 8000414:	f240 8102 	bls.w	800061c <__udivmoddi4+0x28c>
 8000418:	3802      	subs	r0, #2
 800041a:	443c      	add	r4, r7
 800041c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000420:	eba4 040e 	sub.w	r4, r4, lr
 8000424:	2600      	movs	r6, #0
 8000426:	b11d      	cbz	r5, 8000430 <__udivmoddi4+0xa0>
 8000428:	40d4      	lsrs	r4, r2
 800042a:	2300      	movs	r3, #0
 800042c:	e9c5 4300 	strd	r4, r3, [r5]
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	b902      	cbnz	r2, 800043a <__udivmoddi4+0xaa>
 8000438:	deff      	udf	#255	; 0xff
 800043a:	fab2 f282 	clz	r2, r2
 800043e:	2a00      	cmp	r2, #0
 8000440:	d150      	bne.n	80004e4 <__udivmoddi4+0x154>
 8000442:	1bcb      	subs	r3, r1, r7
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	fa1f f887 	uxth.w	r8, r7
 800044c:	2601      	movs	r6, #1
 800044e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000452:	0c21      	lsrs	r1, r4, #16
 8000454:	fb0e 331c 	mls	r3, lr, ip, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb08 f30c 	mul.w	r3, r8, ip
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0xe4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f10c 30ff 	add.w	r0, ip, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0xe2>
 800046c:	428b      	cmp	r3, r1
 800046e:	f200 80e9 	bhi.w	8000644 <__udivmoddi4+0x2b4>
 8000472:	4684      	mov	ip, r0
 8000474:	1ac9      	subs	r1, r1, r3
 8000476:	b2a3      	uxth	r3, r4
 8000478:	fbb1 f0fe 	udiv	r0, r1, lr
 800047c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000480:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000484:	fb08 f800 	mul.w	r8, r8, r0
 8000488:	45a0      	cmp	r8, r4
 800048a:	d907      	bls.n	800049c <__udivmoddi4+0x10c>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x10a>
 8000494:	45a0      	cmp	r8, r4
 8000496:	f200 80d9 	bhi.w	800064c <__udivmoddi4+0x2bc>
 800049a:	4618      	mov	r0, r3
 800049c:	eba4 0408 	sub.w	r4, r4, r8
 80004a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004a4:	e7bf      	b.n	8000426 <__udivmoddi4+0x96>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d909      	bls.n	80004be <__udivmoddi4+0x12e>
 80004aa:	2d00      	cmp	r5, #0
 80004ac:	f000 80b1 	beq.w	8000612 <__udivmoddi4+0x282>
 80004b0:	2600      	movs	r6, #0
 80004b2:	e9c5 0100 	strd	r0, r1, [r5]
 80004b6:	4630      	mov	r0, r6
 80004b8:	4631      	mov	r1, r6
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	fab3 f683 	clz	r6, r3
 80004c2:	2e00      	cmp	r6, #0
 80004c4:	d14a      	bne.n	800055c <__udivmoddi4+0x1cc>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d302      	bcc.n	80004d0 <__udivmoddi4+0x140>
 80004ca:	4282      	cmp	r2, r0
 80004cc:	f200 80b8 	bhi.w	8000640 <__udivmoddi4+0x2b0>
 80004d0:	1a84      	subs	r4, r0, r2
 80004d2:	eb61 0103 	sbc.w	r1, r1, r3
 80004d6:	2001      	movs	r0, #1
 80004d8:	468c      	mov	ip, r1
 80004da:	2d00      	cmp	r5, #0
 80004dc:	d0a8      	beq.n	8000430 <__udivmoddi4+0xa0>
 80004de:	e9c5 4c00 	strd	r4, ip, [r5]
 80004e2:	e7a5      	b.n	8000430 <__udivmoddi4+0xa0>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f603 	lsr.w	r6, r0, r3
 80004ec:	4097      	lsls	r7, r2
 80004ee:	fa01 f002 	lsl.w	r0, r1, r2
 80004f2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f6:	40d9      	lsrs	r1, r3
 80004f8:	4330      	orrs	r0, r6
 80004fa:	0c03      	lsrs	r3, r0, #16
 80004fc:	fbb1 f6fe 	udiv	r6, r1, lr
 8000500:	fa1f f887 	uxth.w	r8, r7
 8000504:	fb0e 1116 	mls	r1, lr, r6, r1
 8000508:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800050c:	fb06 f108 	mul.w	r1, r6, r8
 8000510:	4299      	cmp	r1, r3
 8000512:	fa04 f402 	lsl.w	r4, r4, r2
 8000516:	d909      	bls.n	800052c <__udivmoddi4+0x19c>
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	f106 3cff 	add.w	ip, r6, #4294967295
 800051e:	f080 808d 	bcs.w	800063c <__udivmoddi4+0x2ac>
 8000522:	4299      	cmp	r1, r3
 8000524:	f240 808a 	bls.w	800063c <__udivmoddi4+0x2ac>
 8000528:	3e02      	subs	r6, #2
 800052a:	443b      	add	r3, r7
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b281      	uxth	r1, r0
 8000530:	fbb3 f0fe 	udiv	r0, r3, lr
 8000534:	fb0e 3310 	mls	r3, lr, r0, r3
 8000538:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053c:	fb00 f308 	mul.w	r3, r0, r8
 8000540:	428b      	cmp	r3, r1
 8000542:	d907      	bls.n	8000554 <__udivmoddi4+0x1c4>
 8000544:	1879      	adds	r1, r7, r1
 8000546:	f100 3cff 	add.w	ip, r0, #4294967295
 800054a:	d273      	bcs.n	8000634 <__udivmoddi4+0x2a4>
 800054c:	428b      	cmp	r3, r1
 800054e:	d971      	bls.n	8000634 <__udivmoddi4+0x2a4>
 8000550:	3802      	subs	r0, #2
 8000552:	4439      	add	r1, r7
 8000554:	1acb      	subs	r3, r1, r3
 8000556:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800055a:	e778      	b.n	800044e <__udivmoddi4+0xbe>
 800055c:	f1c6 0c20 	rsb	ip, r6, #32
 8000560:	fa03 f406 	lsl.w	r4, r3, r6
 8000564:	fa22 f30c 	lsr.w	r3, r2, ip
 8000568:	431c      	orrs	r4, r3
 800056a:	fa20 f70c 	lsr.w	r7, r0, ip
 800056e:	fa01 f306 	lsl.w	r3, r1, r6
 8000572:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000576:	fa21 f10c 	lsr.w	r1, r1, ip
 800057a:	431f      	orrs	r7, r3
 800057c:	0c3b      	lsrs	r3, r7, #16
 800057e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000582:	fa1f f884 	uxth.w	r8, r4
 8000586:	fb0e 1119 	mls	r1, lr, r9, r1
 800058a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800058e:	fb09 fa08 	mul.w	sl, r9, r8
 8000592:	458a      	cmp	sl, r1
 8000594:	fa02 f206 	lsl.w	r2, r2, r6
 8000598:	fa00 f306 	lsl.w	r3, r0, r6
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x220>
 800059e:	1861      	adds	r1, r4, r1
 80005a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005a4:	d248      	bcs.n	8000638 <__udivmoddi4+0x2a8>
 80005a6:	458a      	cmp	sl, r1
 80005a8:	d946      	bls.n	8000638 <__udivmoddi4+0x2a8>
 80005aa:	f1a9 0902 	sub.w	r9, r9, #2
 80005ae:	4421      	add	r1, r4
 80005b0:	eba1 010a 	sub.w	r1, r1, sl
 80005b4:	b2bf      	uxth	r7, r7
 80005b6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ba:	fb0e 1110 	mls	r1, lr, r0, r1
 80005be:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005c2:	fb00 f808 	mul.w	r8, r0, r8
 80005c6:	45b8      	cmp	r8, r7
 80005c8:	d907      	bls.n	80005da <__udivmoddi4+0x24a>
 80005ca:	19e7      	adds	r7, r4, r7
 80005cc:	f100 31ff 	add.w	r1, r0, #4294967295
 80005d0:	d22e      	bcs.n	8000630 <__udivmoddi4+0x2a0>
 80005d2:	45b8      	cmp	r8, r7
 80005d4:	d92c      	bls.n	8000630 <__udivmoddi4+0x2a0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	4427      	add	r7, r4
 80005da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005de:	eba7 0708 	sub.w	r7, r7, r8
 80005e2:	fba0 8902 	umull	r8, r9, r0, r2
 80005e6:	454f      	cmp	r7, r9
 80005e8:	46c6      	mov	lr, r8
 80005ea:	4649      	mov	r1, r9
 80005ec:	d31a      	bcc.n	8000624 <__udivmoddi4+0x294>
 80005ee:	d017      	beq.n	8000620 <__udivmoddi4+0x290>
 80005f0:	b15d      	cbz	r5, 800060a <__udivmoddi4+0x27a>
 80005f2:	ebb3 020e 	subs.w	r2, r3, lr
 80005f6:	eb67 0701 	sbc.w	r7, r7, r1
 80005fa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005fe:	40f2      	lsrs	r2, r6
 8000600:	ea4c 0202 	orr.w	r2, ip, r2
 8000604:	40f7      	lsrs	r7, r6
 8000606:	e9c5 2700 	strd	r2, r7, [r5]
 800060a:	2600      	movs	r6, #0
 800060c:	4631      	mov	r1, r6
 800060e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e70b      	b.n	8000430 <__udivmoddi4+0xa0>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e9      	b.n	80003f0 <__udivmoddi4+0x60>
 800061c:	4618      	mov	r0, r3
 800061e:	e6fd      	b.n	800041c <__udivmoddi4+0x8c>
 8000620:	4543      	cmp	r3, r8
 8000622:	d2e5      	bcs.n	80005f0 <__udivmoddi4+0x260>
 8000624:	ebb8 0e02 	subs.w	lr, r8, r2
 8000628:	eb69 0104 	sbc.w	r1, r9, r4
 800062c:	3801      	subs	r0, #1
 800062e:	e7df      	b.n	80005f0 <__udivmoddi4+0x260>
 8000630:	4608      	mov	r0, r1
 8000632:	e7d2      	b.n	80005da <__udivmoddi4+0x24a>
 8000634:	4660      	mov	r0, ip
 8000636:	e78d      	b.n	8000554 <__udivmoddi4+0x1c4>
 8000638:	4681      	mov	r9, r0
 800063a:	e7b9      	b.n	80005b0 <__udivmoddi4+0x220>
 800063c:	4666      	mov	r6, ip
 800063e:	e775      	b.n	800052c <__udivmoddi4+0x19c>
 8000640:	4630      	mov	r0, r6
 8000642:	e74a      	b.n	80004da <__udivmoddi4+0x14a>
 8000644:	f1ac 0c02 	sub.w	ip, ip, #2
 8000648:	4439      	add	r1, r7
 800064a:	e713      	b.n	8000474 <__udivmoddi4+0xe4>
 800064c:	3802      	subs	r0, #2
 800064e:	443c      	add	r4, r7
 8000650:	e724      	b.n	800049c <__udivmoddi4+0x10c>
 8000652:	bf00      	nop

08000654 <__aeabi_idiv0>:
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b0c4      	sub	sp, #272	; 0x110
 800065c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065e:	f000 fae5 	bl	8000c2c <HAL_Init>

  /* USER CODE BEGIN Init */

//Enable CYCCNT Counter

DWT_CTRL|=(1<<0);
 8000662:	4b29      	ldr	r3, [pc, #164]	; (8000708 <main+0xb0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a28      	ldr	r2, [pc, #160]	; (8000708 <main+0xb0>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6013      	str	r3, [r2, #0]



SEGGER_UART_init(500000);
 800066e:	4827      	ldr	r0, [pc, #156]	; (800070c <main+0xb4>)
 8000670:	f004 fd0e 	bl	8005090 <SEGGER_UART_init>



SEGGER_SYSVIEW_Conf();
 8000674:	f004 fba6 	bl	8004dc4 <SEGGER_SYSVIEW_Conf>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000678:	f000 f858 	bl	800072c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067c:	f000 f8ee 	bl	800085c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000680:	f000 f8c2 	bl	8000808 <MX_USART2_UART_Init>
//
//printmsg(usrmsg);

  /* Before a semaphore is used it must be explicitly created.  In this example
	a mutex type semaphore is created. */
  xMutex = xSemaphoreCreateMutex();
 8000684:	2001      	movs	r0, #1
 8000686:	f002 f862 	bl	800274e <xQueueCreateMutex>
 800068a:	4603      	mov	r3, r0
 800068c:	4a20      	ldr	r2, [pc, #128]	; (8000710 <main+0xb8>)
 800068e:	6013      	str	r3, [r2, #0]
	status= xTaskCreate(manager_task_handler, "manager", 200,NULL,3, &handle_manager_task);
 8000690:	4b20      	ldr	r3, [pc, #128]	; (8000714 <main+0xbc>)
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	2303      	movs	r3, #3
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	2300      	movs	r3, #0
 800069a:	22c8      	movs	r2, #200	; 0xc8
 800069c:	491e      	ldr	r1, [pc, #120]	; (8000718 <main+0xc0>)
 800069e:	481f      	ldr	r0, [pc, #124]	; (800071c <main+0xc4>)
 80006a0:	f002 fd02 	bl	80030a8 <xTaskCreate>
 80006a4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	configASSERT(status==pdPASS);
 80006a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d00b      	beq.n	80006c8 <main+0x70>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80006b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006b4:	f383 8811 	msr	BASEPRI, r3
 80006b8:	f3bf 8f6f 	isb	sy
 80006bc:	f3bf 8f4f 	dsb	sy
 80006c0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006c4:	bf00      	nop
 80006c6:	e7fe      	b.n	80006c6 <main+0x6e>



	status= xTaskCreate(employee_task_handler, "employee", 200,NULL,3, &handle_employee_task);
 80006c8:	4b15      	ldr	r3, [pc, #84]	; (8000720 <main+0xc8>)
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	2303      	movs	r3, #3
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	2300      	movs	r3, #0
 80006d2:	22c8      	movs	r2, #200	; 0xc8
 80006d4:	4913      	ldr	r1, [pc, #76]	; (8000724 <main+0xcc>)
 80006d6:	4814      	ldr	r0, [pc, #80]	; (8000728 <main+0xd0>)
 80006d8:	f002 fce6 	bl	80030a8 <xTaskCreate>
 80006dc:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	configASSERT(status==pdPASS);
 80006e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d00b      	beq.n	8000700 <main+0xa8>
        __asm volatile
 80006e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006ec:	f383 8811 	msr	BASEPRI, r3
 80006f0:	f3bf 8f6f 	isb	sy
 80006f4:	f3bf 8f4f 	dsb	sy
 80006f8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    }
 80006fc:	bf00      	nop
 80006fe:	e7fe      	b.n	80006fe <main+0xa6>

	vTaskStartScheduler();
 8000700:	f002 fe4c 	bl	800339c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
 8000704:	e7fe      	b.n	8000704 <main+0xac>
 8000706:	bf00      	nop
 8000708:	e0001000 	.word	0xe0001000
 800070c:	0007a120 	.word	0x0007a120
 8000710:	200143ec 	.word	0x200143ec
 8000714:	200143f0 	.word	0x200143f0
 8000718:	08007068 	.word	0x08007068
 800071c:	08000949 	.word	0x08000949
 8000720:	200143e8 	.word	0x200143e8
 8000724:	08007070 	.word	0x08007070
 8000728:	080009a1 	.word	0x080009a1

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b094      	sub	sp, #80	; 0x50
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	f107 031c 	add.w	r3, r7, #28
 8000736:	2234      	movs	r2, #52	; 0x34
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f006 f860 	bl	8006800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <SystemClock_Config+0xd4>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000758:	4a29      	ldr	r2, [pc, #164]	; (8000800 <SystemClock_Config+0xd4>)
 800075a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800075e:	6413      	str	r3, [r2, #64]	; 0x40
 8000760:	4b27      	ldr	r3, [pc, #156]	; (8000800 <SystemClock_Config+0xd4>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800076c:	2300      	movs	r3, #0
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	4b24      	ldr	r3, [pc, #144]	; (8000804 <SystemClock_Config+0xd8>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000778:	4a22      	ldr	r2, [pc, #136]	; (8000804 <SystemClock_Config+0xd8>)
 800077a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b20      	ldr	r3, [pc, #128]	; (8000804 <SystemClock_Config+0xd8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078c:	2302      	movs	r3, #2
 800078e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	2301      	movs	r3, #1
 8000792:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000794:	2310      	movs	r3, #16
 8000796:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079c:	2300      	movs	r3, #0
 800079e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007a0:	2310      	movs	r3, #16
 80007a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007aa:	2304      	movs	r3, #4
 80007ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 f844 	bl	8001848 <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007c6:	f000 f92b 	bl	8000a20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2302      	movs	r3, #2
 80007d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007e0:	f107 0308 	add.w	r3, r7, #8
 80007e4:	2102      	movs	r1, #2
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 fd62 	bl	80012b0 <HAL_RCC_ClockConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007f2:	f000 f915 	bl	8000a20 <Error_Handler>
  }
}
 80007f6:	bf00      	nop
 80007f8:	3750      	adds	r7, #80	; 0x50
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40007000 	.word	0x40007000

08000808 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800080c:	4b11      	ldr	r3, [pc, #68]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 800080e:	4a12      	ldr	r2, [pc, #72]	; (8000858 <MX_USART2_UART_Init+0x50>)
 8000810:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000812:	4b10      	ldr	r3, [pc, #64]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 8000814:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000818:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800081a:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000826:	4b0b      	ldr	r3, [pc, #44]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 800082e:	220c      	movs	r2, #12
 8000830:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 800083a:	2200      	movs	r2, #0
 800083c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800083e:	4805      	ldr	r0, [pc, #20]	; (8000854 <MX_USART2_UART_Init+0x4c>)
 8000840:	f001 faa0 	bl	8001d84 <HAL_UART_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800084a:	f000 f8e9 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200143fc 	.word	0x200143fc
 8000858:	40004400 	.word	0x40004400

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
 8000870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b31      	ldr	r3, [pc, #196]	; (800093c <MX_GPIO_Init+0xe0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a30      	ldr	r2, [pc, #192]	; (800093c <MX_GPIO_Init+0xe0>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b2e      	ldr	r3, [pc, #184]	; (800093c <MX_GPIO_Init+0xe0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b2a      	ldr	r3, [pc, #168]	; (800093c <MX_GPIO_Init+0xe0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a29      	ldr	r2, [pc, #164]	; (800093c <MX_GPIO_Init+0xe0>)
 8000898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b27      	ldr	r3, [pc, #156]	; (800093c <MX_GPIO_Init+0xe0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	4b23      	ldr	r3, [pc, #140]	; (800093c <MX_GPIO_Init+0xe0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a22      	ldr	r2, [pc, #136]	; (800093c <MX_GPIO_Init+0xe0>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <MX_GPIO_Init+0xe0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b1c      	ldr	r3, [pc, #112]	; (800093c <MX_GPIO_Init+0xe0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	4a1b      	ldr	r2, [pc, #108]	; (800093c <MX_GPIO_Init+0xe0>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	6313      	str	r3, [r2, #48]	; 0x30
 80008d6:	4b19      	ldr	r3, [pc, #100]	; (800093c <MX_GPIO_Init+0xe0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2120      	movs	r1, #32
 80008e6:	4816      	ldr	r0, [pc, #88]	; (8000940 <MX_GPIO_Init+0xe4>)
 80008e8:	f000 fca4 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008f2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	4619      	mov	r1, r3
 8000902:	4810      	ldr	r0, [pc, #64]	; (8000944 <MX_GPIO_Init+0xe8>)
 8000904:	f000 fb02 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000908:	2320      	movs	r3, #32
 800090a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090c:	2301      	movs	r3, #1
 800090e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000914:	2300      	movs	r3, #0
 8000916:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	4619      	mov	r1, r3
 800091e:	4808      	ldr	r0, [pc, #32]	; (8000940 <MX_GPIO_Init+0xe4>)
 8000920:	f000 faf4 	bl	8000f0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	2100      	movs	r1, #0
 8000928:	2028      	movs	r0, #40	; 0x28
 800092a:	f000 fab8 	bl	8000e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800092e:	2028      	movs	r0, #40	; 0x28
 8000930:	f000 fad1 	bl	8000ed6 <HAL_NVIC_EnableIRQ>

}
 8000934:	bf00      	nop
 8000936:	3728      	adds	r7, #40	; 0x28
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40023800 	.word	0x40023800
 8000940:	40020000 	.word	0x40020000
 8000944:	40020800 	.word	0x40020800

08000948 <manager_task_handler>:

/* USER CODE BEGIN 4 */

void manager_task_handler( void * pvParameters)

{
 8000948:	b580      	push	{r7, lr}
 800094a:	b0c2      	sub	sp, #264	; 0x108
 800094c:	af00      	add	r7, sp, #0
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	6018      	str	r0, [r3, #0]
	char usrmsg[250];

	while(1)

	{
		xSemaphoreTake( xMutex, portMAX_DELAY );
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <manager_task_handler+0x50>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f04f 31ff 	mov.w	r1, #4294967295
 800095a:	4618      	mov	r0, r3
 800095c:	f002 f8ee 	bl	8002b3c <xQueueSemaphoreTake>
		{
			taskENTER_CRITICAL();
 8000960:	f003 ff02 	bl	8004768 <vPortEnterCritical>
			sprintf(usrmsg,"Hi From Manager 12345678987654321\r\n");
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	490c      	ldr	r1, [pc, #48]	; (800099c <manager_task_handler+0x54>)
 800096a:	4618      	mov	r0, r3
 800096c:	f005 ff50 	bl	8006810 <siprintf>
			taskEXIT_CRITICAL();
 8000970:	f003 ff2a 	bl	80047c8 <vPortExitCritical>
			printmsg(usrmsg);
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	4618      	mov	r0, r3
 800097a:	f000 f83d 	bl	80009f8 <printmsg>
			vTaskDelay(500);
 800097e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000982:	f002 fcd7 	bl	8003334 <vTaskDelay>
		}
		xSemaphoreGive( xMutex );
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <manager_task_handler+0x50>)
 8000988:	6818      	ldr	r0, [r3, #0]
 800098a:	2300      	movs	r3, #0
 800098c:	2200      	movs	r2, #0
 800098e:	2100      	movs	r1, #0
 8000990:	f001 fef6 	bl	8002780 <xQueueGenericSend>
		xSemaphoreTake( xMutex, portMAX_DELAY );
 8000994:	e7dd      	b.n	8000952 <manager_task_handler+0xa>
 8000996:	bf00      	nop
 8000998:	200143ec 	.word	0x200143ec
 800099c:	0800707c 	.word	0x0800707c

080009a0 <employee_task_handler>:
	}

}

void employee_task_handler( void * pvParameters)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b0c2      	sub	sp, #264	; 0x108
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	6018      	str	r0, [r3, #0]
	char usrmsg[250];
	while(1)

	{
		xSemaphoreTake( xMutex, portMAX_DELAY );
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <employee_task_handler+0x50>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f04f 31ff 	mov.w	r1, #4294967295
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 f8c2 	bl	8002b3c <xQueueSemaphoreTake>
		{
			taskENTER_CRITICAL();
 80009b8:	f003 fed6 	bl	8004768 <vPortEnterCritical>
			sprintf(usrmsg,"Hi From employee 12345678987654321\r\n");
 80009bc:	f107 030c 	add.w	r3, r7, #12
 80009c0:	490c      	ldr	r1, [pc, #48]	; (80009f4 <employee_task_handler+0x54>)
 80009c2:	4618      	mov	r0, r3
 80009c4:	f005 ff24 	bl	8006810 <siprintf>
			taskEXIT_CRITICAL();
 80009c8:	f003 fefe 	bl	80047c8 <vPortExitCritical>
			printmsg(usrmsg);
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 f811 	bl	80009f8 <printmsg>
			vTaskDelay(500);
 80009d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009da:	f002 fcab 	bl	8003334 <vTaskDelay>
	}
	xSemaphoreGive( xMutex );
 80009de:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <employee_task_handler+0x50>)
 80009e0:	6818      	ldr	r0, [r3, #0]
 80009e2:	2300      	movs	r3, #0
 80009e4:	2200      	movs	r2, #0
 80009e6:	2100      	movs	r1, #0
 80009e8:	f001 feca 	bl	8002780 <xQueueGenericSend>
		xSemaphoreTake( xMutex, portMAX_DELAY );
 80009ec:	e7dd      	b.n	80009aa <employee_task_handler+0xa>
 80009ee:	bf00      	nop
 80009f0:	200143ec 	.word	0x200143ec
 80009f4:	080070a0 	.word	0x080070a0

080009f8 <printmsg>:



	void printmsg(char *msg)

	{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]

		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),100);
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f7ff fc4f 	bl	80002a4 <strlen>
 8000a06:	4603      	mov	r3, r0
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	2364      	movs	r3, #100	; 0x64
 8000a0c:	6879      	ldr	r1, [r7, #4]
 8000a0e:	4803      	ldr	r0, [pc, #12]	; (8000a1c <printmsg+0x24>)
 8000a10:	f001 fa05 	bl	8001e1e <HAL_UART_Transmit>

	}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200143fc 	.word	0x200143fc

08000a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a24:	b672      	cpsid	i
}
 8000a26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <Error_Handler+0x8>
	...

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3a:	4a0f      	ldr	r2, [pc, #60]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a40:	6453      	str	r3, [r2, #68]	; 0x44
 8000a42:	4b0d      	ldr	r3, [pc, #52]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a56:	4a08      	ldr	r2, [pc, #32]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <HAL_MspInit+0x4c>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	40023800 	.word	0x40023800

08000a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a19      	ldr	r2, [pc, #100]	; (8000b00 <HAL_UART_MspInit+0x84>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d12b      	bne.n	8000af6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa6:	4a17      	ldr	r2, [pc, #92]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aac:	6413      	str	r3, [r2, #64]	; 0x40
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a10      	ldr	r2, [pc, #64]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <HAL_UART_MspInit+0x88>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|USART_RX_Pin;
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ae6:	2307      	movs	r3, #7
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <HAL_UART_MspInit+0x8c>)
 8000af2:	f000 fa0b 	bl	8000f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	; 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40004400 	.word	0x40004400
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40020000 	.word	0x40020000

08000b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <NMI_Handler+0x4>

08000b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b16:	e7fe      	b.n	8000b16 <HardFault_Handler+0x4>

08000b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <MemManage_Handler+0x4>

08000b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b3c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b40:	f000 fb92 	bl	8001268 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <_sbrk+0x5c>)
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <_sbrk+0x60>)
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b5c:	4b13      	ldr	r3, [pc, #76]	; (8000bac <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d102      	bne.n	8000b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b64:	4b11      	ldr	r3, [pc, #68]	; (8000bac <_sbrk+0x64>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	; (8000bb0 <_sbrk+0x68>)
 8000b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <_sbrk+0x64>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d207      	bcs.n	8000b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b78:	f005 fe0a 	bl	8006790 <__errno>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	220c      	movs	r2, #12
 8000b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e009      	b.n	8000b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	; (8000bac <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <_sbrk+0x64>)
 8000b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20020000 	.word	0x20020000
 8000ba8:	00000400 	.word	0x00000400
 8000bac:	2000009c 	.word	0x2000009c
 8000bb0:	20014540 	.word	0x20014540

08000bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <SystemInit+0x20>)
 8000bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bbe:	4a05      	ldr	r2, [pc, #20]	; (8000bd4 <SystemInit+0x20>)
 8000bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bdc:	480d      	ldr	r0, [pc, #52]	; (8000c14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bde:	490e      	ldr	r1, [pc, #56]	; (8000c18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000be0:	4a0e      	ldr	r2, [pc, #56]	; (8000c1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be4:	e002      	b.n	8000bec <LoopCopyDataInit>

08000be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bea:	3304      	adds	r3, #4

08000bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf0:	d3f9      	bcc.n	8000be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bf4:	4c0b      	ldr	r4, [pc, #44]	; (8000c24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf8:	e001      	b.n	8000bfe <LoopFillZerobss>

08000bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bfc:	3204      	adds	r2, #4

08000bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c00:	d3fb      	bcc.n	8000bfa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c02:	f7ff ffd7 	bl	8000bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c06:	f005 fdc9 	bl	800679c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c0a:	f7ff fd25 	bl	8000658 <main>
  bx  lr    
 8000c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c18:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000c1c:	080071c8 	.word	0x080071c8
  ldr r2, =_sbss
 8000c20:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000c24:	2001453c 	.word	0x2001453c

08000c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC_IRQHandler>
	...

08000c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <HAL_Init+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a0d      	ldr	r2, [pc, #52]	; (8000c6c <HAL_Init+0x40>)
 8000c36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <HAL_Init+0x40>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a0a      	ldr	r2, [pc, #40]	; (8000c6c <HAL_Init+0x40>)
 8000c42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <HAL_Init+0x40>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a07      	ldr	r2, [pc, #28]	; (8000c6c <HAL_Init+0x40>)
 8000c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c54:	2003      	movs	r0, #3
 8000c56:	f000 f917 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f000 f808 	bl	8000c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c60:	f7ff fee4 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023c00 	.word	0x40023c00

08000c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <HAL_InitTick+0x54>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	4b12      	ldr	r3, [pc, #72]	; (8000cc8 <HAL_InitTick+0x58>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	4619      	mov	r1, r3
 8000c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 f92f 	bl	8000ef2 <HAL_SYSTICK_Config>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e00e      	b.n	8000cbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b0f      	cmp	r3, #15
 8000ca2:	d80a      	bhi.n	8000cba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cac:	f000 f8f7 	bl	8000e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb0:	4a06      	ldr	r2, [pc, #24]	; (8000ccc <HAL_InitTick+0x5c>)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e000      	b.n	8000cbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	20000004 	.word	0x20000004

08000cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	; (8000ce4 <HAL_GetTick+0x14>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20014440 	.word	0x20014440

08000ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d04:	4013      	ands	r3, r2
 8000d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1a:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	60d3      	str	r3, [r2, #12]
}
 8000d20:	bf00      	nop
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d34:	4b04      	ldr	r3, [pc, #16]	; (8000d48 <__NVIC_GetPriorityGrouping+0x18>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	f003 0307 	and.w	r3, r3, #7
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	db0b      	blt.n	8000d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	f003 021f 	and.w	r2, r3, #31
 8000d64:	4907      	ldr	r1, [pc, #28]	; (8000d84 <__NVIC_EnableIRQ+0x38>)
 8000d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6a:	095b      	lsrs	r3, r3, #5
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	e000e100 	.word	0xe000e100

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	db0a      	blt.n	8000db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <__NVIC_SetPriority+0x4c>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db0:	e00a      	b.n	8000dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4908      	ldr	r1, [pc, #32]	; (8000dd8 <__NVIC_SetPriority+0x50>)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	f003 030f 	and.w	r3, r3, #15
 8000dbe:	3b04      	subs	r3, #4
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	761a      	strb	r2, [r3, #24]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	; 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f1c3 0307 	rsb	r3, r3, #7
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	bf28      	it	cs
 8000dfa:	2304      	movcs	r3, #4
 8000dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3304      	adds	r3, #4
 8000e02:	2b06      	cmp	r3, #6
 8000e04:	d902      	bls.n	8000e0c <NVIC_EncodePriority+0x30>
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3b03      	subs	r3, #3
 8000e0a:	e000      	b.n	8000e0e <NVIC_EncodePriority+0x32>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	43d9      	mvns	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	4313      	orrs	r3, r2
         );
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3724      	adds	r7, #36	; 0x24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
	...

08000e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e54:	d301      	bcc.n	8000e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00f      	b.n	8000e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <SysTick_Config+0x40>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e62:	210f      	movs	r1, #15
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f7ff ff8e 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <SysTick_Config+0x40>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <SysTick_Config+0x40>)
 8000e74:	2207      	movs	r2, #7
 8000e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	e000e010 	.word	0xe000e010

08000e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff ff29 	bl	8000ce8 <__NVIC_SetPriorityGrouping>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb0:	f7ff ff3e 	bl	8000d30 <__NVIC_GetPriorityGrouping>
 8000eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	68b9      	ldr	r1, [r7, #8]
 8000eba:	6978      	ldr	r0, [r7, #20]
 8000ebc:	f7ff ff8e 	bl	8000ddc <NVIC_EncodePriority>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff5d 	bl	8000d88 <__NVIC_SetPriority>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4603      	mov	r3, r0
 8000ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff31 	bl	8000d4c <__NVIC_EnableIRQ>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff ffa2 	bl	8000e44 <SysTick_Config>
 8000f00:	4603      	mov	r3, r0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	; 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
 8000f26:	e165      	b.n	80011f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	697a      	ldr	r2, [r7, #20]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	f040 8154 	bne.w	80011ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d005      	beq.n	8000f5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d130      	bne.n	8000fc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	2203      	movs	r2, #3
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4013      	ands	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	68da      	ldr	r2, [r3, #12]
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f94:	2201      	movs	r2, #1
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	f003 0201 	and.w	r2, r3, #1
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b03      	cmp	r3, #3
 8000fca:	d017      	beq.n	8000ffc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d123      	bne.n	8001050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	69b9      	ldr	r1, [r7, #24]
 800104c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0203 	and.w	r2, r3, #3
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800108c:	2b00      	cmp	r3, #0
 800108e:	f000 80ae 	beq.w	80011ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	4b5d      	ldr	r3, [pc, #372]	; (800120c <HAL_GPIO_Init+0x300>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109a:	4a5c      	ldr	r2, [pc, #368]	; (800120c <HAL_GPIO_Init+0x300>)
 800109c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a0:	6453      	str	r3, [r2, #68]	; 0x44
 80010a2:	4b5a      	ldr	r3, [pc, #360]	; (800120c <HAL_GPIO_Init+0x300>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ae:	4a58      	ldr	r2, [pc, #352]	; (8001210 <HAL_GPIO_Init+0x304>)
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	089b      	lsrs	r3, r3, #2
 80010b4:	3302      	adds	r3, #2
 80010b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	220f      	movs	r2, #15
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4f      	ldr	r2, [pc, #316]	; (8001214 <HAL_GPIO_Init+0x308>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d025      	beq.n	8001126 <HAL_GPIO_Init+0x21a>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4e      	ldr	r2, [pc, #312]	; (8001218 <HAL_GPIO_Init+0x30c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d01f      	beq.n	8001122 <HAL_GPIO_Init+0x216>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4d      	ldr	r2, [pc, #308]	; (800121c <HAL_GPIO_Init+0x310>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d019      	beq.n	800111e <HAL_GPIO_Init+0x212>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4c      	ldr	r2, [pc, #304]	; (8001220 <HAL_GPIO_Init+0x314>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d013      	beq.n	800111a <HAL_GPIO_Init+0x20e>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4b      	ldr	r2, [pc, #300]	; (8001224 <HAL_GPIO_Init+0x318>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d00d      	beq.n	8001116 <HAL_GPIO_Init+0x20a>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4a      	ldr	r2, [pc, #296]	; (8001228 <HAL_GPIO_Init+0x31c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d007      	beq.n	8001112 <HAL_GPIO_Init+0x206>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a49      	ldr	r2, [pc, #292]	; (800122c <HAL_GPIO_Init+0x320>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d101      	bne.n	800110e <HAL_GPIO_Init+0x202>
 800110a:	2306      	movs	r3, #6
 800110c:	e00c      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800110e:	2307      	movs	r3, #7
 8001110:	e00a      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001112:	2305      	movs	r3, #5
 8001114:	e008      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001116:	2304      	movs	r3, #4
 8001118:	e006      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800111a:	2303      	movs	r3, #3
 800111c:	e004      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800111e:	2302      	movs	r3, #2
 8001120:	e002      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001126:	2300      	movs	r3, #0
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	f002 0203 	and.w	r2, r2, #3
 800112e:	0092      	lsls	r2, r2, #2
 8001130:	4093      	lsls	r3, r2
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001138:	4935      	ldr	r1, [pc, #212]	; (8001210 <HAL_GPIO_Init+0x304>)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	089b      	lsrs	r3, r3, #2
 800113e:	3302      	adds	r3, #2
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001146:	4b3a      	ldr	r3, [pc, #232]	; (8001230 <HAL_GPIO_Init+0x324>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	43db      	mvns	r3, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4013      	ands	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800116a:	4a31      	ldr	r2, [pc, #196]	; (8001230 <HAL_GPIO_Init+0x324>)
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001170:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <HAL_GPIO_Init+0x324>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001194:	4a26      	ldr	r2, [pc, #152]	; (8001230 <HAL_GPIO_Init+0x324>)
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800119a:	4b25      	ldr	r3, [pc, #148]	; (8001230 <HAL_GPIO_Init+0x324>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011be:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <HAL_GPIO_Init+0x324>)
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <HAL_GPIO_Init+0x324>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011e8:	4a11      	ldr	r2, [pc, #68]	; (8001230 <HAL_GPIO_Init+0x324>)
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3301      	adds	r3, #1
 80011f2:	61fb      	str	r3, [r7, #28]
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	2b0f      	cmp	r3, #15
 80011f8:	f67f ae96 	bls.w	8000f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3724      	adds	r7, #36	; 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40013800 	.word	0x40013800
 8001214:	40020000 	.word	0x40020000
 8001218:	40020400 	.word	0x40020400
 800121c:	40020800 	.word	0x40020800
 8001220:	40020c00 	.word	0x40020c00
 8001224:	40021000 	.word	0x40021000
 8001228:	40021400 	.word	0x40021400
 800122c:	40021800 	.word	0x40021800
 8001230:	40013c00 	.word	0x40013c00

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001274:	695a      	ldr	r2, [r3, #20]
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	4013      	ands	r3, r2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d006      	beq.n	800128c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800127e:	4a05      	ldr	r2, [pc, #20]	; (8001294 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001280:	88fb      	ldrh	r3, [r7, #6]
 8001282:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f806 	bl	8001298 <HAL_GPIO_EXTI_Callback>
  }
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40013c00 	.word	0x40013c00

08001298 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
	...

080012b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e0cc      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c4:	4b68      	ldr	r3, [pc, #416]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d90c      	bls.n	80012ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	4b65      	ldr	r3, [pc, #404]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012da:	4b63      	ldr	r3, [pc, #396]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0b8      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d020      	beq.n	800133a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0304 	and.w	r3, r3, #4
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001304:	4b59      	ldr	r3, [pc, #356]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	4a58      	ldr	r2, [pc, #352]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800130a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800130e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800131c:	4b53      	ldr	r3, [pc, #332]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a52      	ldr	r2, [pc, #328]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001326:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001328:	4b50      	ldr	r3, [pc, #320]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	494d      	ldr	r1, [pc, #308]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	4313      	orrs	r3, r2
 8001338:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d044      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d107      	bne.n	800135e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b47      	ldr	r3, [pc, #284]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e07f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d003      	beq.n	800136e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800136a:	2b03      	cmp	r3, #3
 800136c:	d107      	bne.n	800137e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136e:	4b3f      	ldr	r3, [pc, #252]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d109      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e06f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137e:	4b3b      	ldr	r3, [pc, #236]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e067      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138e:	4b37      	ldr	r3, [pc, #220]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f023 0203 	bic.w	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4934      	ldr	r1, [pc, #208]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	4313      	orrs	r3, r2
 800139e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a0:	f7ff fc96 	bl	8000cd0 <HAL_GetTick>
 80013a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a6:	e00a      	b.n	80013be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7ff fc92 	bl	8000cd0 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e04f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	4b2b      	ldr	r3, [pc, #172]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 020c 	and.w	r2, r3, #12
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d1eb      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d20c      	bcs.n	80013f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013de:	4b22      	ldr	r3, [pc, #136]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e6:	4b20      	ldr	r3, [pc, #128]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d001      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e032      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001404:	4b19      	ldr	r3, [pc, #100]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	4916      	ldr	r1, [pc, #88]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001412:	4313      	orrs	r3, r2
 8001414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d009      	beq.n	8001436 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001422:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	490e      	ldr	r1, [pc, #56]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001432:	4313      	orrs	r3, r2
 8001434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001436:	f000 f855 	bl	80014e4 <HAL_RCC_GetSysClockFreq>
 800143a:	4602      	mov	r2, r0
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	091b      	lsrs	r3, r3, #4
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	490a      	ldr	r1, [pc, #40]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	5ccb      	ldrb	r3, [r1, r3]
 800144a:	fa22 f303 	lsr.w	r3, r2, r3
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_RCC_ClockConfig+0x1c8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fc0a 	bl	8000c70 <HAL_InitTick>

  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023c00 	.word	0x40023c00
 800146c:	40023800 	.word	0x40023800
 8001470:	08007154 	.word	0x08007154
 8001474:	20000000 	.word	0x20000000
 8001478:	20000004 	.word	0x20000004

0800147c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001480:	4b03      	ldr	r3, [pc, #12]	; (8001490 <HAL_RCC_GetHCLKFreq+0x14>)
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000000 	.word	0x20000000

08001494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001498:	f7ff fff0 	bl	800147c <HAL_RCC_GetHCLKFreq>
 800149c:	4602      	mov	r2, r0
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	0a9b      	lsrs	r3, r3, #10
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	4903      	ldr	r1, [pc, #12]	; (80014b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014aa:	5ccb      	ldrb	r3, [r1, r3]
 80014ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40023800 	.word	0x40023800
 80014b8:	08007164 	.word	0x08007164

080014bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014c0:	f7ff ffdc 	bl	800147c <HAL_RCC_GetHCLKFreq>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	0b5b      	lsrs	r3, r3, #13
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	4903      	ldr	r1, [pc, #12]	; (80014e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014d2:	5ccb      	ldrb	r3, [r1, r3]
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d8:	4618      	mov	r0, r3
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	08007164 	.word	0x08007164

080014e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014e8:	b088      	sub	sp, #32
 80014ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001500:	4bce      	ldr	r3, [pc, #824]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 030c 	and.w	r3, r3, #12
 8001508:	2b0c      	cmp	r3, #12
 800150a:	f200 818d 	bhi.w	8001828 <HAL_RCC_GetSysClockFreq+0x344>
 800150e:	a201      	add	r2, pc, #4	; (adr r2, 8001514 <HAL_RCC_GetSysClockFreq+0x30>)
 8001510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001514:	08001549 	.word	0x08001549
 8001518:	08001829 	.word	0x08001829
 800151c:	08001829 	.word	0x08001829
 8001520:	08001829 	.word	0x08001829
 8001524:	0800154f 	.word	0x0800154f
 8001528:	08001829 	.word	0x08001829
 800152c:	08001829 	.word	0x08001829
 8001530:	08001829 	.word	0x08001829
 8001534:	08001555 	.word	0x08001555
 8001538:	08001829 	.word	0x08001829
 800153c:	08001829 	.word	0x08001829
 8001540:	08001829 	.word	0x08001829
 8001544:	080016c9 	.word	0x080016c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001548:	4bbd      	ldr	r3, [pc, #756]	; (8001840 <HAL_RCC_GetSysClockFreq+0x35c>)
 800154a:	61bb      	str	r3, [r7, #24]
       break;
 800154c:	e16f      	b.n	800182e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800154e:	4bbd      	ldr	r3, [pc, #756]	; (8001844 <HAL_RCC_GetSysClockFreq+0x360>)
 8001550:	61bb      	str	r3, [r7, #24]
      break;
 8001552:	e16c      	b.n	800182e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001554:	4bb9      	ldr	r3, [pc, #740]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800155c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800155e:	4bb7      	ldr	r3, [pc, #732]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d053      	beq.n	8001612 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800156a:	4bb4      	ldr	r3, [pc, #720]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	099b      	lsrs	r3, r3, #6
 8001570:	461a      	mov	r2, r3
 8001572:	f04f 0300 	mov.w	r3, #0
 8001576:	f240 10ff 	movw	r0, #511	; 0x1ff
 800157a:	f04f 0100 	mov.w	r1, #0
 800157e:	ea02 0400 	and.w	r4, r2, r0
 8001582:	603c      	str	r4, [r7, #0]
 8001584:	400b      	ands	r3, r1
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	e9d7 4500 	ldrd	r4, r5, [r7]
 800158c:	4620      	mov	r0, r4
 800158e:	4629      	mov	r1, r5
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 0300 	mov.w	r3, #0
 8001598:	014b      	lsls	r3, r1, #5
 800159a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800159e:	0142      	lsls	r2, r0, #5
 80015a0:	4610      	mov	r0, r2
 80015a2:	4619      	mov	r1, r3
 80015a4:	4623      	mov	r3, r4
 80015a6:	1ac0      	subs	r0, r0, r3
 80015a8:	462b      	mov	r3, r5
 80015aa:	eb61 0103 	sbc.w	r1, r1, r3
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	018b      	lsls	r3, r1, #6
 80015b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80015bc:	0182      	lsls	r2, r0, #6
 80015be:	1a12      	subs	r2, r2, r0
 80015c0:	eb63 0301 	sbc.w	r3, r3, r1
 80015c4:	f04f 0000 	mov.w	r0, #0
 80015c8:	f04f 0100 	mov.w	r1, #0
 80015cc:	00d9      	lsls	r1, r3, #3
 80015ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80015d2:	00d0      	lsls	r0, r2, #3
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4621      	mov	r1, r4
 80015da:	1852      	adds	r2, r2, r1
 80015dc:	4629      	mov	r1, r5
 80015de:	eb43 0101 	adc.w	r1, r3, r1
 80015e2:	460b      	mov	r3, r1
 80015e4:	f04f 0000 	mov.w	r0, #0
 80015e8:	f04f 0100 	mov.w	r1, #0
 80015ec:	0259      	lsls	r1, r3, #9
 80015ee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80015f2:	0250      	lsls	r0, r2, #9
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	461a      	mov	r2, r3
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	f7fe feac 	bl	8000360 <__aeabi_uldivmod>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4613      	mov	r3, r2
 800160e:	61fb      	str	r3, [r7, #28]
 8001610:	e04c      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001612:	4b8a      	ldr	r3, [pc, #552]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	099b      	lsrs	r3, r3, #6
 8001618:	461a      	mov	r2, r3
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001622:	f04f 0100 	mov.w	r1, #0
 8001626:	ea02 0a00 	and.w	sl, r2, r0
 800162a:	ea03 0b01 	and.w	fp, r3, r1
 800162e:	4650      	mov	r0, sl
 8001630:	4659      	mov	r1, fp
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	014b      	lsls	r3, r1, #5
 800163c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001640:	0142      	lsls	r2, r0, #5
 8001642:	4610      	mov	r0, r2
 8001644:	4619      	mov	r1, r3
 8001646:	ebb0 000a 	subs.w	r0, r0, sl
 800164a:	eb61 010b 	sbc.w	r1, r1, fp
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	f04f 0300 	mov.w	r3, #0
 8001656:	018b      	lsls	r3, r1, #6
 8001658:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800165c:	0182      	lsls	r2, r0, #6
 800165e:	1a12      	subs	r2, r2, r0
 8001660:	eb63 0301 	sbc.w	r3, r3, r1
 8001664:	f04f 0000 	mov.w	r0, #0
 8001668:	f04f 0100 	mov.w	r1, #0
 800166c:	00d9      	lsls	r1, r3, #3
 800166e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001672:	00d0      	lsls	r0, r2, #3
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	eb12 020a 	adds.w	r2, r2, sl
 800167c:	eb43 030b 	adc.w	r3, r3, fp
 8001680:	f04f 0000 	mov.w	r0, #0
 8001684:	f04f 0100 	mov.w	r1, #0
 8001688:	0299      	lsls	r1, r3, #10
 800168a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800168e:	0290      	lsls	r0, r2, #10
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	461a      	mov	r2, r3
 800169c:	f04f 0300 	mov.w	r3, #0
 80016a0:	f7fe fe5e 	bl	8000360 <__aeabi_uldivmod>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4613      	mov	r3, r2
 80016aa:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016ac:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	0c1b      	lsrs	r3, r3, #16
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	3301      	adds	r3, #1
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80016bc:	69fa      	ldr	r2, [r7, #28]
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c4:	61bb      	str	r3, [r7, #24]
      break;
 80016c6:	e0b2      	b.n	800182e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016c8:	4b5c      	ldr	r3, [pc, #368]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016d0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016d2:	4b5a      	ldr	r3, [pc, #360]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d04d      	beq.n	800177a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016de:	4b57      	ldr	r3, [pc, #348]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	099b      	lsrs	r3, r3, #6
 80016e4:	461a      	mov	r2, r3
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80016ee:	f04f 0100 	mov.w	r1, #0
 80016f2:	ea02 0800 	and.w	r8, r2, r0
 80016f6:	ea03 0901 	and.w	r9, r3, r1
 80016fa:	4640      	mov	r0, r8
 80016fc:	4649      	mov	r1, r9
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	014b      	lsls	r3, r1, #5
 8001708:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800170c:	0142      	lsls	r2, r0, #5
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	ebb0 0008 	subs.w	r0, r0, r8
 8001716:	eb61 0109 	sbc.w	r1, r1, r9
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	f04f 0300 	mov.w	r3, #0
 8001722:	018b      	lsls	r3, r1, #6
 8001724:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001728:	0182      	lsls	r2, r0, #6
 800172a:	1a12      	subs	r2, r2, r0
 800172c:	eb63 0301 	sbc.w	r3, r3, r1
 8001730:	f04f 0000 	mov.w	r0, #0
 8001734:	f04f 0100 	mov.w	r1, #0
 8001738:	00d9      	lsls	r1, r3, #3
 800173a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800173e:	00d0      	lsls	r0, r2, #3
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	eb12 0208 	adds.w	r2, r2, r8
 8001748:	eb43 0309 	adc.w	r3, r3, r9
 800174c:	f04f 0000 	mov.w	r0, #0
 8001750:	f04f 0100 	mov.w	r1, #0
 8001754:	0259      	lsls	r1, r3, #9
 8001756:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800175a:	0250      	lsls	r0, r2, #9
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	461a      	mov	r2, r3
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	f7fe fdf8 	bl	8000360 <__aeabi_uldivmod>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4613      	mov	r3, r2
 8001776:	61fb      	str	r3, [r7, #28]
 8001778:	e04a      	b.n	8001810 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177a:	4b30      	ldr	r3, [pc, #192]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	099b      	lsrs	r3, r3, #6
 8001780:	461a      	mov	r2, r3
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	f240 10ff 	movw	r0, #511	; 0x1ff
 800178a:	f04f 0100 	mov.w	r1, #0
 800178e:	ea02 0400 	and.w	r4, r2, r0
 8001792:	ea03 0501 	and.w	r5, r3, r1
 8001796:	4620      	mov	r0, r4
 8001798:	4629      	mov	r1, r5
 800179a:	f04f 0200 	mov.w	r2, #0
 800179e:	f04f 0300 	mov.w	r3, #0
 80017a2:	014b      	lsls	r3, r1, #5
 80017a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80017a8:	0142      	lsls	r2, r0, #5
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	1b00      	subs	r0, r0, r4
 80017b0:	eb61 0105 	sbc.w	r1, r1, r5
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	018b      	lsls	r3, r1, #6
 80017be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80017c2:	0182      	lsls	r2, r0, #6
 80017c4:	1a12      	subs	r2, r2, r0
 80017c6:	eb63 0301 	sbc.w	r3, r3, r1
 80017ca:	f04f 0000 	mov.w	r0, #0
 80017ce:	f04f 0100 	mov.w	r1, #0
 80017d2:	00d9      	lsls	r1, r3, #3
 80017d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80017d8:	00d0      	lsls	r0, r2, #3
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	1912      	adds	r2, r2, r4
 80017e0:	eb45 0303 	adc.w	r3, r5, r3
 80017e4:	f04f 0000 	mov.w	r0, #0
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	0299      	lsls	r1, r3, #10
 80017ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80017f2:	0290      	lsls	r0, r2, #10
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4610      	mov	r0, r2
 80017fa:	4619      	mov	r1, r3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	461a      	mov	r2, r3
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	f7fe fdac 	bl	8000360 <__aeabi_uldivmod>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4613      	mov	r3, r2
 800180e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001810:	4b0a      	ldr	r3, [pc, #40]	; (800183c <HAL_RCC_GetSysClockFreq+0x358>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	0f1b      	lsrs	r3, r3, #28
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800181c:	69fa      	ldr	r2, [r7, #28]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	fbb2 f3f3 	udiv	r3, r2, r3
 8001824:	61bb      	str	r3, [r7, #24]
      break;
 8001826:	e002      	b.n	800182e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001828:	4b05      	ldr	r3, [pc, #20]	; (8001840 <HAL_RCC_GetSysClockFreq+0x35c>)
 800182a:	61bb      	str	r3, [r7, #24]
      break;
 800182c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800182e:	69bb      	ldr	r3, [r7, #24]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3720      	adds	r7, #32
 8001834:	46bd      	mov	sp, r7
 8001836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800
 8001840:	00f42400 	.word	0x00f42400
 8001844:	007a1200 	.word	0x007a1200

08001848 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e28d      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	f000 8083 	beq.w	800196e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001868:	4b94      	ldr	r3, [pc, #592]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	2b04      	cmp	r3, #4
 8001872:	d019      	beq.n	80018a8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001874:	4b91      	ldr	r3, [pc, #580]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800187c:	2b08      	cmp	r3, #8
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001880:	4b8e      	ldr	r3, [pc, #568]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001888:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800188c:	d00c      	beq.n	80018a8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800188e:	4b8b      	ldr	r3, [pc, #556]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001896:	2b0c      	cmp	r3, #12
 8001898:	d112      	bne.n	80018c0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800189a:	4b88      	ldr	r3, [pc, #544]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018a6:	d10b      	bne.n	80018c0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a8:	4b84      	ldr	r3, [pc, #528]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d05b      	beq.n	800196c <HAL_RCC_OscConfig+0x124>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d157      	bne.n	800196c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e25a      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c8:	d106      	bne.n	80018d8 <HAL_RCC_OscConfig+0x90>
 80018ca:	4b7c      	ldr	r3, [pc, #496]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a7b      	ldr	r2, [pc, #492]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e01d      	b.n	8001914 <HAL_RCC_OscConfig+0xcc>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018e0:	d10c      	bne.n	80018fc <HAL_RCC_OscConfig+0xb4>
 80018e2:	4b76      	ldr	r3, [pc, #472]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a75      	ldr	r2, [pc, #468]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	4b73      	ldr	r3, [pc, #460]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a72      	ldr	r2, [pc, #456]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	e00b      	b.n	8001914 <HAL_RCC_OscConfig+0xcc>
 80018fc:	4b6f      	ldr	r3, [pc, #444]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a6e      	ldr	r2, [pc, #440]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	4b6c      	ldr	r3, [pc, #432]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a6b      	ldr	r2, [pc, #428]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 800190e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d013      	beq.n	8001944 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191c:	f7ff f9d8 	bl	8000cd0 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001924:	f7ff f9d4 	bl	8000cd0 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b64      	cmp	r3, #100	; 0x64
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e21f      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	4b61      	ldr	r3, [pc, #388]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d0f0      	beq.n	8001924 <HAL_RCC_OscConfig+0xdc>
 8001942:	e014      	b.n	800196e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001944:	f7ff f9c4 	bl	8000cd0 <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800194c:	f7ff f9c0 	bl	8000cd0 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b64      	cmp	r3, #100	; 0x64
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e20b      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195e:	4b57      	ldr	r3, [pc, #348]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f0      	bne.n	800194c <HAL_RCC_OscConfig+0x104>
 800196a:	e000      	b.n	800196e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d06f      	beq.n	8001a5a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800197a:	4b50      	ldr	r3, [pc, #320]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f003 030c 	and.w	r3, r3, #12
 8001982:	2b00      	cmp	r3, #0
 8001984:	d017      	beq.n	80019b6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001986:	4b4d      	ldr	r3, [pc, #308]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800198e:	2b08      	cmp	r3, #8
 8001990:	d105      	bne.n	800199e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001992:	4b4a      	ldr	r3, [pc, #296]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00b      	beq.n	80019b6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800199e:	4b47      	ldr	r3, [pc, #284]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019a6:	2b0c      	cmp	r3, #12
 80019a8:	d11c      	bne.n	80019e4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019aa:	4b44      	ldr	r3, [pc, #272]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d116      	bne.n	80019e4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b6:	4b41      	ldr	r3, [pc, #260]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_RCC_OscConfig+0x186>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e1d3      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ce:	4b3b      	ldr	r3, [pc, #236]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	4937      	ldr	r1, [pc, #220]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	e03a      	b.n	8001a5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d020      	beq.n	8001a2e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ec:	4b34      	ldr	r3, [pc, #208]	; (8001ac0 <HAL_RCC_OscConfig+0x278>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f2:	f7ff f96d 	bl	8000cd0 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019fa:	f7ff f969 	bl	8000cd0 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e1b4      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a18:	4b28      	ldr	r3, [pc, #160]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4925      	ldr	r1, [pc, #148]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e015      	b.n	8001a5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a2e:	4b24      	ldr	r3, [pc, #144]	; (8001ac0 <HAL_RCC_OscConfig+0x278>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff f94c 	bl	8000cd0 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a3c:	f7ff f948 	bl	8000cd0 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e193      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d036      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d016      	beq.n	8001a9c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_RCC_OscConfig+0x27c>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a74:	f7ff f92c 	bl	8000cd0 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a7c:	f7ff f928 	bl	8000cd0 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e173      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_RCC_OscConfig+0x274>)
 8001a90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x234>
 8001a9a:	e01b      	b.n	8001ad4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a9c:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <HAL_RCC_OscConfig+0x27c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa2:	f7ff f915 	bl	8000cd0 <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa8:	e00e      	b.n	8001ac8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aaa:	f7ff f911 	bl	8000cd0 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d907      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e15c      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	42470000 	.word	0x42470000
 8001ac4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac8:	4b8a      	ldr	r3, [pc, #552]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1ea      	bne.n	8001aaa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8097 	beq.w	8001c10 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae6:	4b83      	ldr	r3, [pc, #524]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10f      	bne.n	8001b12 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	4b7f      	ldr	r3, [pc, #508]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	4a7e      	ldr	r2, [pc, #504]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b00:	6413      	str	r3, [r2, #64]	; 0x40
 8001b02:	4b7c      	ldr	r3, [pc, #496]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b12:	4b79      	ldr	r3, [pc, #484]	; (8001cf8 <HAL_RCC_OscConfig+0x4b0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d118      	bne.n	8001b50 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b1e:	4b76      	ldr	r3, [pc, #472]	; (8001cf8 <HAL_RCC_OscConfig+0x4b0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a75      	ldr	r2, [pc, #468]	; (8001cf8 <HAL_RCC_OscConfig+0x4b0>)
 8001b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2a:	f7ff f8d1 	bl	8000cd0 <HAL_GetTick>
 8001b2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b32:	f7ff f8cd 	bl	8000cd0 <HAL_GetTick>
 8001b36:	4602      	mov	r2, r0
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e118      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b44:	4b6c      	ldr	r3, [pc, #432]	; (8001cf8 <HAL_RCC_OscConfig+0x4b0>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0f0      	beq.n	8001b32 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x31e>
 8001b58:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a65      	ldr	r2, [pc, #404]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
 8001b64:	e01c      	b.n	8001ba0 <HAL_RCC_OscConfig+0x358>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2b05      	cmp	r3, #5
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0x340>
 8001b6e:	4b61      	ldr	r3, [pc, #388]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b72:	4a60      	ldr	r2, [pc, #384]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7a:	4b5e      	ldr	r3, [pc, #376]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7e:	4a5d      	ldr	r2, [pc, #372]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6713      	str	r3, [r2, #112]	; 0x70
 8001b86:	e00b      	b.n	8001ba0 <HAL_RCC_OscConfig+0x358>
 8001b88:	4b5a      	ldr	r3, [pc, #360]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8c:	4a59      	ldr	r2, [pc, #356]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b8e:	f023 0301 	bic.w	r3, r3, #1
 8001b92:	6713      	str	r3, [r2, #112]	; 0x70
 8001b94:	4b57      	ldr	r3, [pc, #348]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b98:	4a56      	ldr	r2, [pc, #344]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001b9a:	f023 0304 	bic.w	r3, r3, #4
 8001b9e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d015      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba8:	f7ff f892 	bl	8000cd0 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bae:	e00a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb0:	f7ff f88e 	bl	8000cd0 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e0d7      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d0ee      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x368>
 8001bd2:	e014      	b.n	8001bfe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f87c 	bl	8000cd0 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bdc:	f7ff f878 	bl	8000cd0 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0c1      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf2:	4b40      	ldr	r3, [pc, #256]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1ee      	bne.n	8001bdc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bfe:	7dfb      	ldrb	r3, [r7, #23]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d105      	bne.n	8001c10 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c04:	4b3b      	ldr	r3, [pc, #236]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	4a3a      	ldr	r2, [pc, #232]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001c0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c0e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 80ad 	beq.w	8001d74 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c1a:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d060      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d145      	bne.n	8001cba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2e:	4b33      	ldr	r3, [pc, #204]	; (8001cfc <HAL_RCC_OscConfig+0x4b4>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c34:	f7ff f84c 	bl	8000cd0 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c3c:	f7ff f848 	bl	8000cd0 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e093      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4e:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69da      	ldr	r2, [r3, #28]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	019b      	lsls	r3, r3, #6
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c70:	085b      	lsrs	r3, r3, #1
 8001c72:	3b01      	subs	r3, #1
 8001c74:	041b      	lsls	r3, r3, #16
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7c:	061b      	lsls	r3, r3, #24
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	071b      	lsls	r3, r3, #28
 8001c86:	491b      	ldr	r1, [pc, #108]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_RCC_OscConfig+0x4b4>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c92:	f7ff f81d 	bl	8000cd0 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c9a:	f7ff f819 	bl	8000cd0 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e064      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cac:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x452>
 8001cb8:	e05c      	b.n	8001d74 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_RCC_OscConfig+0x4b4>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc0:	f7ff f806 	bl	8000cd0 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff f802 	bl	8000cd0 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e04d      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_RCC_OscConfig+0x4ac>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x480>
 8001ce6:	e045      	b.n	8001d74 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d107      	bne.n	8001d00 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e040      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d00:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <HAL_RCC_OscConfig+0x538>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d030      	beq.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d129      	bne.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d122      	bne.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d30:	4013      	ands	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d119      	bne.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d46:	085b      	lsrs	r3, r3, #1
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d10f      	bne.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d107      	bne.n	8001d70 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d001      	beq.n	8001d74 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023800 	.word	0x40023800

08001d84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e03f      	b.n	8001e16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d106      	bne.n	8001db0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7fe fe66 	bl	8000a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2224      	movs	r2, #36	; 0x24
 8001db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f929 	bl	8002020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ddc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	695a      	ldr	r2, [r3, #20]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2220      	movs	r2, #32
 8001e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b08a      	sub	sp, #40	; 0x28
 8001e22:	af02      	add	r7, sp, #8
 8001e24:	60f8      	str	r0, [r7, #12]
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b20      	cmp	r3, #32
 8001e3c:	d17c      	bne.n	8001f38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <HAL_UART_Transmit+0x2c>
 8001e44:	88fb      	ldrh	r3, [r7, #6]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e075      	b.n	8001f3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_UART_Transmit+0x3e>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e06e      	b.n	8001f3a <HAL_UART_Transmit+0x11c>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2221      	movs	r2, #33	; 0x21
 8001e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e72:	f7fe ff2d 	bl	8000cd0 <HAL_GetTick>
 8001e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	88fa      	ldrh	r2, [r7, #6]
 8001e7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	88fa      	ldrh	r2, [r7, #6]
 8001e82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e8c:	d108      	bne.n	8001ea0 <HAL_UART_Transmit+0x82>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d104      	bne.n	8001ea0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	61bb      	str	r3, [r7, #24]
 8001e9e:	e003      	b.n	8001ea8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001eb0:	e02a      	b.n	8001f08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2180      	movs	r1, #128	; 0x80
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f000 f840 	bl	8001f42 <UART_WaitOnFlagUntilTimeout>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e036      	b.n	8001f3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10b      	bne.n	8001eea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ee0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	3302      	adds	r3, #2
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	e007      	b.n	8001efa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	781a      	ldrb	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	3b01      	subs	r3, #1
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1cf      	bne.n	8001eb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2140      	movs	r1, #64	; 0x40
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f000 f810 	bl	8001f42 <UART_WaitOnFlagUntilTimeout>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e006      	b.n	8001f3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f34:	2300      	movs	r3, #0
 8001f36:	e000      	b.n	8001f3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f38:	2302      	movs	r3, #2
  }
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3720      	adds	r7, #32
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b090      	sub	sp, #64	; 0x40
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	603b      	str	r3, [r7, #0]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f52:	e050      	b.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5a:	d04c      	beq.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d007      	beq.n	8001f72 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f62:	f7fe feb5 	bl	8000cd0 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d241      	bcs.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	330c      	adds	r3, #12
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f7c:	e853 3f00 	ldrex	r3, [r3]
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	330c      	adds	r3, #12
 8001f90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f92:	637a      	str	r2, [r7, #52]	; 0x34
 8001f94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f9a:	e841 2300 	strex	r3, r2, [r1]
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1e5      	bne.n	8001f72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	3314      	adds	r3, #20
 8001fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	e853 3f00 	ldrex	r3, [r3]
 8001fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f023 0301 	bic.w	r3, r3, #1
 8001fbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3314      	adds	r3, #20
 8001fc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fc6:	623a      	str	r2, [r7, #32]
 8001fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fca:	69f9      	ldr	r1, [r7, #28]
 8001fcc:	6a3a      	ldr	r2, [r7, #32]
 8001fce:	e841 2300 	strex	r3, r2, [r1]
 8001fd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1e5      	bne.n	8001fa6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2220      	movs	r2, #32
 8001fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e00f      	b.n	8002016 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	4013      	ands	r3, r2
 8002000:	68ba      	ldr	r2, [r7, #8]
 8002002:	429a      	cmp	r2, r3
 8002004:	bf0c      	ite	eq
 8002006:	2301      	moveq	r3, #1
 8002008:	2300      	movne	r3, #0
 800200a:	b2db      	uxtb	r3, r3
 800200c:	461a      	mov	r2, r3
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	429a      	cmp	r2, r3
 8002012:	d09f      	beq.n	8001f54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3740      	adds	r7, #64	; 0x40
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002024:	b09f      	sub	sp, #124	; 0x7c
 8002026:	af00      	add	r7, sp, #0
 8002028:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800202a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002036:	68d9      	ldr	r1, [r3, #12]
 8002038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	ea40 0301 	orr.w	r3, r0, r1
 8002040:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	431a      	orrs	r2, r3
 800204c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	431a      	orrs	r2, r3
 8002052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	4313      	orrs	r3, r2
 8002058:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800205a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002064:	f021 010c 	bic.w	r1, r1, #12
 8002068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800206e:	430b      	orrs	r3, r1
 8002070:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800207c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800207e:	6999      	ldr	r1, [r3, #24]
 8002080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	ea40 0301 	orr.w	r3, r0, r1
 8002088:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800208a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	4bc5      	ldr	r3, [pc, #788]	; (80023a4 <UART_SetConfig+0x384>)
 8002090:	429a      	cmp	r2, r3
 8002092:	d004      	beq.n	800209e <UART_SetConfig+0x7e>
 8002094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4bc3      	ldr	r3, [pc, #780]	; (80023a8 <UART_SetConfig+0x388>)
 800209a:	429a      	cmp	r2, r3
 800209c:	d103      	bne.n	80020a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800209e:	f7ff fa0d 	bl	80014bc <HAL_RCC_GetPCLK2Freq>
 80020a2:	6778      	str	r0, [r7, #116]	; 0x74
 80020a4:	e002      	b.n	80020ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020a6:	f7ff f9f5 	bl	8001494 <HAL_RCC_GetPCLK1Freq>
 80020aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020b4:	f040 80b6 	bne.w	8002224 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ba:	461c      	mov	r4, r3
 80020bc:	f04f 0500 	mov.w	r5, #0
 80020c0:	4622      	mov	r2, r4
 80020c2:	462b      	mov	r3, r5
 80020c4:	1891      	adds	r1, r2, r2
 80020c6:	6439      	str	r1, [r7, #64]	; 0x40
 80020c8:	415b      	adcs	r3, r3
 80020ca:	647b      	str	r3, [r7, #68]	; 0x44
 80020cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80020d0:	1912      	adds	r2, r2, r4
 80020d2:	eb45 0303 	adc.w	r3, r5, r3
 80020d6:	f04f 0000 	mov.w	r0, #0
 80020da:	f04f 0100 	mov.w	r1, #0
 80020de:	00d9      	lsls	r1, r3, #3
 80020e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020e4:	00d0      	lsls	r0, r2, #3
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	1911      	adds	r1, r2, r4
 80020ec:	6639      	str	r1, [r7, #96]	; 0x60
 80020ee:	416b      	adcs	r3, r5
 80020f0:	667b      	str	r3, [r7, #100]	; 0x64
 80020f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	461a      	mov	r2, r3
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	1891      	adds	r1, r2, r2
 80020fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8002100:	415b      	adcs	r3, r3
 8002102:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002104:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002108:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800210c:	f7fe f928 	bl	8000360 <__aeabi_uldivmod>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4ba5      	ldr	r3, [pc, #660]	; (80023ac <UART_SetConfig+0x38c>)
 8002116:	fba3 2302 	umull	r2, r3, r3, r2
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	011e      	lsls	r6, r3, #4
 800211e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002120:	461c      	mov	r4, r3
 8002122:	f04f 0500 	mov.w	r5, #0
 8002126:	4622      	mov	r2, r4
 8002128:	462b      	mov	r3, r5
 800212a:	1891      	adds	r1, r2, r2
 800212c:	6339      	str	r1, [r7, #48]	; 0x30
 800212e:	415b      	adcs	r3, r3
 8002130:	637b      	str	r3, [r7, #52]	; 0x34
 8002132:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002136:	1912      	adds	r2, r2, r4
 8002138:	eb45 0303 	adc.w	r3, r5, r3
 800213c:	f04f 0000 	mov.w	r0, #0
 8002140:	f04f 0100 	mov.w	r1, #0
 8002144:	00d9      	lsls	r1, r3, #3
 8002146:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800214a:	00d0      	lsls	r0, r2, #3
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	1911      	adds	r1, r2, r4
 8002152:	65b9      	str	r1, [r7, #88]	; 0x58
 8002154:	416b      	adcs	r3, r5
 8002156:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	461a      	mov	r2, r3
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	1891      	adds	r1, r2, r2
 8002164:	62b9      	str	r1, [r7, #40]	; 0x28
 8002166:	415b      	adcs	r3, r3
 8002168:	62fb      	str	r3, [r7, #44]	; 0x2c
 800216a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800216e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002172:	f7fe f8f5 	bl	8000360 <__aeabi_uldivmod>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4b8c      	ldr	r3, [pc, #560]	; (80023ac <UART_SetConfig+0x38c>)
 800217c:	fba3 1302 	umull	r1, r3, r3, r2
 8002180:	095b      	lsrs	r3, r3, #5
 8002182:	2164      	movs	r1, #100	; 0x64
 8002184:	fb01 f303 	mul.w	r3, r1, r3
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	3332      	adds	r3, #50	; 0x32
 800218e:	4a87      	ldr	r2, [pc, #540]	; (80023ac <UART_SetConfig+0x38c>)
 8002190:	fba2 2303 	umull	r2, r3, r2, r3
 8002194:	095b      	lsrs	r3, r3, #5
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800219c:	441e      	add	r6, r3
 800219e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021a0:	4618      	mov	r0, r3
 80021a2:	f04f 0100 	mov.w	r1, #0
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	1894      	adds	r4, r2, r2
 80021ac:	623c      	str	r4, [r7, #32]
 80021ae:	415b      	adcs	r3, r3
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
 80021b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021b6:	1812      	adds	r2, r2, r0
 80021b8:	eb41 0303 	adc.w	r3, r1, r3
 80021bc:	f04f 0400 	mov.w	r4, #0
 80021c0:	f04f 0500 	mov.w	r5, #0
 80021c4:	00dd      	lsls	r5, r3, #3
 80021c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80021ca:	00d4      	lsls	r4, r2, #3
 80021cc:	4622      	mov	r2, r4
 80021ce:	462b      	mov	r3, r5
 80021d0:	1814      	adds	r4, r2, r0
 80021d2:	653c      	str	r4, [r7, #80]	; 0x50
 80021d4:	414b      	adcs	r3, r1
 80021d6:	657b      	str	r3, [r7, #84]	; 0x54
 80021d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	461a      	mov	r2, r3
 80021de:	f04f 0300 	mov.w	r3, #0
 80021e2:	1891      	adds	r1, r2, r2
 80021e4:	61b9      	str	r1, [r7, #24]
 80021e6:	415b      	adcs	r3, r3
 80021e8:	61fb      	str	r3, [r7, #28]
 80021ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80021f2:	f7fe f8b5 	bl	8000360 <__aeabi_uldivmod>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4b6c      	ldr	r3, [pc, #432]	; (80023ac <UART_SetConfig+0x38c>)
 80021fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002200:	095b      	lsrs	r3, r3, #5
 8002202:	2164      	movs	r1, #100	; 0x64
 8002204:	fb01 f303 	mul.w	r3, r1, r3
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	3332      	adds	r3, #50	; 0x32
 800220e:	4a67      	ldr	r2, [pc, #412]	; (80023ac <UART_SetConfig+0x38c>)
 8002210:	fba2 2303 	umull	r2, r3, r2, r3
 8002214:	095b      	lsrs	r3, r3, #5
 8002216:	f003 0207 	and.w	r2, r3, #7
 800221a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4432      	add	r2, r6
 8002220:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002222:	e0b9      	b.n	8002398 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002224:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002226:	461c      	mov	r4, r3
 8002228:	f04f 0500 	mov.w	r5, #0
 800222c:	4622      	mov	r2, r4
 800222e:	462b      	mov	r3, r5
 8002230:	1891      	adds	r1, r2, r2
 8002232:	6139      	str	r1, [r7, #16]
 8002234:	415b      	adcs	r3, r3
 8002236:	617b      	str	r3, [r7, #20]
 8002238:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800223c:	1912      	adds	r2, r2, r4
 800223e:	eb45 0303 	adc.w	r3, r5, r3
 8002242:	f04f 0000 	mov.w	r0, #0
 8002246:	f04f 0100 	mov.w	r1, #0
 800224a:	00d9      	lsls	r1, r3, #3
 800224c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002250:	00d0      	lsls	r0, r2, #3
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	eb12 0804 	adds.w	r8, r2, r4
 800225a:	eb43 0905 	adc.w	r9, r3, r5
 800225e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	4618      	mov	r0, r3
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	008b      	lsls	r3, r1, #2
 8002272:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002276:	0082      	lsls	r2, r0, #2
 8002278:	4640      	mov	r0, r8
 800227a:	4649      	mov	r1, r9
 800227c:	f7fe f870 	bl	8000360 <__aeabi_uldivmod>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4b49      	ldr	r3, [pc, #292]	; (80023ac <UART_SetConfig+0x38c>)
 8002286:	fba3 2302 	umull	r2, r3, r3, r2
 800228a:	095b      	lsrs	r3, r3, #5
 800228c:	011e      	lsls	r6, r3, #4
 800228e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002290:	4618      	mov	r0, r3
 8002292:	f04f 0100 	mov.w	r1, #0
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	1894      	adds	r4, r2, r2
 800229c:	60bc      	str	r4, [r7, #8]
 800229e:	415b      	adcs	r3, r3
 80022a0:	60fb      	str	r3, [r7, #12]
 80022a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022a6:	1812      	adds	r2, r2, r0
 80022a8:	eb41 0303 	adc.w	r3, r1, r3
 80022ac:	f04f 0400 	mov.w	r4, #0
 80022b0:	f04f 0500 	mov.w	r5, #0
 80022b4:	00dd      	lsls	r5, r3, #3
 80022b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80022ba:	00d4      	lsls	r4, r2, #3
 80022bc:	4622      	mov	r2, r4
 80022be:	462b      	mov	r3, r5
 80022c0:	1814      	adds	r4, r2, r0
 80022c2:	64bc      	str	r4, [r7, #72]	; 0x48
 80022c4:	414b      	adcs	r3, r1
 80022c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f04f 0100 	mov.w	r1, #0
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	008b      	lsls	r3, r1, #2
 80022dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80022e0:	0082      	lsls	r2, r0, #2
 80022e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80022e6:	f7fe f83b 	bl	8000360 <__aeabi_uldivmod>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	4b2f      	ldr	r3, [pc, #188]	; (80023ac <UART_SetConfig+0x38c>)
 80022f0:	fba3 1302 	umull	r1, r3, r3, r2
 80022f4:	095b      	lsrs	r3, r3, #5
 80022f6:	2164      	movs	r1, #100	; 0x64
 80022f8:	fb01 f303 	mul.w	r3, r1, r3
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	3332      	adds	r3, #50	; 0x32
 8002302:	4a2a      	ldr	r2, [pc, #168]	; (80023ac <UART_SetConfig+0x38c>)
 8002304:	fba2 2303 	umull	r2, r3, r2, r3
 8002308:	095b      	lsrs	r3, r3, #5
 800230a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800230e:	441e      	add	r6, r3
 8002310:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002312:	4618      	mov	r0, r3
 8002314:	f04f 0100 	mov.w	r1, #0
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	1894      	adds	r4, r2, r2
 800231e:	603c      	str	r4, [r7, #0]
 8002320:	415b      	adcs	r3, r3
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002328:	1812      	adds	r2, r2, r0
 800232a:	eb41 0303 	adc.w	r3, r1, r3
 800232e:	f04f 0400 	mov.w	r4, #0
 8002332:	f04f 0500 	mov.w	r5, #0
 8002336:	00dd      	lsls	r5, r3, #3
 8002338:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800233c:	00d4      	lsls	r4, r2, #3
 800233e:	4622      	mov	r2, r4
 8002340:	462b      	mov	r3, r5
 8002342:	eb12 0a00 	adds.w	sl, r2, r0
 8002346:	eb43 0b01 	adc.w	fp, r3, r1
 800234a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	4618      	mov	r0, r3
 8002350:	f04f 0100 	mov.w	r1, #0
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	008b      	lsls	r3, r1, #2
 800235e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002362:	0082      	lsls	r2, r0, #2
 8002364:	4650      	mov	r0, sl
 8002366:	4659      	mov	r1, fp
 8002368:	f7fd fffa 	bl	8000360 <__aeabi_uldivmod>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <UART_SetConfig+0x38c>)
 8002372:	fba3 1302 	umull	r1, r3, r3, r2
 8002376:	095b      	lsrs	r3, r3, #5
 8002378:	2164      	movs	r1, #100	; 0x64
 800237a:	fb01 f303 	mul.w	r3, r1, r3
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	3332      	adds	r3, #50	; 0x32
 8002384:	4a09      	ldr	r2, [pc, #36]	; (80023ac <UART_SetConfig+0x38c>)
 8002386:	fba2 2303 	umull	r2, r3, r2, r3
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	f003 020f 	and.w	r2, r3, #15
 8002390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4432      	add	r2, r6
 8002396:	609a      	str	r2, [r3, #8]
}
 8002398:	bf00      	nop
 800239a:	377c      	adds	r7, #124	; 0x7c
 800239c:	46bd      	mov	sp, r7
 800239e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023a2:	bf00      	nop
 80023a4:	40011000 	.word	0x40011000
 80023a8:	40011400 	.word	0x40011400
 80023ac:	51eb851f 	.word	0x51eb851f

080023b0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f103 0208 	add.w	r2, r3, #8
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f103 0208 	add.w	r2, r3, #8
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f103 0208 	add.w	r2, r3, #8
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800240a:	b480      	push	{r7}
 800240c:	b085      	sub	sp, #20
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	601a      	str	r2, [r3, #0]
}
 8002446:	bf00      	nop
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002452:	b480      	push	{r7}
 8002454:	b085      	sub	sp, #20
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
 800245a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002468:	d103      	bne.n	8002472 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	e00c      	b.n	800248c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3308      	adds	r3, #8
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	e002      	b.n	8002480 <vListInsert+0x2e>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	429a      	cmp	r2, r3
 800248a:	d2f6      	bcs.n	800247a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	601a      	str	r2, [r3, #0]
}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6892      	ldr	r2, [r2, #8]
 80024da:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6852      	ldr	r2, [r2, #4]
 80024e4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d103      	bne.n	80024f8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1e5a      	subs	r2, r3, #1
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002522:	2301      	movs	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10a      	bne.n	8002546 <xQueueGenericReset+0x2e>
        __asm volatile
 8002530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002534:	f383 8811 	msr	BASEPRI, r3
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	60fb      	str	r3, [r7, #12]
    }
 8002542:	bf00      	nop
 8002544:	e7fe      	b.n	8002544 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d05d      	beq.n	8002608 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002550:	2b00      	cmp	r3, #0
 8002552:	d059      	beq.n	8002608 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800255c:	2100      	movs	r1, #0
 800255e:	fba3 2302 	umull	r2, r3, r3, r2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d000      	beq.n	8002568 <xQueueGenericReset+0x50>
 8002566:	2101      	movs	r1, #1
 8002568:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800256a:	2b00      	cmp	r3, #0
 800256c:	d14c      	bne.n	8002608 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 800256e:	f002 f8fb 	bl	8004768 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257a:	6939      	ldr	r1, [r7, #16]
 800257c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	441a      	add	r2, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2200      	movs	r2, #0
 800258c:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800259e:	3b01      	subs	r3, #1
 80025a0:	6939      	ldr	r1, [r7, #16]
 80025a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025a4:	fb01 f303 	mul.w	r3, r1, r3
 80025a8:	441a      	add	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	22ff      	movs	r2, #255	; 0xff
 80025b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	22ff      	movs	r2, #255	; 0xff
 80025ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d114      	bne.n	80025ee <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01a      	beq.n	8002602 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	3310      	adds	r3, #16
 80025d0:	4618      	mov	r0, r3
 80025d2:	f001 f965 	bl	80038a0 <xTaskRemoveFromEventList>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d012      	beq.n	8002602 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80025dc:	4b15      	ldr	r3, [pc, #84]	; (8002634 <xQueueGenericReset+0x11c>)
 80025de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	f3bf 8f4f 	dsb	sy
 80025e8:	f3bf 8f6f 	isb	sy
 80025ec:	e009      	b.n	8002602 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	3310      	adds	r3, #16
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fedc 	bl	80023b0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	3324      	adds	r3, #36	; 0x24
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff fed7 	bl	80023b0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002602:	f002 f8e1 	bl	80047c8 <vPortExitCritical>
 8002606:	e001      	b.n	800260c <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10a      	bne.n	8002628 <xQueueGenericReset+0x110>
        __asm volatile
 8002612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002616:	f383 8811 	msr	BASEPRI, r3
 800261a:	f3bf 8f6f 	isb	sy
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	60bb      	str	r3, [r7, #8]
    }
 8002624:	bf00      	nop
 8002626:	e7fe      	b.n	8002626 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002628:	697b      	ldr	r3, [r7, #20]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000ed04 	.word	0xe000ed04

08002638 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af02      	add	r7, sp, #8
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	4613      	mov	r3, r2
 8002644:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d02e      	beq.n	80026ae <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002650:	2100      	movs	r1, #0
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	fba3 2302 	umull	r2, r3, r3, r2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d000      	beq.n	8002660 <xQueueGenericCreate+0x28>
 800265e:	2101      	movs	r1, #1
 8002660:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002662:	2b00      	cmp	r3, #0
 8002664:	d123      	bne.n	80026ae <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800266e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002672:	d81c      	bhi.n	80026ae <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	fb02 f303 	mul.w	r3, r2, r3
 800267c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	3350      	adds	r3, #80	; 0x50
 8002682:	4618      	mov	r0, r3
 8002684:	f002 f992 	bl	80049ac <pvPortMalloc>
 8002688:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d01c      	beq.n	80026ca <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3350      	adds	r3, #80	; 0x50
 8002698:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800269a:	79fa      	ldrb	r2, [r7, #7]
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	4613      	mov	r3, r2
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f814 	bl	80026d4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80026ac:	e00d      	b.n	80026ca <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10a      	bne.n	80026ca <xQueueGenericCreate+0x92>
        __asm volatile
 80026b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b8:	f383 8811 	msr	BASEPRI, r3
 80026bc:	f3bf 8f6f 	isb	sy
 80026c0:	f3bf 8f4f 	dsb	sy
 80026c4:	613b      	str	r3, [r7, #16]
    }
 80026c6:	bf00      	nop
 80026c8:	e7fe      	b.n	80026c8 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80026ca:	69fb      	ldr	r3, [r7, #28]
    }
 80026cc:	4618      	mov	r0, r3
 80026ce:	3720      	adds	r7, #32
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
 80026e0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d103      	bne.n	80026f0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	e002      	b.n	80026f6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002702:	2101      	movs	r1, #1
 8002704:	69b8      	ldr	r0, [r7, #24]
 8002706:	f7ff ff07 	bl	8002518 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	78fa      	ldrb	r2, [r7, #3]
 800270e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002712:	bf00      	nop
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00e      	beq.n	8002746 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800273a:	2300      	movs	r3, #0
 800273c:	2200      	movs	r2, #0
 800273e:	2100      	movs	r1, #0
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f81d 	bl	8002780 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 800274e:	b580      	push	{r7, lr}
 8002750:	b086      	sub	sp, #24
 8002752:	af00      	add	r7, sp, #0
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002758:	2301      	movs	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	2300      	movs	r3, #0
 800275e:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	461a      	mov	r2, r3
 8002764:	6939      	ldr	r1, [r7, #16]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f7ff ff66 	bl	8002638 <xQueueGenericCreate>
 800276c:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f7ff ffd3 	bl	800271a <prvInitialiseMutex>

        return xNewQueue;
 8002774:	68fb      	ldr	r3, [r7, #12]
    }
 8002776:	4618      	mov	r0, r3
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08e      	sub	sp, #56	; 0x38
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800278e:	2300      	movs	r3, #0
 8002790:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10a      	bne.n	80027b2 <xQueueGenericSend+0x32>
        __asm volatile
 800279c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a0:	f383 8811 	msr	BASEPRI, r3
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	f3bf 8f4f 	dsb	sy
 80027ac:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80027ae:	bf00      	nop
 80027b0:	e7fe      	b.n	80027b0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d103      	bne.n	80027c0 <xQueueGenericSend+0x40>
 80027b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <xQueueGenericSend+0x44>
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <xQueueGenericSend+0x46>
 80027c4:	2300      	movs	r3, #0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10a      	bne.n	80027e0 <xQueueGenericSend+0x60>
        __asm volatile
 80027ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ce:	f383 8811 	msr	BASEPRI, r3
 80027d2:	f3bf 8f6f 	isb	sy
 80027d6:	f3bf 8f4f 	dsb	sy
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80027dc:	bf00      	nop
 80027de:	e7fe      	b.n	80027de <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d103      	bne.n	80027ee <xQueueGenericSend+0x6e>
 80027e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <xQueueGenericSend+0x72>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <xQueueGenericSend+0x74>
 80027f2:	2300      	movs	r3, #0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10a      	bne.n	800280e <xQueueGenericSend+0x8e>
        __asm volatile
 80027f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	623b      	str	r3, [r7, #32]
    }
 800280a:	bf00      	nop
 800280c:	e7fe      	b.n	800280c <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800280e:	f001 f9e3 	bl	8003bd8 <xTaskGetSchedulerState>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d102      	bne.n	800281e <xQueueGenericSend+0x9e>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <xQueueGenericSend+0xa2>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <xQueueGenericSend+0xa4>
 8002822:	2300      	movs	r3, #0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10a      	bne.n	800283e <xQueueGenericSend+0xbe>
        __asm volatile
 8002828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282c:	f383 8811 	msr	BASEPRI, r3
 8002830:	f3bf 8f6f 	isb	sy
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	61fb      	str	r3, [r7, #28]
    }
 800283a:	bf00      	nop
 800283c:	e7fe      	b.n	800283c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800283e:	f001 ff93 	bl	8004768 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <xQueueGenericSend+0xd4>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b02      	cmp	r3, #2
 8002852:	d129      	bne.n	80028a8 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002854:	683a      	ldr	r2, [r7, #0]
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800285a:	f000 fa93 	bl	8002d84 <prvCopyDataToQueue>
 800285e:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	2b00      	cmp	r3, #0
 8002866:	d010      	beq.n	800288a <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800286a:	3324      	adds	r3, #36	; 0x24
 800286c:	4618      	mov	r0, r3
 800286e:	f001 f817 	bl	80038a0 <xTaskRemoveFromEventList>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d013      	beq.n	80028a0 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002878:	4b3f      	ldr	r3, [pc, #252]	; (8002978 <xQueueGenericSend+0x1f8>)
 800287a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	f3bf 8f4f 	dsb	sy
 8002884:	f3bf 8f6f 	isb	sy
 8002888:	e00a      	b.n	80028a0 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d007      	beq.n	80028a0 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002890:	4b39      	ldr	r3, [pc, #228]	; (8002978 <xQueueGenericSend+0x1f8>)
 8002892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80028a0:	f001 ff92 	bl	80047c8 <vPortExitCritical>
                return pdPASS;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e063      	b.n	8002970 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d103      	bne.n	80028b6 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80028ae:	f001 ff8b 	bl	80047c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	e05c      	b.n	8002970 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80028b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d106      	bne.n	80028ca <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	4618      	mov	r0, r3
 80028c2:	f001 f84f 	bl	8003964 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80028c6:	2301      	movs	r3, #1
 80028c8:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80028ca:	f001 ff7d 	bl	80047c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80028ce:	f000 fdb7 	bl	8003440 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80028d2:	f001 ff49 	bl	8004768 <vPortEnterCritical>
 80028d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028dc:	b25b      	sxtb	r3, r3
 80028de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e2:	d103      	bne.n	80028ec <xQueueGenericSend+0x16c>
 80028e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028f2:	b25b      	sxtb	r3, r3
 80028f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f8:	d103      	bne.n	8002902 <xQueueGenericSend+0x182>
 80028fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002902:	f001 ff61 	bl	80047c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002906:	1d3a      	adds	r2, r7, #4
 8002908:	f107 0314 	add.w	r3, r7, #20
 800290c:	4611      	mov	r1, r2
 800290e:	4618      	mov	r0, r3
 8002910:	f001 f83e 	bl	8003990 <xTaskCheckForTimeOut>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d124      	bne.n	8002964 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800291a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800291c:	f000 fb2a 	bl	8002f74 <prvIsQueueFull>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d018      	beq.n	8002958 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002928:	3310      	adds	r3, #16
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f000 ff66 	bl	8003800 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002934:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002936:	f000 fab5 	bl	8002ea4 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800293a:	f000 fd8f 	bl	800345c <xTaskResumeAll>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	f47f af7c 	bne.w	800283e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002946:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <xQueueGenericSend+0x1f8>)
 8002948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	f3bf 8f6f 	isb	sy
 8002956:	e772      	b.n	800283e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002958:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800295a:	f000 faa3 	bl	8002ea4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800295e:	f000 fd7d 	bl	800345c <xTaskResumeAll>
 8002962:	e76c      	b.n	800283e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002964:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002966:	f000 fa9d 	bl	8002ea4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800296a:	f000 fd77 	bl	800345c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800296e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002970:	4618      	mov	r0, r3
 8002972:	3738      	adds	r7, #56	; 0x38
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	e000ed04 	.word	0xe000ed04

0800297c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08c      	sub	sp, #48	; 0x30
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002988:	2300      	movs	r3, #0
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10a      	bne.n	80029ac <xQueueReceive+0x30>
        __asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	623b      	str	r3, [r7, #32]
    }
 80029a8:	bf00      	nop
 80029aa:	e7fe      	b.n	80029aa <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <xQueueReceive+0x3e>
 80029b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <xQueueReceive+0x42>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <xQueueReceive+0x44>
 80029be:	2300      	movs	r3, #0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10a      	bne.n	80029da <xQueueReceive+0x5e>
        __asm volatile
 80029c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c8:	f383 8811 	msr	BASEPRI, r3
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	61fb      	str	r3, [r7, #28]
    }
 80029d6:	bf00      	nop
 80029d8:	e7fe      	b.n	80029d8 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029da:	f001 f8fd 	bl	8003bd8 <xTaskGetSchedulerState>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d102      	bne.n	80029ea <xQueueReceive+0x6e>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <xQueueReceive+0x72>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <xQueueReceive+0x74>
 80029ee:	2300      	movs	r3, #0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10a      	bne.n	8002a0a <xQueueReceive+0x8e>
        __asm volatile
 80029f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	61bb      	str	r3, [r7, #24]
    }
 8002a06:	bf00      	nop
 8002a08:	e7fe      	b.n	8002a08 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002a0a:	f001 fead 	bl	8004768 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d01f      	beq.n	8002a5a <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a1a:	68b9      	ldr	r1, [r7, #8]
 8002a1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a1e:	f000 fa1b 	bl	8002e58 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	1e5a      	subs	r2, r3, #1
 8002a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a28:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00f      	beq.n	8002a52 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a34:	3310      	adds	r3, #16
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 ff32 	bl	80038a0 <xTaskRemoveFromEventList>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002a42:	4b3d      	ldr	r3, [pc, #244]	; (8002b38 <xQueueReceive+0x1bc>)
 8002a44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	f3bf 8f4f 	dsb	sy
 8002a4e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002a52:	f001 feb9 	bl	80047c8 <vPortExitCritical>
                return pdPASS;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e069      	b.n	8002b2e <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d103      	bne.n	8002a68 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002a60:	f001 feb2 	bl	80047c8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e062      	b.n	8002b2e <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d106      	bne.n	8002a7c <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002a6e:	f107 0310 	add.w	r3, r7, #16
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 ff76 	bl	8003964 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002a7c:	f001 fea4 	bl	80047c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002a80:	f000 fcde 	bl	8003440 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002a84:	f001 fe70 	bl	8004768 <vPortEnterCritical>
 8002a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a8e:	b25b      	sxtb	r3, r3
 8002a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a94:	d103      	bne.n	8002a9e <xQueueReceive+0x122>
 8002a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002aa4:	b25b      	sxtb	r3, r3
 8002aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aaa:	d103      	bne.n	8002ab4 <xQueueReceive+0x138>
 8002aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ab4:	f001 fe88 	bl	80047c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ab8:	1d3a      	adds	r2, r7, #4
 8002aba:	f107 0310 	add.w	r3, r7, #16
 8002abe:	4611      	mov	r1, r2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f000 ff65 	bl	8003990 <xTaskCheckForTimeOut>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d123      	bne.n	8002b14 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002acc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ace:	f000 fa3b 	bl	8002f48 <prvIsQueueEmpty>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d017      	beq.n	8002b08 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ada:	3324      	adds	r3, #36	; 0x24
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	4611      	mov	r1, r2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fe8d 	bl	8003800 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002ae6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ae8:	f000 f9dc 	bl	8002ea4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002aec:	f000 fcb6 	bl	800345c <xTaskResumeAll>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d189      	bne.n	8002a0a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002af6:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <xQueueReceive+0x1bc>)
 8002af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	f3bf 8f4f 	dsb	sy
 8002b02:	f3bf 8f6f 	isb	sy
 8002b06:	e780      	b.n	8002a0a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002b08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b0a:	f000 f9cb 	bl	8002ea4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002b0e:	f000 fca5 	bl	800345c <xTaskResumeAll>
 8002b12:	e77a      	b.n	8002a0a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002b14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b16:	f000 f9c5 	bl	8002ea4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002b1a:	f000 fc9f 	bl	800345c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b20:	f000 fa12 	bl	8002f48 <prvIsQueueEmpty>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f43f af6f 	beq.w	8002a0a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002b2c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3730      	adds	r7, #48	; 0x30
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	e000ed04 	.word	0xe000ed04

08002b3c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08e      	sub	sp, #56	; 0x38
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10a      	bne.n	8002b6e <xQueueSemaphoreTake+0x32>
        __asm volatile
 8002b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b5c:	f383 8811 	msr	BASEPRI, r3
 8002b60:	f3bf 8f6f 	isb	sy
 8002b64:	f3bf 8f4f 	dsb	sy
 8002b68:	623b      	str	r3, [r7, #32]
    }
 8002b6a:	bf00      	nop
 8002b6c:	e7fe      	b.n	8002b6c <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8002b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00a      	beq.n	8002b8c <xQueueSemaphoreTake+0x50>
        __asm volatile
 8002b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7a:	f383 8811 	msr	BASEPRI, r3
 8002b7e:	f3bf 8f6f 	isb	sy
 8002b82:	f3bf 8f4f 	dsb	sy
 8002b86:	61fb      	str	r3, [r7, #28]
    }
 8002b88:	bf00      	nop
 8002b8a:	e7fe      	b.n	8002b8a <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b8c:	f001 f824 	bl	8003bd8 <xTaskGetSchedulerState>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d102      	bne.n	8002b9c <xQueueSemaphoreTake+0x60>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <xQueueSemaphoreTake+0x64>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <xQueueSemaphoreTake+0x66>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10a      	bne.n	8002bbc <xQueueSemaphoreTake+0x80>
        __asm volatile
 8002ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002baa:	f383 8811 	msr	BASEPRI, r3
 8002bae:	f3bf 8f6f 	isb	sy
 8002bb2:	f3bf 8f4f 	dsb	sy
 8002bb6:	61bb      	str	r3, [r7, #24]
    }
 8002bb8:	bf00      	nop
 8002bba:	e7fe      	b.n	8002bba <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002bbc:	f001 fdd4 	bl	8004768 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc4:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d024      	beq.n	8002c16 <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bce:	1e5a      	subs	r2, r3, #1
 8002bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd2:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d104      	bne.n	8002be6 <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002bdc:	f001 f998 	bl	8003f10 <pvTaskIncrementMutexHeldCount>
 8002be0:	4602      	mov	r2, r0
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00f      	beq.n	8002c0e <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf0:	3310      	adds	r3, #16
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fe54 	bl	80038a0 <xTaskRemoveFromEventList>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bfe:	4b54      	ldr	r3, [pc, #336]	; (8002d50 <xQueueSemaphoreTake+0x214>)
 8002c00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	f3bf 8f4f 	dsb	sy
 8002c0a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002c0e:	f001 fddb 	bl	80047c8 <vPortExitCritical>
                return pdPASS;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e097      	b.n	8002d46 <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d111      	bne.n	8002c40 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00a      	beq.n	8002c38 <xQueueSemaphoreTake+0xfc>
        __asm volatile
 8002c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c26:	f383 8811 	msr	BASEPRI, r3
 8002c2a:	f3bf 8f6f 	isb	sy
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	617b      	str	r3, [r7, #20]
    }
 8002c34:	bf00      	nop
 8002c36:	e7fe      	b.n	8002c36 <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8002c38:	f001 fdc6 	bl	80047c8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e082      	b.n	8002d46 <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002c46:	f107 030c 	add.w	r3, r7, #12
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 fe8a 	bl	8003964 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002c50:	2301      	movs	r3, #1
 8002c52:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002c54:	f001 fdb8 	bl	80047c8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002c58:	f000 fbf2 	bl	8003440 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002c5c:	f001 fd84 	bl	8004768 <vPortEnterCritical>
 8002c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c66:	b25b      	sxtb	r3, r3
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c6c:	d103      	bne.n	8002c76 <xQueueSemaphoreTake+0x13a>
 8002c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c7c:	b25b      	sxtb	r3, r3
 8002c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c82:	d103      	bne.n	8002c8c <xQueueSemaphoreTake+0x150>
 8002c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c8c:	f001 fd9c 	bl	80047c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c90:	463a      	mov	r2, r7
 8002c92:	f107 030c 	add.w	r3, r7, #12
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 fe79 	bl	8003990 <xTaskCheckForTimeOut>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d132      	bne.n	8002d0a <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ca4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ca6:	f000 f94f 	bl	8002f48 <prvIsQueueEmpty>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d026      	beq.n	8002cfe <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d109      	bne.n	8002ccc <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 8002cb8:	f001 fd56 	bl	8004768 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 ffa7 	bl	8003c14 <xTaskPriorityInherit>
 8002cc6:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 8002cc8:	f001 fd7e 	bl	80047c8 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cce:	3324      	adds	r3, #36	; 0x24
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f000 fd93 	bl	8003800 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002cda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002cdc:	f000 f8e2 	bl	8002ea4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002ce0:	f000 fbbc 	bl	800345c <xTaskResumeAll>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f47f af68 	bne.w	8002bbc <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 8002cec:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <xQueueSemaphoreTake+0x214>)
 8002cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	f3bf 8f4f 	dsb	sy
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	e75e      	b.n	8002bbc <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8002cfe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d00:	f000 f8d0 	bl	8002ea4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002d04:	f000 fbaa 	bl	800345c <xTaskResumeAll>
 8002d08:	e758      	b.n	8002bbc <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8002d0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d0c:	f000 f8ca 	bl	8002ea4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002d10:	f000 fba4 	bl	800345c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d16:	f000 f917 	bl	8002f48 <prvIsQueueEmpty>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f43f af4d 	beq.w	8002bbc <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8002d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00d      	beq.n	8002d44 <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 8002d28:	f001 fd1e 	bl	8004768 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002d2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d2e:	f000 f811 	bl	8002d54 <prvGetDisinheritPriorityAfterTimeout>
 8002d32:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f001 f85a 	bl	8003df4 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8002d40:	f001 fd42 	bl	80047c8 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002d44:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3738      	adds	r7, #56	; 0x38
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	e000ed04 	.word	0xe000ed04

08002d54 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f1c3 0305 	rsb	r3, r3, #5
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	e001      	b.n	8002d76 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8002d76:	68fb      	ldr	r3, [r7, #12]
    }
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d98:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10d      	bne.n	8002dbe <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d14d      	bne.n	8002e46 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 ffa6 	bl	8003d00 <xTaskPriorityDisinherit>
 8002db4:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	e043      	b.n	8002e46 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d119      	bne.n	8002df8 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6858      	ldr	r0, [r3, #4]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	461a      	mov	r2, r3
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	f003 fd08 	bl	80067e4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	441a      	add	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d32b      	bcc.n	8002e46 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	e026      	b.n	8002e46 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	68d8      	ldr	r0, [r3, #12]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	461a      	mov	r2, r3
 8002e02:	68b9      	ldr	r1, [r7, #8]
 8002e04:	f003 fcee 	bl	80067e4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	425b      	negs	r3, r3
 8002e12:	441a      	add	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d207      	bcs.n	8002e34 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2c:	425b      	negs	r3, r3
 8002e2e:	441a      	add	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d105      	bne.n	8002e46 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	3b01      	subs	r3, #1
 8002e44:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1c5a      	adds	r2, r3, #1
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002e4e:	697b      	ldr	r3, [r7, #20]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d018      	beq.n	8002e9c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68da      	ldr	r2, [r3, #12]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	441a      	add	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d303      	bcc.n	8002e8c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68d9      	ldr	r1, [r3, #12]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	461a      	mov	r2, r3
 8002e96:	6838      	ldr	r0, [r7, #0]
 8002e98:	f003 fca4 	bl	80067e4 <memcpy>
    }
}
 8002e9c:	bf00      	nop
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002eac:	f001 fc5c 	bl	8004768 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002eb6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002eb8:	e011      	b.n	8002ede <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d012      	beq.n	8002ee8 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3324      	adds	r3, #36	; 0x24
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 fcea 	bl	80038a0 <xTaskRemoveFromEventList>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002ed2:	f000 fdc3 	bl	8003a5c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	dce9      	bgt.n	8002eba <prvUnlockQueue+0x16>
 8002ee6:	e000      	b.n	8002eea <prvUnlockQueue+0x46>
                        break;
 8002ee8:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	22ff      	movs	r2, #255	; 0xff
 8002eee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002ef2:	f001 fc69 	bl	80047c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002ef6:	f001 fc37 	bl	8004768 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f00:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f02:	e011      	b.n	8002f28 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d012      	beq.n	8002f32 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3310      	adds	r3, #16
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 fcc5 	bl	80038a0 <xTaskRemoveFromEventList>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002f1c:	f000 fd9e 	bl	8003a5c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002f20:	7bbb      	ldrb	r3, [r7, #14]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	dce9      	bgt.n	8002f04 <prvUnlockQueue+0x60>
 8002f30:	e000      	b.n	8002f34 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002f32:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	22ff      	movs	r2, #255	; 0xff
 8002f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002f3c:	f001 fc44 	bl	80047c8 <vPortExitCritical>
}
 8002f40:	bf00      	nop
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002f50:	f001 fc0a 	bl	8004768 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d102      	bne.n	8002f62 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	e001      	b.n	8002f66 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002f62:	2300      	movs	r3, #0
 8002f64:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002f66:	f001 fc2f 	bl	80047c8 <vPortExitCritical>

    return xReturn;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002f7c:	f001 fbf4 	bl	8004768 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d102      	bne.n	8002f92 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	e001      	b.n	8002f96 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002f96:	f001 fc17 	bl	80047c8 <vPortExitCritical>

    return xReturn;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002fa4:	b480      	push	{r7}
 8002fa6:	b087      	sub	sp, #28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10a      	bne.n	8002fca <vQueueAddToRegistry+0x26>
        __asm volatile
 8002fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb8:	f383 8811 	msr	BASEPRI, r3
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	60fb      	str	r3, [r7, #12]
    }
 8002fc6:	bf00      	nop
 8002fc8:	e7fe      	b.n	8002fc8 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d024      	beq.n	800301e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
 8002fd8:	e01e      	b.n	8003018 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002fda:	4a18      	ldr	r2, [pc, #96]	; (800303c <vQueueAddToRegistry+0x98>)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d105      	bne.n	8002ff6 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4a13      	ldr	r2, [pc, #76]	; (800303c <vQueueAddToRegistry+0x98>)
 8002ff0:	4413      	add	r3, r2
 8002ff2:	613b      	str	r3, [r7, #16]
                    break;
 8002ff4:	e013      	b.n	800301e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <vQueueAddToRegistry+0x6e>
 8002ffc:	4a0f      	ldr	r2, [pc, #60]	; (800303c <vQueueAddToRegistry+0x98>)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d104      	bne.n	8003012 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	4a0b      	ldr	r2, [pc, #44]	; (800303c <vQueueAddToRegistry+0x98>)
 800300e:	4413      	add	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	3301      	adds	r3, #1
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2b07      	cmp	r3, #7
 800301c:	d9dd      	bls.n	8002fda <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003030:	bf00      	nop
 8003032:	371c      	adds	r7, #28
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr
 800303c:	20014444 	.word	0x20014444

08003040 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003050:	f001 fb8a 	bl	8004768 <vPortEnterCritical>
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800305a:	b25b      	sxtb	r3, r3
 800305c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003060:	d103      	bne.n	800306a <vQueueWaitForMessageRestricted+0x2a>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003070:	b25b      	sxtb	r3, r3
 8003072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003076:	d103      	bne.n	8003080 <vQueueWaitForMessageRestricted+0x40>
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003080:	f001 fba2 	bl	80047c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003088:	2b00      	cmp	r3, #0
 800308a:	d106      	bne.n	800309a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	3324      	adds	r3, #36	; 0x24
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68b9      	ldr	r1, [r7, #8]
 8003094:	4618      	mov	r0, r3
 8003096:	f000 fbd7 	bl	8003848 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800309a:	6978      	ldr	r0, [r7, #20]
 800309c:	f7ff ff02 	bl	8002ea4 <prvUnlockQueue>
    }
 80030a0:	bf00      	nop
 80030a2:	3718      	adds	r7, #24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b08c      	sub	sp, #48	; 0x30
 80030ac:	af04      	add	r7, sp, #16
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	603b      	str	r3, [r7, #0]
 80030b4:	4613      	mov	r3, r2
 80030b6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80030b8:	88fb      	ldrh	r3, [r7, #6]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4618      	mov	r0, r3
 80030be:	f001 fc75 	bl	80049ac <pvPortMalloc>
 80030c2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00e      	beq.n	80030e8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80030ca:	2058      	movs	r0, #88	; 0x58
 80030cc:	f001 fc6e 	bl	80049ac <pvPortMalloc>
 80030d0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	631a      	str	r2, [r3, #48]	; 0x30
 80030de:	e005      	b.n	80030ec <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80030e0:	6978      	ldr	r0, [r7, #20]
 80030e2:	f001 fd43 	bl	8004b6c <vPortFree>
 80030e6:	e001      	b.n	80030ec <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d013      	beq.n	800311a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80030f2:	88fa      	ldrh	r2, [r7, #6]
 80030f4:	2300      	movs	r3, #0
 80030f6:	9303      	str	r3, [sp, #12]
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	9302      	str	r3, [sp, #8]
 80030fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030fe:	9301      	str	r3, [sp, #4]
 8003100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	68b9      	ldr	r1, [r7, #8]
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f80e 	bl	800312a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800310e:	69f8      	ldr	r0, [r7, #28]
 8003110:	f000 f8a2 	bl	8003258 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003114:	2301      	movs	r3, #1
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	e002      	b.n	8003120 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800311a:	f04f 33ff 	mov.w	r3, #4294967295
 800311e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003120:	69bb      	ldr	r3, [r7, #24]
    }
 8003122:	4618      	mov	r0, r3
 8003124:	3720      	adds	r7, #32
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b088      	sub	sp, #32
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	461a      	mov	r2, r3
 8003142:	21a5      	movs	r1, #165	; 0xa5
 8003144:	f003 fb5c 	bl	8006800 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003152:	3b01      	subs	r3, #1
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4413      	add	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	f023 0307 	bic.w	r3, r3, #7
 8003160:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00a      	beq.n	8003182 <prvInitialiseNewTask+0x58>
        __asm volatile
 800316c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003170:	f383 8811 	msr	BASEPRI, r3
 8003174:	f3bf 8f6f 	isb	sy
 8003178:	f3bf 8f4f 	dsb	sy
 800317c:	617b      	str	r3, [r7, #20]
    }
 800317e:	bf00      	nop
 8003180:	e7fe      	b.n	8003180 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d01f      	beq.n	80031c8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003188:	2300      	movs	r3, #0
 800318a:	61fb      	str	r3, [r7, #28]
 800318c:	e012      	b.n	80031b4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	4413      	add	r3, r2
 8003194:	7819      	ldrb	r1, [r3, #0]
 8003196:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	4413      	add	r3, r2
 800319c:	3334      	adds	r3, #52	; 0x34
 800319e:	460a      	mov	r2, r1
 80031a0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	4413      	add	r3, r2
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d006      	beq.n	80031bc <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3301      	adds	r3, #1
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	2b09      	cmp	r3, #9
 80031b8:	d9e9      	bls.n	800318e <prvInitialiseNewTask+0x64>
 80031ba:	e000      	b.n	80031be <prvInitialiseNewTask+0x94>
            {
                break;
 80031bc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80031be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80031c6:	e003      	b.n	80031d0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80031c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d901      	bls.n	80031da <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80031d6:	2304      	movs	r3, #4
 80031d8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80031da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031de:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80031e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031e4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80031e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e8:	2200      	movs	r2, #0
 80031ea:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80031ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ee:	3304      	adds	r3, #4
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff f8fd 	bl	80023f0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80031f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f8:	3318      	adds	r3, #24
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff f8f8 	bl	80023f0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003202:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003204:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003208:	f1c3 0205 	rsb	r2, r3, #5
 800320c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003212:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003214:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003218:	3350      	adds	r3, #80	; 0x50
 800321a:	2204      	movs	r2, #4
 800321c:	2100      	movs	r1, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f003 faee 	bl	8006800 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	3354      	adds	r3, #84	; 0x54
 8003228:	2201      	movs	r2, #1
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f003 fae7 	bl	8006800 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	68f9      	ldr	r1, [r7, #12]
 8003236:	69b8      	ldr	r0, [r7, #24]
 8003238:	f001 f968 	bl	800450c <pxPortInitialiseStack>
 800323c:	4602      	mov	r2, r0
 800323e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003240:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800324c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800324e:	bf00      	nop
 8003250:	3720      	adds	r7, #32
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003260:	f001 fa82 	bl	8004768 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003264:	4b2c      	ldr	r3, [pc, #176]	; (8003318 <prvAddNewTaskToReadyList+0xc0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	3301      	adds	r3, #1
 800326a:	4a2b      	ldr	r2, [pc, #172]	; (8003318 <prvAddNewTaskToReadyList+0xc0>)
 800326c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800326e:	4b2b      	ldr	r3, [pc, #172]	; (800331c <prvAddNewTaskToReadyList+0xc4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003276:	4a29      	ldr	r2, [pc, #164]	; (800331c <prvAddNewTaskToReadyList+0xc4>)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800327c:	4b26      	ldr	r3, [pc, #152]	; (8003318 <prvAddNewTaskToReadyList+0xc0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d110      	bne.n	80032a6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003284:	f000 fc0e 	bl	8003aa4 <prvInitialiseTaskLists>
 8003288:	e00d      	b.n	80032a6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800328a:	4b25      	ldr	r3, [pc, #148]	; (8003320 <prvAddNewTaskToReadyList+0xc8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003292:	4b22      	ldr	r3, [pc, #136]	; (800331c <prvAddNewTaskToReadyList+0xc4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329c:	429a      	cmp	r2, r3
 800329e:	d802      	bhi.n	80032a6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80032a0:	4a1e      	ldr	r2, [pc, #120]	; (800331c <prvAddNewTaskToReadyList+0xc4>)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80032a6:	4b1f      	ldr	r3, [pc, #124]	; (8003324 <prvAddNewTaskToReadyList+0xcc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	3301      	adds	r3, #1
 80032ac:	4a1d      	ldr	r2, [pc, #116]	; (8003324 <prvAddNewTaskToReadyList+0xcc>)
 80032ae:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80032b0:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <prvAddNewTaskToReadyList+0xcc>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	2201      	movs	r2, #1
 80032be:	409a      	lsls	r2, r3
 80032c0:	4b19      	ldr	r3, [pc, #100]	; (8003328 <prvAddNewTaskToReadyList+0xd0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	4a18      	ldr	r2, [pc, #96]	; (8003328 <prvAddNewTaskToReadyList+0xd0>)
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4a15      	ldr	r2, [pc, #84]	; (800332c <prvAddNewTaskToReadyList+0xd4>)
 80032d8:	441a      	add	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	4619      	mov	r1, r3
 80032e0:	4610      	mov	r0, r2
 80032e2:	f7ff f892 	bl	800240a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80032e6:	f001 fa6f 	bl	80047c8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80032ea:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <prvAddNewTaskToReadyList+0xc8>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00e      	beq.n	8003310 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80032f2:	4b0a      	ldr	r3, [pc, #40]	; (800331c <prvAddNewTaskToReadyList+0xc4>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d207      	bcs.n	8003310 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003300:	4b0b      	ldr	r3, [pc, #44]	; (8003330 <prvAddNewTaskToReadyList+0xd8>)
 8003302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	f3bf 8f4f 	dsb	sy
 800330c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	20000178 	.word	0x20000178
 800331c:	200000a0 	.word	0x200000a0
 8003320:	20000184 	.word	0x20000184
 8003324:	20000194 	.word	0x20000194
 8003328:	20000180 	.word	0x20000180
 800332c:	200000a4 	.word	0x200000a4
 8003330:	e000ed04 	.word	0xe000ed04

08003334 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d017      	beq.n	8003376 <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8003346:	4b13      	ldr	r3, [pc, #76]	; (8003394 <vTaskDelay+0x60>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00a      	beq.n	8003364 <vTaskDelay+0x30>
        __asm volatile
 800334e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003352:	f383 8811 	msr	BASEPRI, r3
 8003356:	f3bf 8f6f 	isb	sy
 800335a:	f3bf 8f4f 	dsb	sy
 800335e:	60bb      	str	r3, [r7, #8]
    }
 8003360:	bf00      	nop
 8003362:	e7fe      	b.n	8003362 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8003364:	f000 f86c 	bl	8003440 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003368:	2100      	movs	r1, #0
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fde4 	bl	8003f38 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8003370:	f000 f874 	bl	800345c <xTaskResumeAll>
 8003374:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d107      	bne.n	800338c <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <vTaskDelay+0x64>)
 800337e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800338c:	bf00      	nop
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	200001a0 	.word	0x200001a0
 8003398:	e000ed04 	.word	0xe000ed04

0800339c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80033a2:	4b20      	ldr	r3, [pc, #128]	; (8003424 <vTaskStartScheduler+0x88>)
 80033a4:	9301      	str	r3, [sp, #4]
 80033a6:	2300      	movs	r3, #0
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	2300      	movs	r3, #0
 80033ac:	2282      	movs	r2, #130	; 0x82
 80033ae:	491e      	ldr	r1, [pc, #120]	; (8003428 <vTaskStartScheduler+0x8c>)
 80033b0:	481e      	ldr	r0, [pc, #120]	; (800342c <vTaskStartScheduler+0x90>)
 80033b2:	f7ff fe79 	bl	80030a8 <xTaskCreate>
 80033b6:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d102      	bne.n	80033c4 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80033be:	f000 fe21 	bl	8004004 <xTimerCreateTimerTask>
 80033c2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d116      	bne.n	80033f8 <vTaskStartScheduler+0x5c>
        __asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	60bb      	str	r3, [r7, #8]
    }
 80033dc:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80033de:	4b14      	ldr	r3, [pc, #80]	; (8003430 <vTaskStartScheduler+0x94>)
 80033e0:	f04f 32ff 	mov.w	r2, #4294967295
 80033e4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80033e6:	4b13      	ldr	r3, [pc, #76]	; (8003434 <vTaskStartScheduler+0x98>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <vTaskStartScheduler+0x9c>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80033f2:	f001 f917 	bl	8004624 <xPortStartScheduler>
 80033f6:	e00e      	b.n	8003416 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fe:	d10a      	bne.n	8003416 <vTaskStartScheduler+0x7a>
        __asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	607b      	str	r3, [r7, #4]
    }
 8003412:	bf00      	nop
 8003414:	e7fe      	b.n	8003414 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003416:	4b09      	ldr	r3, [pc, #36]	; (800343c <vTaskStartScheduler+0xa0>)
 8003418:	681b      	ldr	r3, [r3, #0]
}
 800341a:	bf00      	nop
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	2000019c 	.word	0x2000019c
 8003428:	080070c8 	.word	0x080070c8
 800342c:	08003a75 	.word	0x08003a75
 8003430:	20000198 	.word	0x20000198
 8003434:	20000184 	.word	0x20000184
 8003438:	2000017c 	.word	0x2000017c
 800343c:	2000000c 	.word	0x2000000c

08003440 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003444:	4b04      	ldr	r3, [pc, #16]	; (8003458 <vTaskSuspendAll+0x18>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3301      	adds	r3, #1
 800344a:	4a03      	ldr	r2, [pc, #12]	; (8003458 <vTaskSuspendAll+0x18>)
 800344c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800344e:	bf00      	nop
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	200001a0 	.word	0x200001a0

0800345c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800346a:	4b41      	ldr	r3, [pc, #260]	; (8003570 <xTaskResumeAll+0x114>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10a      	bne.n	8003488 <xTaskResumeAll+0x2c>
        __asm volatile
 8003472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	603b      	str	r3, [r7, #0]
    }
 8003484:	bf00      	nop
 8003486:	e7fe      	b.n	8003486 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003488:	f001 f96e 	bl	8004768 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800348c:	4b38      	ldr	r3, [pc, #224]	; (8003570 <xTaskResumeAll+0x114>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	3b01      	subs	r3, #1
 8003492:	4a37      	ldr	r2, [pc, #220]	; (8003570 <xTaskResumeAll+0x114>)
 8003494:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003496:	4b36      	ldr	r3, [pc, #216]	; (8003570 <xTaskResumeAll+0x114>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d161      	bne.n	8003562 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800349e:	4b35      	ldr	r3, [pc, #212]	; (8003574 <xTaskResumeAll+0x118>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d05d      	beq.n	8003562 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034a6:	e02e      	b.n	8003506 <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034a8:	4b33      	ldr	r3, [pc, #204]	; (8003578 <xTaskResumeAll+0x11c>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	3318      	adds	r3, #24
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff f805 	bl	80024c4 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	3304      	adds	r3, #4
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f800 	bl	80024c4 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c8:	2201      	movs	r2, #1
 80034ca:	409a      	lsls	r2, r3
 80034cc:	4b2b      	ldr	r3, [pc, #172]	; (800357c <xTaskResumeAll+0x120>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	4a2a      	ldr	r2, [pc, #168]	; (800357c <xTaskResumeAll+0x120>)
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4a27      	ldr	r2, [pc, #156]	; (8003580 <xTaskResumeAll+0x124>)
 80034e4:	441a      	add	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	3304      	adds	r3, #4
 80034ea:	4619      	mov	r1, r3
 80034ec:	4610      	mov	r0, r2
 80034ee:	f7fe ff8c 	bl	800240a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f6:	4b23      	ldr	r3, [pc, #140]	; (8003584 <xTaskResumeAll+0x128>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d302      	bcc.n	8003506 <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8003500:	4b21      	ldr	r3, [pc, #132]	; (8003588 <xTaskResumeAll+0x12c>)
 8003502:	2201      	movs	r2, #1
 8003504:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003506:	4b1c      	ldr	r3, [pc, #112]	; (8003578 <xTaskResumeAll+0x11c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1cc      	bne.n	80034a8 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003514:	f000 fb44 	bl	8003ba0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003518:	4b1c      	ldr	r3, [pc, #112]	; (800358c <xTaskResumeAll+0x130>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d010      	beq.n	8003546 <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003524:	f000 f858 	bl	80035d8 <xTaskIncrementTick>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 800352e:	4b16      	ldr	r3, [pc, #88]	; (8003588 <xTaskResumeAll+0x12c>)
 8003530:	2201      	movs	r2, #1
 8003532:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3b01      	subs	r3, #1
 8003538:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f1      	bne.n	8003524 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <xTaskResumeAll+0x130>)
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003546:	4b10      	ldr	r3, [pc, #64]	; (8003588 <xTaskResumeAll+0x12c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800354e:	2301      	movs	r3, #1
 8003550:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003552:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <xTaskResumeAll+0x134>)
 8003554:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	f3bf 8f4f 	dsb	sy
 800355e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003562:	f001 f931 	bl	80047c8 <vPortExitCritical>

    return xAlreadyYielded;
 8003566:	68bb      	ldr	r3, [r7, #8]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	200001a0 	.word	0x200001a0
 8003574:	20000178 	.word	0x20000178
 8003578:	20000138 	.word	0x20000138
 800357c:	20000180 	.word	0x20000180
 8003580:	200000a4 	.word	0x200000a4
 8003584:	200000a0 	.word	0x200000a0
 8003588:	2000018c 	.word	0x2000018c
 800358c:	20000188 	.word	0x20000188
 8003590:	e000ed04 	.word	0xe000ed04

08003594 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <xTaskGetTickCount+0x1c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80035a0:	687b      	ldr	r3, [r7, #4]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	2000017c 	.word	0x2000017c

080035b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80035ba:	f001 f9b7 	bl	800492c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80035be:	2300      	movs	r3, #0
 80035c0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80035c2:	4b04      	ldr	r3, [pc, #16]	; (80035d4 <xTaskGetTickCountFromISR+0x20>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80035c8:	683b      	ldr	r3, [r7, #0]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	2000017c 	.word	0x2000017c

080035d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035e2:	4b4e      	ldr	r3, [pc, #312]	; (800371c <xTaskIncrementTick+0x144>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f040 808e 	bne.w	8003708 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80035ec:	4b4c      	ldr	r3, [pc, #304]	; (8003720 <xTaskIncrementTick+0x148>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80035f4:	4a4a      	ldr	r2, [pc, #296]	; (8003720 <xTaskIncrementTick+0x148>)
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d120      	bne.n	8003642 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003600:	4b48      	ldr	r3, [pc, #288]	; (8003724 <xTaskIncrementTick+0x14c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <xTaskIncrementTick+0x48>
        __asm volatile
 800360a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	603b      	str	r3, [r7, #0]
    }
 800361c:	bf00      	nop
 800361e:	e7fe      	b.n	800361e <xTaskIncrementTick+0x46>
 8003620:	4b40      	ldr	r3, [pc, #256]	; (8003724 <xTaskIncrementTick+0x14c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	4b40      	ldr	r3, [pc, #256]	; (8003728 <xTaskIncrementTick+0x150>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a3e      	ldr	r2, [pc, #248]	; (8003724 <xTaskIncrementTick+0x14c>)
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4a3e      	ldr	r2, [pc, #248]	; (8003728 <xTaskIncrementTick+0x150>)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	4b3d      	ldr	r3, [pc, #244]	; (800372c <xTaskIncrementTick+0x154>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3301      	adds	r3, #1
 800363a:	4a3c      	ldr	r2, [pc, #240]	; (800372c <xTaskIncrementTick+0x154>)
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	f000 faaf 	bl	8003ba0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003642:	4b3b      	ldr	r3, [pc, #236]	; (8003730 <xTaskIncrementTick+0x158>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	429a      	cmp	r2, r3
 800364a:	d348      	bcc.n	80036de <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800364c:	4b35      	ldr	r3, [pc, #212]	; (8003724 <xTaskIncrementTick+0x14c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d104      	bne.n	8003660 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003656:	4b36      	ldr	r3, [pc, #216]	; (8003730 <xTaskIncrementTick+0x158>)
 8003658:	f04f 32ff 	mov.w	r2, #4294967295
 800365c:	601a      	str	r2, [r3, #0]
                    break;
 800365e:	e03e      	b.n	80036de <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003660:	4b30      	ldr	r3, [pc, #192]	; (8003724 <xTaskIncrementTick+0x14c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	429a      	cmp	r2, r3
 8003676:	d203      	bcs.n	8003680 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003678:	4a2d      	ldr	r2, [pc, #180]	; (8003730 <xTaskIncrementTick+0x158>)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800367e:	e02e      	b.n	80036de <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	3304      	adds	r3, #4
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe ff1d 	bl	80024c4 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368e:	2b00      	cmp	r3, #0
 8003690:	d004      	beq.n	800369c <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	3318      	adds	r3, #24
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe ff14 	bl	80024c4 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a0:	2201      	movs	r2, #1
 80036a2:	409a      	lsls	r2, r3
 80036a4:	4b23      	ldr	r3, [pc, #140]	; (8003734 <xTaskIncrementTick+0x15c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	4a22      	ldr	r2, [pc, #136]	; (8003734 <xTaskIncrementTick+0x15c>)
 80036ac:	6013      	str	r3, [r2, #0]
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b2:	4613      	mov	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4a1f      	ldr	r2, [pc, #124]	; (8003738 <xTaskIncrementTick+0x160>)
 80036bc:	441a      	add	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3304      	adds	r3, #4
 80036c2:	4619      	mov	r1, r3
 80036c4:	4610      	mov	r0, r2
 80036c6:	f7fe fea0 	bl	800240a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ce:	4b1b      	ldr	r3, [pc, #108]	; (800373c <xTaskIncrementTick+0x164>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d3b9      	bcc.n	800364c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80036d8:	2301      	movs	r3, #1
 80036da:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036dc:	e7b6      	b.n	800364c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80036de:	4b17      	ldr	r3, [pc, #92]	; (800373c <xTaskIncrementTick+0x164>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e4:	4914      	ldr	r1, [pc, #80]	; (8003738 <xTaskIncrementTick+0x160>)
 80036e6:	4613      	mov	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d901      	bls.n	80036fa <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 80036f6:	2301      	movs	r3, #1
 80036f8:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80036fa:	4b11      	ldr	r3, [pc, #68]	; (8003740 <xTaskIncrementTick+0x168>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d007      	beq.n	8003712 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8003702:	2301      	movs	r3, #1
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	e004      	b.n	8003712 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003708:	4b0e      	ldr	r3, [pc, #56]	; (8003744 <xTaskIncrementTick+0x16c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3301      	adds	r3, #1
 800370e:	4a0d      	ldr	r2, [pc, #52]	; (8003744 <xTaskIncrementTick+0x16c>)
 8003710:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003712:	697b      	ldr	r3, [r7, #20]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	200001a0 	.word	0x200001a0
 8003720:	2000017c 	.word	0x2000017c
 8003724:	20000130 	.word	0x20000130
 8003728:	20000134 	.word	0x20000134
 800372c:	20000190 	.word	0x20000190
 8003730:	20000198 	.word	0x20000198
 8003734:	20000180 	.word	0x20000180
 8003738:	200000a4 	.word	0x200000a4
 800373c:	200000a0 	.word	0x200000a0
 8003740:	2000018c 	.word	0x2000018c
 8003744:	20000188 	.word	0x20000188

08003748 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800374e:	4b27      	ldr	r3, [pc, #156]	; (80037ec <vTaskSwitchContext+0xa4>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003756:	4b26      	ldr	r3, [pc, #152]	; (80037f0 <vTaskSwitchContext+0xa8>)
 8003758:	2201      	movs	r2, #1
 800375a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800375c:	e03f      	b.n	80037de <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800375e:	4b24      	ldr	r3, [pc, #144]	; (80037f0 <vTaskSwitchContext+0xa8>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003764:	4b23      	ldr	r3, [pc, #140]	; (80037f4 <vTaskSwitchContext+0xac>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	fab3 f383 	clz	r3, r3
 8003770:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003772:	7afb      	ldrb	r3, [r7, #11]
 8003774:	f1c3 031f 	rsb	r3, r3, #31
 8003778:	617b      	str	r3, [r7, #20]
 800377a:	491f      	ldr	r1, [pc, #124]	; (80037f8 <vTaskSwitchContext+0xb0>)
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10a      	bne.n	80037a4 <vTaskSwitchContext+0x5c>
        __asm volatile
 800378e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003792:	f383 8811 	msr	BASEPRI, r3
 8003796:	f3bf 8f6f 	isb	sy
 800379a:	f3bf 8f4f 	dsb	sy
 800379e:	607b      	str	r3, [r7, #4]
    }
 80037a0:	bf00      	nop
 80037a2:	e7fe      	b.n	80037a2 <vTaskSwitchContext+0x5a>
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4a12      	ldr	r2, [pc, #72]	; (80037f8 <vTaskSwitchContext+0xb0>)
 80037b0:	4413      	add	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	3308      	adds	r3, #8
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d104      	bne.n	80037d4 <vTaskSwitchContext+0x8c>
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	605a      	str	r2, [r3, #4]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	4a08      	ldr	r2, [pc, #32]	; (80037fc <vTaskSwitchContext+0xb4>)
 80037dc:	6013      	str	r3, [r2, #0]
}
 80037de:	bf00      	nop
 80037e0:	371c      	adds	r7, #28
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	200001a0 	.word	0x200001a0
 80037f0:	2000018c 	.word	0x2000018c
 80037f4:	20000180 	.word	0x20000180
 80037f8:	200000a4 	.word	0x200000a4
 80037fc:	200000a0 	.word	0x200000a0

08003800 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003814:	f383 8811 	msr	BASEPRI, r3
 8003818:	f3bf 8f6f 	isb	sy
 800381c:	f3bf 8f4f 	dsb	sy
 8003820:	60fb      	str	r3, [r7, #12]
    }
 8003822:	bf00      	nop
 8003824:	e7fe      	b.n	8003824 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003826:	4b07      	ldr	r3, [pc, #28]	; (8003844 <vTaskPlaceOnEventList+0x44>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3318      	adds	r3, #24
 800382c:	4619      	mov	r1, r3
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fe fe0f 	bl	8002452 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003834:	2101      	movs	r1, #1
 8003836:	6838      	ldr	r0, [r7, #0]
 8003838:	f000 fb7e 	bl	8003f38 <prvAddCurrentTaskToDelayedList>
}
 800383c:	bf00      	nop
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	200000a0 	.word	0x200000a0

08003848 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10a      	bne.n	8003870 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800385a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385e:	f383 8811 	msr	BASEPRI, r3
 8003862:	f3bf 8f6f 	isb	sy
 8003866:	f3bf 8f4f 	dsb	sy
 800386a:	617b      	str	r3, [r7, #20]
    }
 800386c:	bf00      	nop
 800386e:	e7fe      	b.n	800386e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003870:	4b0a      	ldr	r3, [pc, #40]	; (800389c <vTaskPlaceOnEventListRestricted+0x54>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	3318      	adds	r3, #24
 8003876:	4619      	mov	r1, r3
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f7fe fdc6 	bl	800240a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003884:	f04f 33ff 	mov.w	r3, #4294967295
 8003888:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	68b8      	ldr	r0, [r7, #8]
 800388e:	f000 fb53 	bl	8003f38 <prvAddCurrentTaskToDelayedList>
    }
 8003892:	bf00      	nop
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	200000a0 	.word	0x200000a0

080038a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10a      	bne.n	80038cc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	60fb      	str	r3, [r7, #12]
    }
 80038c8:	bf00      	nop
 80038ca:	e7fe      	b.n	80038ca <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	3318      	adds	r3, #24
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fe fdf7 	bl	80024c4 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038d6:	4b1d      	ldr	r3, [pc, #116]	; (800394c <xTaskRemoveFromEventList+0xac>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d11c      	bne.n	8003918 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	3304      	adds	r3, #4
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe fdee 	bl	80024c4 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	2201      	movs	r2, #1
 80038ee:	409a      	lsls	r2, r3
 80038f0:	4b17      	ldr	r3, [pc, #92]	; (8003950 <xTaskRemoveFromEventList+0xb0>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	4a16      	ldr	r2, [pc, #88]	; (8003950 <xTaskRemoveFromEventList+0xb0>)
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4a13      	ldr	r2, [pc, #76]	; (8003954 <xTaskRemoveFromEventList+0xb4>)
 8003908:	441a      	add	r2, r3
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	3304      	adds	r3, #4
 800390e:	4619      	mov	r1, r3
 8003910:	4610      	mov	r0, r2
 8003912:	f7fe fd7a 	bl	800240a <vListInsertEnd>
 8003916:	e005      	b.n	8003924 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	3318      	adds	r3, #24
 800391c:	4619      	mov	r1, r3
 800391e:	480e      	ldr	r0, [pc, #56]	; (8003958 <xTaskRemoveFromEventList+0xb8>)
 8003920:	f7fe fd73 	bl	800240a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003928:	4b0c      	ldr	r3, [pc, #48]	; (800395c <xTaskRemoveFromEventList+0xbc>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392e:	429a      	cmp	r2, r3
 8003930:	d905      	bls.n	800393e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003932:	2301      	movs	r3, #1
 8003934:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003936:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <xTaskRemoveFromEventList+0xc0>)
 8003938:	2201      	movs	r2, #1
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	e001      	b.n	8003942 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003942:	697b      	ldr	r3, [r7, #20]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	200001a0 	.word	0x200001a0
 8003950:	20000180 	.word	0x20000180
 8003954:	200000a4 	.word	0x200000a4
 8003958:	20000138 	.word	0x20000138
 800395c:	200000a0 	.word	0x200000a0
 8003960:	2000018c 	.word	0x2000018c

08003964 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <vTaskInternalSetTimeOutState+0x24>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <vTaskInternalSetTimeOutState+0x28>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	605a      	str	r2, [r3, #4]
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	20000190 	.word	0x20000190
 800398c:	2000017c 	.word	0x2000017c

08003990 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10a      	bne.n	80039b6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80039a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a4:	f383 8811 	msr	BASEPRI, r3
 80039a8:	f3bf 8f6f 	isb	sy
 80039ac:	f3bf 8f4f 	dsb	sy
 80039b0:	613b      	str	r3, [r7, #16]
    }
 80039b2:	bf00      	nop
 80039b4:	e7fe      	b.n	80039b4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10a      	bne.n	80039d2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80039bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c0:	f383 8811 	msr	BASEPRI, r3
 80039c4:	f3bf 8f6f 	isb	sy
 80039c8:	f3bf 8f4f 	dsb	sy
 80039cc:	60fb      	str	r3, [r7, #12]
    }
 80039ce:	bf00      	nop
 80039d0:	e7fe      	b.n	80039d0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80039d2:	f000 fec9 	bl	8004768 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80039d6:	4b1f      	ldr	r3, [pc, #124]	; (8003a54 <xTaskCheckForTimeOut+0xc4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ee:	d102      	bne.n	80039f6 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61fb      	str	r3, [r7, #28]
 80039f4:	e026      	b.n	8003a44 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	4b17      	ldr	r3, [pc, #92]	; (8003a58 <xTaskCheckForTimeOut+0xc8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d00a      	beq.n	8003a18 <xTaskCheckForTimeOut+0x88>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d305      	bcc.n	8003a18 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e015      	b.n	8003a44 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d20b      	bcs.n	8003a3a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	1ad2      	subs	r2, r2, r3
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7ff ff98 	bl	8003964 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003a34:	2300      	movs	r3, #0
 8003a36:	61fb      	str	r3, [r7, #28]
 8003a38:	e004      	b.n	8003a44 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003a40:	2301      	movs	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003a44:	f000 fec0 	bl	80047c8 <vPortExitCritical>

    return xReturn;
 8003a48:	69fb      	ldr	r3, [r7, #28]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3720      	adds	r7, #32
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	2000017c 	.word	0x2000017c
 8003a58:	20000190 	.word	0x20000190

08003a5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003a60:	4b03      	ldr	r3, [pc, #12]	; (8003a70 <vTaskMissedYield+0x14>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	bf00      	nop
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr
 8003a70:	2000018c 	.word	0x2000018c

08003a74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003a7c:	f000 f852 	bl	8003b24 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a80:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <prvIdleTask+0x28>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d9f9      	bls.n	8003a7c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003a88:	4b05      	ldr	r3, [pc, #20]	; (8003aa0 <prvIdleTask+0x2c>)
 8003a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	f3bf 8f4f 	dsb	sy
 8003a94:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003a98:	e7f0      	b.n	8003a7c <prvIdleTask+0x8>
 8003a9a:	bf00      	nop
 8003a9c:	200000a4 	.word	0x200000a4
 8003aa0:	e000ed04 	.word	0xe000ed04

08003aa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003aaa:	2300      	movs	r3, #0
 8003aac:	607b      	str	r3, [r7, #4]
 8003aae:	e00c      	b.n	8003aca <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4413      	add	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4a12      	ldr	r2, [pc, #72]	; (8003b04 <prvInitialiseTaskLists+0x60>)
 8003abc:	4413      	add	r3, r2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fe fc76 	bl	80023b0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	607b      	str	r3, [r7, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d9ef      	bls.n	8003ab0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003ad0:	480d      	ldr	r0, [pc, #52]	; (8003b08 <prvInitialiseTaskLists+0x64>)
 8003ad2:	f7fe fc6d 	bl	80023b0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003ad6:	480d      	ldr	r0, [pc, #52]	; (8003b0c <prvInitialiseTaskLists+0x68>)
 8003ad8:	f7fe fc6a 	bl	80023b0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003adc:	480c      	ldr	r0, [pc, #48]	; (8003b10 <prvInitialiseTaskLists+0x6c>)
 8003ade:	f7fe fc67 	bl	80023b0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003ae2:	480c      	ldr	r0, [pc, #48]	; (8003b14 <prvInitialiseTaskLists+0x70>)
 8003ae4:	f7fe fc64 	bl	80023b0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003ae8:	480b      	ldr	r0, [pc, #44]	; (8003b18 <prvInitialiseTaskLists+0x74>)
 8003aea:	f7fe fc61 	bl	80023b0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003aee:	4b0b      	ldr	r3, [pc, #44]	; (8003b1c <prvInitialiseTaskLists+0x78>)
 8003af0:	4a05      	ldr	r2, [pc, #20]	; (8003b08 <prvInitialiseTaskLists+0x64>)
 8003af2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003af4:	4b0a      	ldr	r3, [pc, #40]	; (8003b20 <prvInitialiseTaskLists+0x7c>)
 8003af6:	4a05      	ldr	r2, [pc, #20]	; (8003b0c <prvInitialiseTaskLists+0x68>)
 8003af8:	601a      	str	r2, [r3, #0]
}
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200000a4 	.word	0x200000a4
 8003b08:	20000108 	.word	0x20000108
 8003b0c:	2000011c 	.word	0x2000011c
 8003b10:	20000138 	.word	0x20000138
 8003b14:	2000014c 	.word	0x2000014c
 8003b18:	20000164 	.word	0x20000164
 8003b1c:	20000130 	.word	0x20000130
 8003b20:	20000134 	.word	0x20000134

08003b24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b2a:	e019      	b.n	8003b60 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003b2c:	f000 fe1c 	bl	8004768 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b30:	4b10      	ldr	r3, [pc, #64]	; (8003b74 <prvCheckTasksWaitingTermination+0x50>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe fcc1 	bl	80024c4 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003b42:	4b0d      	ldr	r3, [pc, #52]	; (8003b78 <prvCheckTasksWaitingTermination+0x54>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3b01      	subs	r3, #1
 8003b48:	4a0b      	ldr	r2, [pc, #44]	; (8003b78 <prvCheckTasksWaitingTermination+0x54>)
 8003b4a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	; (8003b7c <prvCheckTasksWaitingTermination+0x58>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	4a0a      	ldr	r2, [pc, #40]	; (8003b7c <prvCheckTasksWaitingTermination+0x58>)
 8003b54:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003b56:	f000 fe37 	bl	80047c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f810 	bl	8003b80 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b60:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <prvCheckTasksWaitingTermination+0x58>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e1      	bne.n	8003b2c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003b68:	bf00      	nop
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	2000014c 	.word	0x2000014c
 8003b78:	20000178 	.word	0x20000178
 8003b7c:	20000160 	.word	0x20000160

08003b80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 ffed 	bl	8004b6c <vPortFree>
                vPortFree( pxTCB );
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 ffea 	bl	8004b6c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b98:	bf00      	nop
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <prvResetNextTaskUnblockTime+0x30>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d104      	bne.n	8003bb8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <prvResetNextTaskUnblockTime+0x34>)
 8003bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003bb6:	e005      	b.n	8003bc4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003bb8:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <prvResetNextTaskUnblockTime+0x30>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a04      	ldr	r2, [pc, #16]	; (8003bd4 <prvResetNextTaskUnblockTime+0x34>)
 8003bc2:	6013      	str	r3, [r2, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20000130 	.word	0x20000130
 8003bd4:	20000198 	.word	0x20000198

08003bd8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <xTaskGetSchedulerState+0x34>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003be6:	2301      	movs	r3, #1
 8003be8:	607b      	str	r3, [r7, #4]
 8003bea:	e008      	b.n	8003bfe <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <xTaskGetSchedulerState+0x38>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d102      	bne.n	8003bfa <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	607b      	str	r3, [r7, #4]
 8003bf8:	e001      	b.n	8003bfe <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003bfe:	687b      	ldr	r3, [r7, #4]
    }
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	20000184 	.word	0x20000184
 8003c10:	200001a0 	.word	0x200001a0

08003c14 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d05e      	beq.n	8003ce8 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2e:	4b31      	ldr	r3, [pc, #196]	; (8003cf4 <xTaskPriorityInherit+0xe0>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d24e      	bcs.n	8003cd6 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	db06      	blt.n	8003c4e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c40:	4b2c      	ldr	r3, [pc, #176]	; (8003cf4 <xTaskPriorityInherit+0xe0>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c46:	f1c3 0205 	rsb	r2, r3, #5
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	6959      	ldr	r1, [r3, #20]
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c56:	4613      	mov	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	4413      	add	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4a26      	ldr	r2, [pc, #152]	; (8003cf8 <xTaskPriorityInherit+0xe4>)
 8003c60:	4413      	add	r3, r2
 8003c62:	4299      	cmp	r1, r3
 8003c64:	d12f      	bne.n	8003cc6 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe fc2a 	bl	80024c4 <uxListRemove>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10a      	bne.n	8003c8c <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43da      	mvns	r2, r3
 8003c82:	4b1e      	ldr	r3, [pc, #120]	; (8003cfc <xTaskPriorityInherit+0xe8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4013      	ands	r3, r2
 8003c88:	4a1c      	ldr	r2, [pc, #112]	; (8003cfc <xTaskPriorityInherit+0xe8>)
 8003c8a:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003c8c:	4b19      	ldr	r3, [pc, #100]	; (8003cf4 <xTaskPriorityInherit+0xe0>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	4b17      	ldr	r3, [pc, #92]	; (8003cfc <xTaskPriorityInherit+0xe8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	4a15      	ldr	r2, [pc, #84]	; (8003cfc <xTaskPriorityInherit+0xe8>)
 8003ca6:	6013      	str	r3, [r2, #0]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <xTaskPriorityInherit+0xe4>)
 8003cb6:	441a      	add	r2, r3
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4610      	mov	r0, r2
 8003cc0:	f7fe fba3 	bl	800240a <vListInsertEnd>
 8003cc4:	e004      	b.n	8003cd0 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003cc6:	4b0b      	ldr	r3, [pc, #44]	; (8003cf4 <xTaskPriorityInherit+0xe0>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	e008      	b.n	8003ce8 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cda:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <xTaskPriorityInherit+0xe0>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d201      	bcs.n	8003ce8 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
    }
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	200000a0 	.word	0x200000a0
 8003cf8:	200000a4 	.word	0x200000a4
 8003cfc:	20000180 	.word	0x20000180

08003d00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d063      	beq.n	8003dde <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003d16:	4b34      	ldr	r3, [pc, #208]	; (8003de8 <xTaskPriorityDisinherit+0xe8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d00a      	beq.n	8003d36 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d24:	f383 8811 	msr	BASEPRI, r3
 8003d28:	f3bf 8f6f 	isb	sy
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	60fb      	str	r3, [r7, #12]
    }
 8003d32:	bf00      	nop
 8003d34:	e7fe      	b.n	8003d34 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10a      	bne.n	8003d54 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	60bb      	str	r3, [r7, #8]
    }
 8003d50:	bf00      	nop
 8003d52:	e7fe      	b.n	8003d52 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d58:	1e5a      	subs	r2, r3, #1
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d039      	beq.n	8003dde <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d135      	bne.n	8003dde <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	3304      	adds	r3, #4
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe fba4 	bl	80024c4 <uxListRemove>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d86:	2201      	movs	r2, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43da      	mvns	r2, r3
 8003d8e:	4b17      	ldr	r3, [pc, #92]	; (8003dec <xTaskPriorityDisinherit+0xec>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4013      	ands	r3, r2
 8003d94:	4a15      	ldr	r2, [pc, #84]	; (8003dec <xTaskPriorityDisinherit+0xec>)
 8003d96:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da4:	f1c3 0205 	rsb	r2, r3, #5
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db0:	2201      	movs	r2, #1
 8003db2:	409a      	lsls	r2, r3
 8003db4:	4b0d      	ldr	r3, [pc, #52]	; (8003dec <xTaskPriorityDisinherit+0xec>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	4a0c      	ldr	r2, [pc, #48]	; (8003dec <xTaskPriorityDisinherit+0xec>)
 8003dbc:	6013      	str	r3, [r2, #0]
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4a09      	ldr	r2, [pc, #36]	; (8003df0 <xTaskPriorityDisinherit+0xf0>)
 8003dcc:	441a      	add	r2, r3
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	f7fe fb18 	bl	800240a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003dde:	697b      	ldr	r3, [r7, #20]
    }
 8003de0:	4618      	mov	r0, r3
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	200000a0 	.word	0x200000a0
 8003dec:	20000180 	.word	0x20000180
 8003df0:	200000a4 	.word	0x200000a4

08003df4 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b088      	sub	sp, #32
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003e02:	2301      	movs	r3, #1
 8003e04:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d077      	beq.n	8003efc <vTaskPriorityDisinheritAfterTimeout+0x108>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10a      	bne.n	8003e2a <vTaskPriorityDisinheritAfterTimeout+0x36>
        __asm volatile
 8003e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	60fb      	str	r3, [r7, #12]
    }
 8003e26:	bf00      	nop
 8003e28:	e7fe      	b.n	8003e28 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d902      	bls.n	8003e3a <vTaskPriorityDisinheritAfterTimeout+0x46>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	e002      	b.n	8003e40 <vTaskPriorityDisinheritAfterTimeout+0x4c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e3e:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	69fa      	ldr	r2, [r7, #28]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d058      	beq.n	8003efc <vTaskPriorityDisinheritAfterTimeout+0x108>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d153      	bne.n	8003efc <vTaskPriorityDisinheritAfterTimeout+0x108>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8003e54:	4b2b      	ldr	r3, [pc, #172]	; (8003f04 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d10a      	bne.n	8003e74 <vTaskPriorityDisinheritAfterTimeout+0x80>
        __asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	60bb      	str	r3, [r7, #8]
    }
 8003e70:	bf00      	nop
 8003e72:	e7fe      	b.n	8003e72 <vTaskPriorityDisinheritAfterTimeout+0x7e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e78:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	db04      	blt.n	8003e92 <vTaskPriorityDisinheritAfterTimeout+0x9e>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f1c3 0205 	rsb	r2, r3, #5
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	6959      	ldr	r1, [r3, #20]
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4a19      	ldr	r2, [pc, #100]	; (8003f08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003ea2:	4413      	add	r3, r2
 8003ea4:	4299      	cmp	r1, r3
 8003ea6:	d129      	bne.n	8003efc <vTaskPriorityDisinheritAfterTimeout+0x108>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fe fb09 	bl	80024c4 <uxListRemove>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10a      	bne.n	8003ece <vTaskPriorityDisinheritAfterTimeout+0xda>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	43da      	mvns	r2, r3
 8003ec4:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	4a10      	ldr	r2, [pc, #64]	; (8003f0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ecc:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	4b0d      	ldr	r3, [pc, #52]	; (8003f0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	4a0b      	ldr	r2, [pc, #44]	; (8003f0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4a06      	ldr	r2, [pc, #24]	; (8003f08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003eee:	441a      	add	r2, r3
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	f7fe fa87 	bl	800240a <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003efc:	bf00      	nop
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	200000a0 	.word	0x200000a0
 8003f08:	200000a4 	.word	0x200000a4
 8003f0c:	20000180 	.word	0x20000180

08003f10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <pvTaskIncrementMutexHeldCount+0x24>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d004      	beq.n	8003f26 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8003f1c:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <pvTaskIncrementMutexHeldCount+0x24>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f22:	3201      	adds	r2, #1
 8003f24:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 8003f26:	4b03      	ldr	r3, [pc, #12]	; (8003f34 <pvTaskIncrementMutexHeldCount+0x24>)
 8003f28:	681b      	ldr	r3, [r3, #0]
    }
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	200000a0 	.word	0x200000a0

08003f38 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003f42:	4b29      	ldr	r3, [pc, #164]	; (8003fe8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f48:	4b28      	ldr	r3, [pc, #160]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fe fab8 	bl	80024c4 <uxListRemove>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10b      	bne.n	8003f72 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003f5a:	4b24      	ldr	r3, [pc, #144]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f60:	2201      	movs	r2, #1
 8003f62:	fa02 f303 	lsl.w	r3, r2, r3
 8003f66:	43da      	mvns	r2, r3
 8003f68:	4b21      	ldr	r3, [pc, #132]	; (8003ff0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	4a20      	ldr	r2, [pc, #128]	; (8003ff0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003f70:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f78:	d10a      	bne.n	8003f90 <prvAddCurrentTaskToDelayedList+0x58>
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d007      	beq.n	8003f90 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f80:	4b1a      	ldr	r3, [pc, #104]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3304      	adds	r3, #4
 8003f86:	4619      	mov	r1, r3
 8003f88:	481a      	ldr	r0, [pc, #104]	; (8003ff4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003f8a:	f7fe fa3e 	bl	800240a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003f8e:	e026      	b.n	8003fde <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4413      	add	r3, r2
 8003f96:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f98:	4b14      	ldr	r3, [pc, #80]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d209      	bcs.n	8003fbc <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fa8:	4b13      	ldr	r3, [pc, #76]	; (8003ff8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f7fe fa4c 	bl	8002452 <vListInsert>
}
 8003fba:	e010      	b.n	8003fde <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fbc:	4b0f      	ldr	r3, [pc, #60]	; (8003ffc <prvAddCurrentTaskToDelayedList+0xc4>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4610      	mov	r0, r2
 8003fca:	f7fe fa42 	bl	8002452 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003fce:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d202      	bcs.n	8003fde <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8003fd8:	4a09      	ldr	r2, [pc, #36]	; (8004000 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	6013      	str	r3, [r2, #0]
}
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	2000017c 	.word	0x2000017c
 8003fec:	200000a0 	.word	0x200000a0
 8003ff0:	20000180 	.word	0x20000180
 8003ff4:	20000164 	.word	0x20000164
 8003ff8:	20000134 	.word	0x20000134
 8003ffc:	20000130 	.word	0x20000130
 8004000:	20000198 	.word	0x20000198

08004004 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800400a:	2300      	movs	r3, #0
 800400c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800400e:	f000 fa47 	bl	80044a0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004012:	4b11      	ldr	r3, [pc, #68]	; (8004058 <xTimerCreateTimerTask+0x54>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800401a:	4b10      	ldr	r3, [pc, #64]	; (800405c <xTimerCreateTimerTask+0x58>)
 800401c:	9301      	str	r3, [sp, #4]
 800401e:	2302      	movs	r3, #2
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	2300      	movs	r3, #0
 8004024:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004028:	490d      	ldr	r1, [pc, #52]	; (8004060 <xTimerCreateTimerTask+0x5c>)
 800402a:	480e      	ldr	r0, [pc, #56]	; (8004064 <xTimerCreateTimerTask+0x60>)
 800402c:	f7ff f83c 	bl	80030a8 <xTaskCreate>
 8004030:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10a      	bne.n	800404e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8004038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403c:	f383 8811 	msr	BASEPRI, r3
 8004040:	f3bf 8f6f 	isb	sy
 8004044:	f3bf 8f4f 	dsb	sy
 8004048:	603b      	str	r3, [r7, #0]
    }
 800404a:	bf00      	nop
 800404c:	e7fe      	b.n	800404c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800404e:	687b      	ldr	r3, [r7, #4]
    }
 8004050:	4618      	mov	r0, r3
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	200001d4 	.word	0x200001d4
 800405c:	200001d8 	.word	0x200001d8
 8004060:	080070d0 	.word	0x080070d0
 8004064:	0800410d 	.word	0x0800410d

08004068 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004074:	e008      	b.n	8004088 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	4413      	add	r3, r2
 800407e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	699a      	ldr	r2, [r3, #24]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	18d1      	adds	r1, r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 f8dd 	bl	8004254 <prvInsertTimerInActiveList>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ea      	bne.n	8004076 <prvReloadTimer+0xe>
        }
    }
 80040a0:	bf00      	nop
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
	...

080040ac <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040b6:	4b14      	ldr	r3, [pc, #80]	; (8004108 <prvProcessExpiredTimer+0x5c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fe f9fd 	bl	80024c4 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f7ff ffc3 	bl	8004068 <prvReloadTimer>
 80040e2:	e008      	b.n	80040f6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040ea:	f023 0301 	bic.w	r3, r3, #1
 80040ee:	b2da      	uxtb	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	4798      	blx	r3
    }
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	200001cc 	.word	0x200001cc

0800410c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004114:	f107 0308 	add.w	r3, r7, #8
 8004118:	4618      	mov	r0, r3
 800411a:	f000 f857 	bl	80041cc <prvGetNextExpireTime>
 800411e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	4619      	mov	r1, r3
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f000 f803 	bl	8004130 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800412a:	f000 f8d5 	bl	80042d8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800412e:	e7f1      	b.n	8004114 <prvTimerTask+0x8>

08004130 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800413a:	f7ff f981 	bl	8003440 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800413e:	f107 0308 	add.w	r3, r7, #8
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f866 	bl	8004214 <prvSampleTimeNow>
 8004148:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d130      	bne.n	80041b2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10a      	bne.n	800416c <prvProcessTimerOrBlockTask+0x3c>
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	429a      	cmp	r2, r3
 800415c:	d806      	bhi.n	800416c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800415e:	f7ff f97d 	bl	800345c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004162:	68f9      	ldr	r1, [r7, #12]
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f7ff ffa1 	bl	80040ac <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800416a:	e024      	b.n	80041b6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d008      	beq.n	8004184 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004172:	4b13      	ldr	r3, [pc, #76]	; (80041c0 <prvProcessTimerOrBlockTask+0x90>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <prvProcessTimerOrBlockTask+0x50>
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <prvProcessTimerOrBlockTask+0x52>
 8004180:	2300      	movs	r3, #0
 8004182:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004184:	4b0f      	ldr	r3, [pc, #60]	; (80041c4 <prvProcessTimerOrBlockTask+0x94>)
 8004186:	6818      	ldr	r0, [r3, #0]
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	4619      	mov	r1, r3
 8004192:	f7fe ff55 	bl	8003040 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004196:	f7ff f961 	bl	800345c <xTaskResumeAll>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10a      	bne.n	80041b6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80041a0:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <prvProcessTimerOrBlockTask+0x98>)
 80041a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	f3bf 8f4f 	dsb	sy
 80041ac:	f3bf 8f6f 	isb	sy
    }
 80041b0:	e001      	b.n	80041b6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80041b2:	f7ff f953 	bl	800345c <xTaskResumeAll>
    }
 80041b6:	bf00      	nop
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200001d0 	.word	0x200001d0
 80041c4:	200001d4 	.word	0x200001d4
 80041c8:	e000ed04 	.word	0xe000ed04

080041cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80041d4:	4b0e      	ldr	r3, [pc, #56]	; (8004210 <prvGetNextExpireTime+0x44>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <prvGetNextExpireTime+0x16>
 80041de:	2201      	movs	r2, #1
 80041e0:	e000      	b.n	80041e4 <prvGetNextExpireTime+0x18>
 80041e2:	2200      	movs	r2, #0
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80041f0:	4b07      	ldr	r3, [pc, #28]	; (8004210 <prvGetNextExpireTime+0x44>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	e001      	b.n	8004200 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004200:	68fb      	ldr	r3, [r7, #12]
    }
 8004202:	4618      	mov	r0, r3
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	200001cc 	.word	0x200001cc

08004214 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800421c:	f7ff f9ba 	bl	8003594 <xTaskGetTickCount>
 8004220:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004222:	4b0b      	ldr	r3, [pc, #44]	; (8004250 <prvSampleTimeNow+0x3c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	429a      	cmp	r2, r3
 800422a:	d205      	bcs.n	8004238 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800422c:	f000 f912 	bl	8004454 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	e002      	b.n	800423e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800423e:	4a04      	ldr	r2, [pc, #16]	; (8004250 <prvSampleTimeNow+0x3c>)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004244:	68fb      	ldr	r3, [r7, #12]
    }
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	200001dc 	.word	0x200001dc

08004254 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
 8004260:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004262:	2300      	movs	r3, #0
 8004264:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	429a      	cmp	r2, r3
 8004278:	d812      	bhi.n	80042a0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	1ad2      	subs	r2, r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	429a      	cmp	r2, r3
 8004286:	d302      	bcc.n	800428e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004288:	2301      	movs	r3, #1
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	e01b      	b.n	80042c6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800428e:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <prvInsertTimerInActiveList+0x7c>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3304      	adds	r3, #4
 8004296:	4619      	mov	r1, r3
 8004298:	4610      	mov	r0, r2
 800429a:	f7fe f8da 	bl	8002452 <vListInsert>
 800429e:	e012      	b.n	80042c6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d206      	bcs.n	80042b6 <prvInsertTimerInActiveList+0x62>
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d302      	bcc.n	80042b6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80042b0:	2301      	movs	r3, #1
 80042b2:	617b      	str	r3, [r7, #20]
 80042b4:	e007      	b.n	80042c6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80042b6:	4b07      	ldr	r3, [pc, #28]	; (80042d4 <prvInsertTimerInActiveList+0x80>)
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	3304      	adds	r3, #4
 80042be:	4619      	mov	r1, r3
 80042c0:	4610      	mov	r0, r2
 80042c2:	f7fe f8c6 	bl	8002452 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80042c6:	697b      	ldr	r3, [r7, #20]
    }
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	200001d0 	.word	0x200001d0
 80042d4:	200001cc 	.word	0x200001cc

080042d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80042d8:	b580      	push	{r7, lr}
 80042da:	b088      	sub	sp, #32
 80042dc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80042de:	e0a6      	b.n	800442e <prvProcessReceivedCommands+0x156>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f2c0 80a2 	blt.w	800442c <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d004      	beq.n	80042fe <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	3304      	adds	r3, #4
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fe f8e3 	bl	80024c4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042fe:	1d3b      	adds	r3, r7, #4
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff ff87 	bl	8004214 <prvSampleTimeNow>
 8004306:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	3b01      	subs	r3, #1
 800430c:	2b08      	cmp	r3, #8
 800430e:	f200 808e 	bhi.w	800442e <prvProcessReceivedCommands+0x156>
 8004312:	a201      	add	r2, pc, #4	; (adr r2, 8004318 <prvProcessReceivedCommands+0x40>)
 8004314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004318:	0800433d 	.word	0x0800433d
 800431c:	0800433d 	.word	0x0800433d
 8004320:	080043a5 	.word	0x080043a5
 8004324:	080043b9 	.word	0x080043b9
 8004328:	08004403 	.word	0x08004403
 800432c:	0800433d 	.word	0x0800433d
 8004330:	0800433d 	.word	0x0800433d
 8004334:	080043a5 	.word	0x080043a5
 8004338:	080043b9 	.word	0x080043b9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004342:	f043 0301 	orr.w	r3, r3, #1
 8004346:	b2da      	uxtb	r2, r3
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	18d1      	adds	r1, r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	69f8      	ldr	r0, [r7, #28]
 800435c:	f7ff ff7a 	bl	8004254 <prvInsertTimerInActiveList>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d063      	beq.n	800442e <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d009      	beq.n	8004388 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	4413      	add	r3, r2
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4619      	mov	r1, r3
 8004380:	69f8      	ldr	r0, [r7, #28]
 8004382:	f7ff fe71 	bl	8004068 <prvReloadTimer>
 8004386:	e008      	b.n	800439a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800438e:	f023 0301 	bic.w	r3, r3, #1
 8004392:	b2da      	uxtb	r2, r3
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	69f8      	ldr	r0, [r7, #28]
 80043a0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80043a2:	e044      	b.n	800442e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043aa:	f023 0301 	bic.w	r3, r3, #1
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80043b6:	e03a      	b.n	800442e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043be:	f043 0301 	orr.w	r3, r3, #1
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10a      	bne.n	80043ee <prvProcessReceivedCommands+0x116>
        __asm volatile
 80043d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	617b      	str	r3, [r7, #20]
    }
 80043ea:	bf00      	nop
 80043ec:	e7fe      	b.n	80043ec <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	18d1      	adds	r1, r2, r3
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	69f8      	ldr	r0, [r7, #28]
 80043fc:	f7ff ff2a 	bl	8004254 <prvInsertTimerInActiveList>
                        break;
 8004400:	e015      	b.n	800442e <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d103      	bne.n	8004418 <prvProcessReceivedCommands+0x140>
                                {
                                    vPortFree( pxTimer );
 8004410:	69f8      	ldr	r0, [r7, #28]
 8004412:	f000 fbab 	bl	8004b6c <vPortFree>
 8004416:	e00a      	b.n	800442e <prvProcessReceivedCommands+0x156>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800441e:	f023 0301 	bic.w	r3, r3, #1
 8004422:	b2da      	uxtb	r2, r3
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800442a:	e000      	b.n	800442e <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800442c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800442e:	4b08      	ldr	r3, [pc, #32]	; (8004450 <prvProcessReceivedCommands+0x178>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f107 0108 	add.w	r1, r7, #8
 8004436:	2200      	movs	r2, #0
 8004438:	4618      	mov	r0, r3
 800443a:	f7fe fa9f 	bl	800297c <xQueueReceive>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	f47f af4d 	bne.w	80042e0 <prvProcessReceivedCommands+0x8>
        }
    }
 8004446:	bf00      	nop
 8004448:	bf00      	nop
 800444a:	3720      	adds	r7, #32
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	200001d4 	.word	0x200001d4

08004454 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800445a:	e009      	b.n	8004470 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800445c:	4b0e      	ldr	r3, [pc, #56]	; (8004498 <prvSwitchTimerLists+0x44>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004466:	f04f 31ff 	mov.w	r1, #4294967295
 800446a:	6838      	ldr	r0, [r7, #0]
 800446c:	f7ff fe1e 	bl	80040ac <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004470:	4b09      	ldr	r3, [pc, #36]	; (8004498 <prvSwitchTimerLists+0x44>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800447a:	4b07      	ldr	r3, [pc, #28]	; (8004498 <prvSwitchTimerLists+0x44>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004480:	4b06      	ldr	r3, [pc, #24]	; (800449c <prvSwitchTimerLists+0x48>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a04      	ldr	r2, [pc, #16]	; (8004498 <prvSwitchTimerLists+0x44>)
 8004486:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004488:	4a04      	ldr	r2, [pc, #16]	; (800449c <prvSwitchTimerLists+0x48>)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6013      	str	r3, [r2, #0]
    }
 800448e:	bf00      	nop
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	200001cc 	.word	0x200001cc
 800449c:	200001d0 	.word	0x200001d0

080044a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80044a0:	b580      	push	{r7, lr}
 80044a2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80044a4:	f000 f960 	bl	8004768 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80044a8:	4b12      	ldr	r3, [pc, #72]	; (80044f4 <prvCheckForValidListAndQueue+0x54>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d11d      	bne.n	80044ec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80044b0:	4811      	ldr	r0, [pc, #68]	; (80044f8 <prvCheckForValidListAndQueue+0x58>)
 80044b2:	f7fd ff7d 	bl	80023b0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80044b6:	4811      	ldr	r0, [pc, #68]	; (80044fc <prvCheckForValidListAndQueue+0x5c>)
 80044b8:	f7fd ff7a 	bl	80023b0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80044bc:	4b10      	ldr	r3, [pc, #64]	; (8004500 <prvCheckForValidListAndQueue+0x60>)
 80044be:	4a0e      	ldr	r2, [pc, #56]	; (80044f8 <prvCheckForValidListAndQueue+0x58>)
 80044c0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80044c2:	4b10      	ldr	r3, [pc, #64]	; (8004504 <prvCheckForValidListAndQueue+0x64>)
 80044c4:	4a0d      	ldr	r2, [pc, #52]	; (80044fc <prvCheckForValidListAndQueue+0x5c>)
 80044c6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80044c8:	2200      	movs	r2, #0
 80044ca:	210c      	movs	r1, #12
 80044cc:	200a      	movs	r0, #10
 80044ce:	f7fe f8b3 	bl	8002638 <xQueueGenericCreate>
 80044d2:	4603      	mov	r3, r0
 80044d4:	4a07      	ldr	r2, [pc, #28]	; (80044f4 <prvCheckForValidListAndQueue+0x54>)
 80044d6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80044d8:	4b06      	ldr	r3, [pc, #24]	; (80044f4 <prvCheckForValidListAndQueue+0x54>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d005      	beq.n	80044ec <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80044e0:	4b04      	ldr	r3, [pc, #16]	; (80044f4 <prvCheckForValidListAndQueue+0x54>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4908      	ldr	r1, [pc, #32]	; (8004508 <prvCheckForValidListAndQueue+0x68>)
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fe fd5c 	bl	8002fa4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80044ec:	f000 f96c 	bl	80047c8 <vPortExitCritical>
    }
 80044f0:	bf00      	nop
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	200001d4 	.word	0x200001d4
 80044f8:	200001a4 	.word	0x200001a4
 80044fc:	200001b8 	.word	0x200001b8
 8004500:	200001cc 	.word	0x200001cc
 8004504:	200001d0 	.word	0x200001d0
 8004508:	080070d8 	.word	0x080070d8

0800450c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3b04      	subs	r3, #4
 800451c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004524:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3b04      	subs	r3, #4
 800452a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f023 0201 	bic.w	r2, r3, #1
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	3b04      	subs	r3, #4
 800453a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800453c:	4a0c      	ldr	r2, [pc, #48]	; (8004570 <pxPortInitialiseStack+0x64>)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3b14      	subs	r3, #20
 8004546:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	3b04      	subs	r3, #4
 8004552:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f06f 0202 	mvn.w	r2, #2
 800455a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	3b20      	subs	r3, #32
 8004560:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004562:	68fb      	ldr	r3, [r7, #12]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3714      	adds	r7, #20
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	08004575 	.word	0x08004575

08004574 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800457a:	2300      	movs	r3, #0
 800457c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800457e:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <prvTaskExitError+0x54>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004586:	d00a      	beq.n	800459e <prvTaskExitError+0x2a>
        __asm volatile
 8004588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	f3bf 8f6f 	isb	sy
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	60fb      	str	r3, [r7, #12]
    }
 800459a:	bf00      	nop
 800459c:	e7fe      	b.n	800459c <prvTaskExitError+0x28>
        __asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	60bb      	str	r3, [r7, #8]
    }
 80045b0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80045b2:	bf00      	nop
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0fc      	beq.n	80045b4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80045ba:	bf00      	nop
 80045bc:	bf00      	nop
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	20000010 	.word	0x20000010
 80045cc:	00000000 	.word	0x00000000

080045d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80045d0:	4b07      	ldr	r3, [pc, #28]	; (80045f0 <pxCurrentTCBConst2>)
 80045d2:	6819      	ldr	r1, [r3, #0]
 80045d4:	6808      	ldr	r0, [r1, #0]
 80045d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045da:	f380 8809 	msr	PSP, r0
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f04f 0000 	mov.w	r0, #0
 80045e6:	f380 8811 	msr	BASEPRI, r0
 80045ea:	4770      	bx	lr
 80045ec:	f3af 8000 	nop.w

080045f0 <pxCurrentTCBConst2>:
 80045f0:	200000a0 	.word	0x200000a0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop

080045f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80045f8:	4808      	ldr	r0, [pc, #32]	; (800461c <prvPortStartFirstTask+0x24>)
 80045fa:	6800      	ldr	r0, [r0, #0]
 80045fc:	6800      	ldr	r0, [r0, #0]
 80045fe:	f380 8808 	msr	MSP, r0
 8004602:	f04f 0000 	mov.w	r0, #0
 8004606:	f380 8814 	msr	CONTROL, r0
 800460a:	b662      	cpsie	i
 800460c:	b661      	cpsie	f
 800460e:	f3bf 8f4f 	dsb	sy
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	df00      	svc	0
 8004618:	bf00      	nop
 800461a:	0000      	.short	0x0000
 800461c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop

08004624 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800462a:	4b46      	ldr	r3, [pc, #280]	; (8004744 <xPortStartScheduler+0x120>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a46      	ldr	r2, [pc, #280]	; (8004748 <xPortStartScheduler+0x124>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d10a      	bne.n	800464a <xPortStartScheduler+0x26>
        __asm volatile
 8004634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004638:	f383 8811 	msr	BASEPRI, r3
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	f3bf 8f4f 	dsb	sy
 8004644:	613b      	str	r3, [r7, #16]
    }
 8004646:	bf00      	nop
 8004648:	e7fe      	b.n	8004648 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800464a:	4b3e      	ldr	r3, [pc, #248]	; (8004744 <xPortStartScheduler+0x120>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a3f      	ldr	r2, [pc, #252]	; (800474c <xPortStartScheduler+0x128>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d10a      	bne.n	800466a <xPortStartScheduler+0x46>
        __asm volatile
 8004654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	60fb      	str	r3, [r7, #12]
    }
 8004666:	bf00      	nop
 8004668:	e7fe      	b.n	8004668 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800466a:	4b39      	ldr	r3, [pc, #228]	; (8004750 <xPortStartScheduler+0x12c>)
 800466c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	22ff      	movs	r2, #255	; 0xff
 800467a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004684:	78fb      	ldrb	r3, [r7, #3]
 8004686:	b2db      	uxtb	r3, r3
 8004688:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800468c:	b2da      	uxtb	r2, r3
 800468e:	4b31      	ldr	r3, [pc, #196]	; (8004754 <xPortStartScheduler+0x130>)
 8004690:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004692:	4b31      	ldr	r3, [pc, #196]	; (8004758 <xPortStartScheduler+0x134>)
 8004694:	2207      	movs	r2, #7
 8004696:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004698:	e009      	b.n	80046ae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800469a:	4b2f      	ldr	r3, [pc, #188]	; (8004758 <xPortStartScheduler+0x134>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	3b01      	subs	r3, #1
 80046a0:	4a2d      	ldr	r2, [pc, #180]	; (8004758 <xPortStartScheduler+0x134>)
 80046a2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80046a4:	78fb      	ldrb	r3, [r7, #3]
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80046ae:	78fb      	ldrb	r3, [r7, #3]
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046b6:	2b80      	cmp	r3, #128	; 0x80
 80046b8:	d0ef      	beq.n	800469a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80046ba:	4b27      	ldr	r3, [pc, #156]	; (8004758 <xPortStartScheduler+0x134>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f1c3 0307 	rsb	r3, r3, #7
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d00a      	beq.n	80046dc <xPortStartScheduler+0xb8>
        __asm volatile
 80046c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ca:	f383 8811 	msr	BASEPRI, r3
 80046ce:	f3bf 8f6f 	isb	sy
 80046d2:	f3bf 8f4f 	dsb	sy
 80046d6:	60bb      	str	r3, [r7, #8]
    }
 80046d8:	bf00      	nop
 80046da:	e7fe      	b.n	80046da <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046dc:	4b1e      	ldr	r3, [pc, #120]	; (8004758 <xPortStartScheduler+0x134>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	021b      	lsls	r3, r3, #8
 80046e2:	4a1d      	ldr	r2, [pc, #116]	; (8004758 <xPortStartScheduler+0x134>)
 80046e4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046e6:	4b1c      	ldr	r3, [pc, #112]	; (8004758 <xPortStartScheduler+0x134>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046ee:	4a1a      	ldr	r2, [pc, #104]	; (8004758 <xPortStartScheduler+0x134>)
 80046f0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80046fa:	4b18      	ldr	r3, [pc, #96]	; (800475c <xPortStartScheduler+0x138>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a17      	ldr	r2, [pc, #92]	; (800475c <xPortStartScheduler+0x138>)
 8004700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004704:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004706:	4b15      	ldr	r3, [pc, #84]	; (800475c <xPortStartScheduler+0x138>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a14      	ldr	r2, [pc, #80]	; (800475c <xPortStartScheduler+0x138>)
 800470c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004710:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004712:	f000 f8db 	bl	80048cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004716:	4b12      	ldr	r3, [pc, #72]	; (8004760 <xPortStartScheduler+0x13c>)
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800471c:	f000 f8fa 	bl	8004914 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004720:	4b10      	ldr	r3, [pc, #64]	; (8004764 <xPortStartScheduler+0x140>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a0f      	ldr	r2, [pc, #60]	; (8004764 <xPortStartScheduler+0x140>)
 8004726:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800472a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800472c:	f7ff ff64 	bl	80045f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004730:	f7ff f80a 	bl	8003748 <vTaskSwitchContext>
    prvTaskExitError();
 8004734:	f7ff ff1e 	bl	8004574 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	e000ed00 	.word	0xe000ed00
 8004748:	410fc271 	.word	0x410fc271
 800474c:	410fc270 	.word	0x410fc270
 8004750:	e000e400 	.word	0xe000e400
 8004754:	200001e0 	.word	0x200001e0
 8004758:	200001e4 	.word	0x200001e4
 800475c:	e000ed20 	.word	0xe000ed20
 8004760:	20000010 	.word	0x20000010
 8004764:	e000ef34 	.word	0xe000ef34

08004768 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
        __asm volatile
 800476e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004772:	f383 8811 	msr	BASEPRI, r3
 8004776:	f3bf 8f6f 	isb	sy
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	607b      	str	r3, [r7, #4]
    }
 8004780:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004782:	4b0f      	ldr	r3, [pc, #60]	; (80047c0 <vPortEnterCritical+0x58>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3301      	adds	r3, #1
 8004788:	4a0d      	ldr	r2, [pc, #52]	; (80047c0 <vPortEnterCritical+0x58>)
 800478a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800478c:	4b0c      	ldr	r3, [pc, #48]	; (80047c0 <vPortEnterCritical+0x58>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d10f      	bne.n	80047b4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004794:	4b0b      	ldr	r3, [pc, #44]	; (80047c4 <vPortEnterCritical+0x5c>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <vPortEnterCritical+0x4c>
        __asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	603b      	str	r3, [r7, #0]
    }
 80047b0:	bf00      	nop
 80047b2:	e7fe      	b.n	80047b2 <vPortEnterCritical+0x4a>
    }
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	20000010 	.word	0x20000010
 80047c4:	e000ed04 	.word	0xe000ed04

080047c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <vPortExitCritical+0x50>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10a      	bne.n	80047ec <vPortExitCritical+0x24>
        __asm volatile
 80047d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047da:	f383 8811 	msr	BASEPRI, r3
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	607b      	str	r3, [r7, #4]
    }
 80047e8:	bf00      	nop
 80047ea:	e7fe      	b.n	80047ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80047ec:	4b0a      	ldr	r3, [pc, #40]	; (8004818 <vPortExitCritical+0x50>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	3b01      	subs	r3, #1
 80047f2:	4a09      	ldr	r2, [pc, #36]	; (8004818 <vPortExitCritical+0x50>)
 80047f4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80047f6:	4b08      	ldr	r3, [pc, #32]	; (8004818 <vPortExitCritical+0x50>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d105      	bne.n	800480a <vPortExitCritical+0x42>
 80047fe:	2300      	movs	r3, #0
 8004800:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004808:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	20000010 	.word	0x20000010
 800481c:	00000000 	.word	0x00000000

08004820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004820:	f3ef 8009 	mrs	r0, PSP
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	4b15      	ldr	r3, [pc, #84]	; (8004880 <pxCurrentTCBConst>)
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	f01e 0f10 	tst.w	lr, #16
 8004830:	bf08      	it	eq
 8004832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800483a:	6010      	str	r0, [r2, #0]
 800483c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004840:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004844:	f380 8811 	msr	BASEPRI, r0
 8004848:	f3bf 8f4f 	dsb	sy
 800484c:	f3bf 8f6f 	isb	sy
 8004850:	f7fe ff7a 	bl	8003748 <vTaskSwitchContext>
 8004854:	f04f 0000 	mov.w	r0, #0
 8004858:	f380 8811 	msr	BASEPRI, r0
 800485c:	bc09      	pop	{r0, r3}
 800485e:	6819      	ldr	r1, [r3, #0]
 8004860:	6808      	ldr	r0, [r1, #0]
 8004862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004866:	f01e 0f10 	tst.w	lr, #16
 800486a:	bf08      	it	eq
 800486c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004870:	f380 8809 	msr	PSP, r0
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	f3af 8000 	nop.w

08004880 <pxCurrentTCBConst>:
 8004880:	200000a0 	.word	0x200000a0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop

08004888 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
        __asm volatile
 800488e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004892:	f383 8811 	msr	BASEPRI, r3
 8004896:	f3bf 8f6f 	isb	sy
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	607b      	str	r3, [r7, #4]
    }
 80048a0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80048a2:	f7fe fe99 	bl	80035d8 <xTaskIncrementTick>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80048ac:	4b06      	ldr	r3, [pc, #24]	; (80048c8 <SysTick_Handler+0x40>)
 80048ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048b2:	601a      	str	r2, [r3, #0]
 80048b4:	2300      	movs	r3, #0
 80048b6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	f383 8811 	msr	BASEPRI, r3
    }
 80048be:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80048c0:	bf00      	nop
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	e000ed04 	.word	0xe000ed04

080048cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80048d0:	4b0b      	ldr	r3, [pc, #44]	; (8004900 <vPortSetupTimerInterrupt+0x34>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80048d6:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <vPortSetupTimerInterrupt+0x38>)
 80048d8:	2200      	movs	r2, #0
 80048da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80048dc:	4b0a      	ldr	r3, [pc, #40]	; (8004908 <vPortSetupTimerInterrupt+0x3c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a0a      	ldr	r2, [pc, #40]	; (800490c <vPortSetupTimerInterrupt+0x40>)
 80048e2:	fba2 2303 	umull	r2, r3, r2, r3
 80048e6:	099b      	lsrs	r3, r3, #6
 80048e8:	4a09      	ldr	r2, [pc, #36]	; (8004910 <vPortSetupTimerInterrupt+0x44>)
 80048ea:	3b01      	subs	r3, #1
 80048ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048ee:	4b04      	ldr	r3, [pc, #16]	; (8004900 <vPortSetupTimerInterrupt+0x34>)
 80048f0:	2207      	movs	r2, #7
 80048f2:	601a      	str	r2, [r3, #0]
}
 80048f4:	bf00      	nop
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	e000e010 	.word	0xe000e010
 8004904:	e000e018 	.word	0xe000e018
 8004908:	20000000 	.word	0x20000000
 800490c:	10624dd3 	.word	0x10624dd3
 8004910:	e000e014 	.word	0xe000e014

08004914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004914:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004924 <vPortEnableVFP+0x10>
 8004918:	6801      	ldr	r1, [r0, #0]
 800491a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800491e:	6001      	str	r1, [r0, #0]
 8004920:	4770      	bx	lr
 8004922:	0000      	.short	0x0000
 8004924:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004928:	bf00      	nop
 800492a:	bf00      	nop

0800492c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004932:	f3ef 8305 	mrs	r3, IPSR
 8004936:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b0f      	cmp	r3, #15
 800493c:	d914      	bls.n	8004968 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800493e:	4a17      	ldr	r2, [pc, #92]	; (800499c <vPortValidateInterruptPriority+0x70>)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4413      	add	r3, r2
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004948:	4b15      	ldr	r3, [pc, #84]	; (80049a0 <vPortValidateInterruptPriority+0x74>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	7afa      	ldrb	r2, [r7, #11]
 800494e:	429a      	cmp	r2, r3
 8004950:	d20a      	bcs.n	8004968 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	607b      	str	r3, [r7, #4]
    }
 8004964:	bf00      	nop
 8004966:	e7fe      	b.n	8004966 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004968:	4b0e      	ldr	r3, [pc, #56]	; (80049a4 <vPortValidateInterruptPriority+0x78>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004970:	4b0d      	ldr	r3, [pc, #52]	; (80049a8 <vPortValidateInterruptPriority+0x7c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d90a      	bls.n	800498e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497c:	f383 8811 	msr	BASEPRI, r3
 8004980:	f3bf 8f6f 	isb	sy
 8004984:	f3bf 8f4f 	dsb	sy
 8004988:	603b      	str	r3, [r7, #0]
    }
 800498a:	bf00      	nop
 800498c:	e7fe      	b.n	800498c <vPortValidateInterruptPriority+0x60>
    }
 800498e:	bf00      	nop
 8004990:	3714      	adds	r7, #20
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	e000e3f0 	.word	0xe000e3f0
 80049a0:	200001e0 	.word	0x200001e0
 80049a4:	e000ed0c 	.word	0xe000ed0c
 80049a8:	200001e4 	.word	0x200001e4

080049ac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	; 0x28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80049b8:	f7fe fd42 	bl	8003440 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80049bc:	4b65      	ldr	r3, [pc, #404]	; (8004b54 <pvPortMalloc+0x1a8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80049c4:	f000 f934 	bl	8004c30 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80049c8:	4b63      	ldr	r3, [pc, #396]	; (8004b58 <pvPortMalloc+0x1ac>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4013      	ands	r3, r2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f040 80a7 	bne.w	8004b24 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d02d      	beq.n	8004a38 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80049dc:	2208      	movs	r2, #8
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d227      	bcs.n	8004a38 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80049e8:	2208      	movs	r2, #8
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4413      	add	r3, r2
 80049ee:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d021      	beq.n	8004a3e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f023 0307 	bic.w	r3, r3, #7
 8004a00:	3308      	adds	r3, #8
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d214      	bcs.n	8004a32 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f023 0307 	bic.w	r3, r3, #7
 8004a0e:	3308      	adds	r3, #8
 8004a10:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d010      	beq.n	8004a3e <pvPortMalloc+0x92>
        __asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	617b      	str	r3, [r7, #20]
    }
 8004a2e:	bf00      	nop
 8004a30:	e7fe      	b.n	8004a30 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004a32:	2300      	movs	r3, #0
 8004a34:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a36:	e002      	b.n	8004a3e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	607b      	str	r3, [r7, #4]
 8004a3c:	e000      	b.n	8004a40 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a3e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d06e      	beq.n	8004b24 <pvPortMalloc+0x178>
 8004a46:	4b45      	ldr	r3, [pc, #276]	; (8004b5c <pvPortMalloc+0x1b0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d869      	bhi.n	8004b24 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004a50:	4b43      	ldr	r3, [pc, #268]	; (8004b60 <pvPortMalloc+0x1b4>)
 8004a52:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004a54:	4b42      	ldr	r3, [pc, #264]	; (8004b60 <pvPortMalloc+0x1b4>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a5a:	e004      	b.n	8004a66 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d903      	bls.n	8004a78 <pvPortMalloc+0xcc>
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1f1      	bne.n	8004a5c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004a78:	4b36      	ldr	r3, [pc, #216]	; (8004b54 <pvPortMalloc+0x1a8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d050      	beq.n	8004b24 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a82:	6a3b      	ldr	r3, [r7, #32]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2208      	movs	r2, #8
 8004a88:	4413      	add	r3, r2
 8004a8a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	1ad2      	subs	r2, r2, r3
 8004a9c:	2308      	movs	r3, #8
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d91f      	bls.n	8004ae4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	f003 0307 	and.w	r3, r3, #7
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00a      	beq.n	8004acc <pvPortMalloc+0x120>
        __asm volatile
 8004ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aba:	f383 8811 	msr	BASEPRI, r3
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	613b      	str	r3, [r7, #16]
    }
 8004ac8:	bf00      	nop
 8004aca:	e7fe      	b.n	8004aca <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	1ad2      	subs	r2, r2, r3
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004ade:	69b8      	ldr	r0, [r7, #24]
 8004ae0:	f000 f908 	bl	8004cf4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ae4:	4b1d      	ldr	r3, [pc, #116]	; (8004b5c <pvPortMalloc+0x1b0>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	4a1b      	ldr	r2, [pc, #108]	; (8004b5c <pvPortMalloc+0x1b0>)
 8004af0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004af2:	4b1a      	ldr	r3, [pc, #104]	; (8004b5c <pvPortMalloc+0x1b0>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	4b1b      	ldr	r3, [pc, #108]	; (8004b64 <pvPortMalloc+0x1b8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d203      	bcs.n	8004b06 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004afe:	4b17      	ldr	r3, [pc, #92]	; (8004b5c <pvPortMalloc+0x1b0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a18      	ldr	r2, [pc, #96]	; (8004b64 <pvPortMalloc+0x1b8>)
 8004b04:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	4b13      	ldr	r3, [pc, #76]	; (8004b58 <pvPortMalloc+0x1ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b12:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b16:	2200      	movs	r2, #0
 8004b18:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004b1a:	4b13      	ldr	r3, [pc, #76]	; (8004b68 <pvPortMalloc+0x1bc>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	4a11      	ldr	r2, [pc, #68]	; (8004b68 <pvPortMalloc+0x1bc>)
 8004b22:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004b24:	f7fe fc9a 	bl	800345c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	f003 0307 	and.w	r3, r3, #7
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <pvPortMalloc+0x19c>
        __asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	60fb      	str	r3, [r7, #12]
    }
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <pvPortMalloc+0x19a>
    return pvReturn;
 8004b48:	69fb      	ldr	r3, [r7, #28]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3728      	adds	r7, #40	; 0x28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20012df0 	.word	0x20012df0
 8004b58:	20012e04 	.word	0x20012e04
 8004b5c:	20012df4 	.word	0x20012df4
 8004b60:	20012de8 	.word	0x20012de8
 8004b64:	20012df8 	.word	0x20012df8
 8004b68:	20012dfc 	.word	0x20012dfc

08004b6c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d04d      	beq.n	8004c1a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004b7e:	2308      	movs	r3, #8
 8004b80:	425b      	negs	r3, r3
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	4413      	add	r3, r2
 8004b86:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	4b24      	ldr	r3, [pc, #144]	; (8004c24 <vPortFree+0xb8>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4013      	ands	r3, r2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10a      	bne.n	8004bb0 <vPortFree+0x44>
        __asm volatile
 8004b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b9e:	f383 8811 	msr	BASEPRI, r3
 8004ba2:	f3bf 8f6f 	isb	sy
 8004ba6:	f3bf 8f4f 	dsb	sy
 8004baa:	60fb      	str	r3, [r7, #12]
    }
 8004bac:	bf00      	nop
 8004bae:	e7fe      	b.n	8004bae <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00a      	beq.n	8004bce <vPortFree+0x62>
        __asm volatile
 8004bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbc:	f383 8811 	msr	BASEPRI, r3
 8004bc0:	f3bf 8f6f 	isb	sy
 8004bc4:	f3bf 8f4f 	dsb	sy
 8004bc8:	60bb      	str	r3, [r7, #8]
    }
 8004bca:	bf00      	nop
 8004bcc:	e7fe      	b.n	8004bcc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	4b14      	ldr	r3, [pc, #80]	; (8004c24 <vPortFree+0xb8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d01e      	beq.n	8004c1a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d11a      	bne.n	8004c1a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	4b0e      	ldr	r3, [pc, #56]	; (8004c24 <vPortFree+0xb8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	43db      	mvns	r3, r3
 8004bee:	401a      	ands	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004bf4:	f7fe fc24 	bl	8003440 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	4b0a      	ldr	r3, [pc, #40]	; (8004c28 <vPortFree+0xbc>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4413      	add	r3, r2
 8004c02:	4a09      	ldr	r2, [pc, #36]	; (8004c28 <vPortFree+0xbc>)
 8004c04:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c06:	6938      	ldr	r0, [r7, #16]
 8004c08:	f000 f874 	bl	8004cf4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004c0c:	4b07      	ldr	r3, [pc, #28]	; (8004c2c <vPortFree+0xc0>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3301      	adds	r3, #1
 8004c12:	4a06      	ldr	r2, [pc, #24]	; (8004c2c <vPortFree+0xc0>)
 8004c14:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004c16:	f7fe fc21 	bl	800345c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004c1a:	bf00      	nop
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20012e04 	.word	0x20012e04
 8004c28:	20012df4 	.word	0x20012df4
 8004c2c:	20012e00 	.word	0x20012e00

08004c30 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c36:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004c3a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004c3c:	4b27      	ldr	r3, [pc, #156]	; (8004cdc <prvHeapInit+0xac>)
 8004c3e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	3307      	adds	r3, #7
 8004c4e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0307 	bic.w	r3, r3, #7
 8004c56:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	4a1f      	ldr	r2, [pc, #124]	; (8004cdc <prvHeapInit+0xac>)
 8004c60:	4413      	add	r3, r2
 8004c62:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c68:	4a1d      	ldr	r2, [pc, #116]	; (8004ce0 <prvHeapInit+0xb0>)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004c6e:	4b1c      	ldr	r3, [pc, #112]	; (8004ce0 <prvHeapInit+0xb0>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	4413      	add	r3, r2
 8004c7a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f023 0307 	bic.w	r3, r3, #7
 8004c8a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a15      	ldr	r2, [pc, #84]	; (8004ce4 <prvHeapInit+0xb4>)
 8004c90:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004c92:	4b14      	ldr	r3, [pc, #80]	; (8004ce4 <prvHeapInit+0xb4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004c9a:	4b12      	ldr	r3, [pc, #72]	; (8004ce4 <prvHeapInit+0xb4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	1ad2      	subs	r2, r2, r3
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004cb0:	4b0c      	ldr	r3, [pc, #48]	; (8004ce4 <prvHeapInit+0xb4>)
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	4a0a      	ldr	r2, [pc, #40]	; (8004ce8 <prvHeapInit+0xb8>)
 8004cbe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	4a09      	ldr	r2, [pc, #36]	; (8004cec <prvHeapInit+0xbc>)
 8004cc6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004cc8:	4b09      	ldr	r3, [pc, #36]	; (8004cf0 <prvHeapInit+0xc0>)
 8004cca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004cce:	601a      	str	r2, [r3, #0]
}
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	200001e8 	.word	0x200001e8
 8004ce0:	20012de8 	.word	0x20012de8
 8004ce4:	20012df0 	.word	0x20012df0
 8004ce8:	20012df8 	.word	0x20012df8
 8004cec:	20012df4 	.word	0x20012df4
 8004cf0:	20012e04 	.word	0x20012e04

08004cf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004cfc:	4b28      	ldr	r3, [pc, #160]	; (8004da0 <prvInsertBlockIntoFreeList+0xac>)
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	e002      	b.n	8004d08 <prvInsertBlockIntoFreeList+0x14>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d8f7      	bhi.n	8004d02 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d108      	bne.n	8004d36 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	441a      	add	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	441a      	add	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d118      	bne.n	8004d7c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	4b15      	ldr	r3, [pc, #84]	; (8004da4 <prvInsertBlockIntoFreeList+0xb0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d00d      	beq.n	8004d72 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	441a      	add	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	e008      	b.n	8004d84 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d72:	4b0c      	ldr	r3, [pc, #48]	; (8004da4 <prvInsertBlockIntoFreeList+0xb0>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	e003      	b.n	8004d84 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d002      	beq.n	8004d92 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004d92:	bf00      	nop
 8004d94:	3714      	adds	r7, #20
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	20012de8 	.word	0x20012de8
 8004da4:	20012df0 	.word	0x20012df0

08004da8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004dac:	4803      	ldr	r0, [pc, #12]	; (8004dbc <_cbSendSystemDesc+0x14>)
 8004dae:	f001 fb8f 	bl	80064d0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004db2:	4803      	ldr	r0, [pc, #12]	; (8004dc0 <_cbSendSystemDesc+0x18>)
 8004db4:	f001 fb8c 	bl	80064d0 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004db8:	bf00      	nop
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	080070e0 	.word	0x080070e0
 8004dc0:	08007124 	.word	0x08007124

08004dc4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004dc8:	4b06      	ldr	r3, [pc, #24]	; (8004de4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004dca:	6818      	ldr	r0, [r3, #0]
 8004dcc:	4b05      	ldr	r3, [pc, #20]	; (8004de4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <SEGGER_SYSVIEW_Conf+0x24>)
 8004dd2:	4a06      	ldr	r2, [pc, #24]	; (8004dec <SEGGER_SYSVIEW_Conf+0x28>)
 8004dd4:	f001 f800 	bl	8005dd8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004dd8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004ddc:	f001 f840 	bl	8005e60 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004de0:	bf00      	nop
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	20000000 	.word	0x20000000
 8004de8:	08004da9 	.word	0x08004da9
 8004dec:	0800716c 	.word	0x0800716c

08004df0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004df6:	2300      	movs	r3, #0
 8004df8:	607b      	str	r3, [r7, #4]
 8004dfa:	e033      	b.n	8004e64 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004dfc:	491e      	ldr	r1, [pc, #120]	; (8004e78 <_cbSendTaskList+0x88>)
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	4613      	mov	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	440b      	add	r3, r1
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	491a      	ldr	r1, [pc, #104]	; (8004e78 <_cbSendTaskList+0x88>)
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	6819      	ldr	r1, [r3, #0]
 8004e1e:	4c16      	ldr	r4, [pc, #88]	; (8004e78 <_cbSendTaskList+0x88>)
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	4613      	mov	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4423      	add	r3, r4
 8004e2c:	3308      	adds	r3, #8
 8004e2e:	681c      	ldr	r4, [r3, #0]
 8004e30:	4d11      	ldr	r5, [pc, #68]	; (8004e78 <_cbSendTaskList+0x88>)
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	442b      	add	r3, r5
 8004e3e:	330c      	adds	r3, #12
 8004e40:	681d      	ldr	r5, [r3, #0]
 8004e42:	4e0d      	ldr	r6, [pc, #52]	; (8004e78 <_cbSendTaskList+0x88>)
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	4613      	mov	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	4413      	add	r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4433      	add	r3, r6
 8004e50:	3310      	adds	r3, #16
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	462b      	mov	r3, r5
 8004e58:	4622      	mov	r2, r4
 8004e5a:	f000 f84d 	bl	8004ef8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	3301      	adds	r3, #1
 8004e62:	607b      	str	r3, [r7, #4]
 8004e64:	4b05      	ldr	r3, [pc, #20]	; (8004e7c <_cbSendTaskList+0x8c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d3c6      	bcc.n	8004dfc <_cbSendTaskList+0xc>
  }
}
 8004e6e:	bf00      	nop
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e78:	20012e08 	.word	0x20012e08
 8004e7c:	20012ea8 	.word	0x20012ea8

08004e80 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004e86:	f7fe fb95 	bl	80035b4 <xTaskGetTickCountFromISR>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	f04f 0400 	mov.w	r4, #0
 8004ea2:	f04f 0500 	mov.w	r5, #0
 8004ea6:	015d      	lsls	r5, r3, #5
 8004ea8:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8004eac:	0154      	lsls	r4, r2, #5
 8004eae:	4622      	mov	r2, r4
 8004eb0:	462b      	mov	r3, r5
 8004eb2:	1a12      	subs	r2, r2, r0
 8004eb4:	eb63 0301 	sbc.w	r3, r3, r1
 8004eb8:	f04f 0400 	mov.w	r4, #0
 8004ebc:	f04f 0500 	mov.w	r5, #0
 8004ec0:	009d      	lsls	r5, r3, #2
 8004ec2:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8004ec6:	0094      	lsls	r4, r2, #2
 8004ec8:	4622      	mov	r2, r4
 8004eca:	462b      	mov	r3, r5
 8004ecc:	1812      	adds	r2, r2, r0
 8004ece:	eb41 0303 	adc.w	r3, r1, r3
 8004ed2:	f04f 0000 	mov.w	r0, #0
 8004ed6:	f04f 0100 	mov.w	r1, #0
 8004eda:	00d9      	lsls	r1, r3, #3
 8004edc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ee0:	00d0      	lsls	r0, r2, #3
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8004eea:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004eee:	4610      	mov	r0, r2
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	3708      	adds	r7, #8
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bdb0      	pop	{r4, r5, r7, pc}

08004ef8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b08a      	sub	sp, #40	; 0x28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004f06:	f107 0314 	add.w	r3, r7, #20
 8004f0a:	2214      	movs	r2, #20
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 fc76 	bl	8006800 <memset>
  TaskInfo.TaskID     = TaskID;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004f28:	f107 0314 	add.w	r3, r7, #20
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f001 f9d7 	bl	80062e0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004f32:	bf00      	nop
 8004f34:	3728      	adds	r7, #40	; 0x28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <__NVIC_EnableIRQ>:
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	4603      	mov	r3, r0
 8004f44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	db0b      	blt.n	8004f66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f4e:	79fb      	ldrb	r3, [r7, #7]
 8004f50:	f003 021f 	and.w	r2, r3, #31
 8004f54:	4907      	ldr	r1, [pc, #28]	; (8004f74 <__NVIC_EnableIRQ+0x38>)
 8004f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	2001      	movs	r0, #1
 8004f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	e000e100 	.word	0xe000e100

08004f78 <__NVIC_SetPriority>:
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	4603      	mov	r3, r0
 8004f80:	6039      	str	r1, [r7, #0]
 8004f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	db0a      	blt.n	8004fa2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	490c      	ldr	r1, [pc, #48]	; (8004fc4 <__NVIC_SetPriority+0x4c>)
 8004f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f96:	0112      	lsls	r2, r2, #4
 8004f98:	b2d2      	uxtb	r2, r2
 8004f9a:	440b      	add	r3, r1
 8004f9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004fa0:	e00a      	b.n	8004fb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	4908      	ldr	r1, [pc, #32]	; (8004fc8 <__NVIC_SetPriority+0x50>)
 8004fa8:	79fb      	ldrb	r3, [r7, #7]
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	3b04      	subs	r3, #4
 8004fb0:	0112      	lsls	r2, r2, #4
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	761a      	strb	r2, [r3, #24]
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	e000e100 	.word	0xe000e100
 8004fc8:	e000ed00 	.word	0xe000ed00

08004fcc <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004fd2:	f001 fbaf 	bl	8006734 <SEGGER_SYSVIEW_IsStarted>
 8004fd6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004fde:	f001 f803 	bl	8005fe8 <SEGGER_SYSVIEW_Start>
  }
}
 8004fe2:	bf00      	nop
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
	...

08004fec <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004ff6:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <_cbOnUARTRx+0x3c>)
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	2b03      	cmp	r3, #3
 8004ffc:	d806      	bhi.n	800500c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004ffe:	4b0a      	ldr	r3, [pc, #40]	; (8005028 <_cbOnUARTRx+0x3c>)
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	3301      	adds	r3, #1
 8005004:	b2da      	uxtb	r2, r3
 8005006:	4b08      	ldr	r3, [pc, #32]	; (8005028 <_cbOnUARTRx+0x3c>)
 8005008:	701a      	strb	r2, [r3, #0]
    goto Done;
 800500a:	e009      	b.n	8005020 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 800500c:	f7ff ffde 	bl	8004fcc <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8005010:	4b05      	ldr	r3, [pc, #20]	; (8005028 <_cbOnUARTRx+0x3c>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4618      	mov	r0, r3
 8005016:	1dfb      	adds	r3, r7, #7
 8005018:	2201      	movs	r2, #1
 800501a:	4619      	mov	r1, r3
 800501c:	f000 fb9a 	bl	8005754 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8005020:	bf00      	nop
}
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	20000014 	.word	0x20000014

0800502c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8005034:	4b14      	ldr	r3, [pc, #80]	; (8005088 <_cbOnUARTTx+0x5c>)
 8005036:	785b      	ldrb	r3, [r3, #1]
 8005038:	2b03      	cmp	r3, #3
 800503a:	d80f      	bhi.n	800505c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 800503c:	4b12      	ldr	r3, [pc, #72]	; (8005088 <_cbOnUARTTx+0x5c>)
 800503e:	785b      	ldrb	r3, [r3, #1]
 8005040:	461a      	mov	r2, r3
 8005042:	4b12      	ldr	r3, [pc, #72]	; (800508c <_cbOnUARTTx+0x60>)
 8005044:	5c9a      	ldrb	r2, [r3, r2]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 800504a:	4b0f      	ldr	r3, [pc, #60]	; (8005088 <_cbOnUARTTx+0x5c>)
 800504c:	785b      	ldrb	r3, [r3, #1]
 800504e:	3301      	adds	r3, #1
 8005050:	b2da      	uxtb	r2, r3
 8005052:	4b0d      	ldr	r3, [pc, #52]	; (8005088 <_cbOnUARTTx+0x5c>)
 8005054:	705a      	strb	r2, [r3, #1]
    r = 1;
 8005056:	2301      	movs	r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
    goto Done;
 800505a:	e00f      	b.n	800507c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 800505c:	4b0a      	ldr	r3, [pc, #40]	; (8005088 <_cbOnUARTTx+0x5c>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	6879      	ldr	r1, [r7, #4]
 8005064:	4618      	mov	r0, r3
 8005066:	f000 fa19 	bl	800549c <SEGGER_RTT_ReadUpBufferNoLock>
 800506a:	4603      	mov	r3, r0
 800506c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b00      	cmp	r3, #0
 8005072:	da02      	bge.n	800507a <_cbOnUARTTx+0x4e>
    r = 0;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	e000      	b.n	800507c <_cbOnUARTTx+0x50>
  }
Done:
 800507a:	bf00      	nop
  return r;
 800507c:	68fb      	ldr	r3, [r7, #12]
}
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	20000014 	.word	0x20000014
 800508c:	08007174 	.word	0x08007174

08005090 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8005098:	4a04      	ldr	r2, [pc, #16]	; (80050ac <SEGGER_UART_init+0x1c>)
 800509a:	4905      	ldr	r1, [pc, #20]	; (80050b0 <SEGGER_UART_init+0x20>)
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f863 	bl	8005168 <HIF_UART_Init>
}
 80050a2:	bf00      	nop
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	08004fed 	.word	0x08004fed
 80050b0:	0800502d 	.word	0x0800502d

080050b4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 80050ba:	4b1e      	ldr	r3, [pc, #120]	; (8005134 <USART2_IRQHandler+0x80>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f003 0320 	and.w	r3, r3, #32
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d011      	beq.n	80050ee <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80050ca:	4b1b      	ldr	r3, [pc, #108]	; (8005138 <USART2_IRQHandler+0x84>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f003 030b 	and.w	r3, r3, #11
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d108      	bne.n	80050ee <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80050dc:	4b17      	ldr	r3, [pc, #92]	; (800513c <USART2_IRQHandler+0x88>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d004      	beq.n	80050ee <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80050e4:	4b15      	ldr	r3, [pc, #84]	; (800513c <USART2_IRQHandler+0x88>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	79fa      	ldrb	r2, [r7, #7]
 80050ea:	4610      	mov	r0, r2
 80050ec:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d01a      	beq.n	800512e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80050f8:	4b11      	ldr	r3, [pc, #68]	; (8005140 <USART2_IRQHandler+0x8c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d015      	beq.n	800512c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8005100:	4b0f      	ldr	r3, [pc, #60]	; (8005140 <USART2_IRQHandler+0x8c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	1dfa      	adds	r2, r7, #7
 8005106:	4610      	mov	r0, r2
 8005108:	4798      	blx	r3
 800510a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8005112:	4b0c      	ldr	r3, [pc, #48]	; (8005144 <USART2_IRQHandler+0x90>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a0b      	ldr	r2, [pc, #44]	; (8005144 <USART2_IRQHandler+0x90>)
 8005118:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	e006      	b.n	800512e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8005120:	4b04      	ldr	r3, [pc, #16]	; (8005134 <USART2_IRQHandler+0x80>)
 8005122:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8005124:	79fa      	ldrb	r2, [r7, #7]
 8005126:	4b04      	ldr	r3, [pc, #16]	; (8005138 <USART2_IRQHandler+0x84>)
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	e000      	b.n	800512e <USART2_IRQHandler+0x7a>
      return;
 800512c:	bf00      	nop
    }
  }
}
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40004400 	.word	0x40004400
 8005138:	40004404 	.word	0x40004404
 800513c:	20012eac 	.word	0x20012eac
 8005140:	20012eb0 	.word	0x20012eb0
 8005144:	4000440c 	.word	0x4000440c

08005148 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 800514c:	4b05      	ldr	r3, [pc, #20]	; (8005164 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a04      	ldr	r2, [pc, #16]	; (8005164 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8005152:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005156:	6013      	str	r3, [r2, #0]
}
 8005158:	bf00      	nop
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	4000440c 	.word	0x4000440c

08005168 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8005174:	4b2e      	ldr	r3, [pc, #184]	; (8005230 <HIF_UART_Init+0xc8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a2d      	ldr	r2, [pc, #180]	; (8005230 <HIF_UART_Init+0xc8>)
 800517a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800517e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8005180:	4b2c      	ldr	r3, [pc, #176]	; (8005234 <HIF_UART_Init+0xcc>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2b      	ldr	r2, [pc, #172]	; (8005234 <HIF_UART_Init+0xcc>)
 8005186:	f043 0301 	orr.w	r3, r3, #1
 800518a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 800518c:	4b2a      	ldr	r3, [pc, #168]	; (8005238 <HIF_UART_Init+0xd0>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005198:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 80051a0:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 80051a2:	4a25      	ldr	r2, [pc, #148]	; (8005238 <HIF_UART_Init+0xd0>)
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 80051a8:	4b24      	ldr	r3, [pc, #144]	; (800523c <HIF_UART_Init+0xd4>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051b4:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80051bc:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 80051be:	4a1f      	ldr	r2, [pc, #124]	; (800523c <HIF_UART_Init+0xd4>)
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 80051c4:	4b1e      	ldr	r3, [pc, #120]	; (8005240 <HIF_UART_Init+0xd8>)
 80051c6:	f24a 022c 	movw	r2, #41004	; 0xa02c
 80051ca:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80051cc:	4b1d      	ldr	r3, [pc, #116]	; (8005244 <HIF_UART_Init+0xdc>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80051d2:	4b1d      	ldr	r3, [pc, #116]	; (8005248 <HIF_UART_Init+0xe0>)
 80051d4:	2280      	movs	r2, #128	; 0x80
 80051d6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80051de:	4a1b      	ldr	r2, [pc, #108]	; (800524c <HIF_UART_Init+0xe4>)
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e6:	3301      	adds	r3, #1
 80051e8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	085b      	lsrs	r3, r3, #1
 80051ee:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051f6:	d302      	bcc.n	80051fe <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80051f8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80051fc:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d004      	beq.n	800520e <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	4a11      	ldr	r2, [pc, #68]	; (8005250 <HIF_UART_Init+0xe8>)
 800520a:	b29b      	uxth	r3, r3
 800520c:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 800520e:	4a11      	ldr	r2, [pc, #68]	; (8005254 <HIF_UART_Init+0xec>)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8005214:	4a10      	ldr	r2, [pc, #64]	; (8005258 <HIF_UART_Init+0xf0>)
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800521a:	2106      	movs	r1, #6
 800521c:	2026      	movs	r0, #38	; 0x26
 800521e:	f7ff feab 	bl	8004f78 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8005222:	2026      	movs	r0, #38	; 0x26
 8005224:	f7ff fe8a 	bl	8004f3c <__NVIC_EnableIRQ>
}
 8005228:	bf00      	nop
 800522a:	3718      	adds	r7, #24
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40023840 	.word	0x40023840
 8005234:	40023830 	.word	0x40023830
 8005238:	40020020 	.word	0x40020020
 800523c:	40020000 	.word	0x40020000
 8005240:	4000440c 	.word	0x4000440c
 8005244:	40004410 	.word	0x40004410
 8005248:	40004414 	.word	0x40004414
 800524c:	0501bd00 	.word	0x0501bd00
 8005250:	40004408 	.word	0x40004408
 8005254:	20012eac 	.word	0x20012eac
 8005258:	20012eb0 	.word	0x20012eb0

0800525c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005262:	4b24      	ldr	r3, [pc, #144]	; (80052f4 <_DoInit+0x98>)
 8005264:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2203      	movs	r2, #3
 800526a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2203      	movs	r2, #3
 8005270:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a20      	ldr	r2, [pc, #128]	; (80052f8 <_DoInit+0x9c>)
 8005276:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a20      	ldr	r2, [pc, #128]	; (80052fc <_DoInit+0xa0>)
 800527c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005284:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a17      	ldr	r2, [pc, #92]	; (80052f8 <_DoInit+0x9c>)
 800529c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a17      	ldr	r2, [pc, #92]	; (8005300 <_DoInit+0xa4>)
 80052a2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2210      	movs	r2, #16
 80052a8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3307      	adds	r3, #7
 80052c0:	4a10      	ldr	r2, [pc, #64]	; (8005304 <_DoInit+0xa8>)
 80052c2:	6810      	ldr	r0, [r2, #0]
 80052c4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80052c6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a0e      	ldr	r2, [pc, #56]	; (8005308 <_DoInit+0xac>)
 80052ce:	6810      	ldr	r0, [r2, #0]
 80052d0:	6018      	str	r0, [r3, #0]
 80052d2:	8891      	ldrh	r1, [r2, #4]
 80052d4:	7992      	ldrb	r2, [r2, #6]
 80052d6:	8099      	strh	r1, [r3, #4]
 80052d8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80052da:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2220      	movs	r2, #32
 80052e2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80052e4:	f3bf 8f5f 	dmb	sy
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr
 80052f4:	20014484 	.word	0x20014484
 80052f8:	08007134 	.word	0x08007134
 80052fc:	20012eb4 	.word	0x20012eb4
 8005300:	200132b4 	.word	0x200132b4
 8005304:	08007140 	.word	0x08007140
 8005308:	08007144 	.word	0x08007144

0800530c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800530c:	b580      	push	{r7, lr}
 800530e:	b08a      	sub	sp, #40	; 0x28
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8005318:	2300      	movs	r3, #0
 800531a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	429a      	cmp	r2, r3
 800532e:	d905      	bls.n	800533c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	627b      	str	r3, [r7, #36]	; 0x24
 800533a:	e007      	b.n	800534c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	69b9      	ldr	r1, [r7, #24]
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	1acb      	subs	r3, r1, r3
 8005346:	4413      	add	r3, r2
 8005348:	3b01      	subs	r3, #1
 800534a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005356:	4293      	cmp	r3, r2
 8005358:	bf28      	it	cs
 800535a:	4613      	movcs	r3, r2
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800535e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4293      	cmp	r3, r2
 8005364:	bf28      	it	cs
 8005366:	4613      	movcs	r3, r2
 8005368:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	4413      	add	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005376:	68b9      	ldr	r1, [r7, #8]
 8005378:	6978      	ldr	r0, [r7, #20]
 800537a:	f001 fa33 	bl	80067e4 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800537e:	6a3a      	ldr	r2, [r7, #32]
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	4413      	add	r3, r2
 8005384:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	4413      	add	r3, r2
 800538c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8005396:	69fa      	ldr	r2, [r7, #28]
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	4413      	add	r3, r2
 800539c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	69fa      	ldr	r2, [r7, #28]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d101      	bne.n	80053ac <_WriteBlocking+0xa0>
      WrOff = 0u;
 80053a8:	2300      	movs	r3, #0
 80053aa:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053ac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	69fa      	ldr	r2, [r7, #28]
 80053b4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1b2      	bne.n	8005322 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80053bc:	6a3b      	ldr	r3, [r7, #32]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3728      	adds	r7, #40	; 0x28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b088      	sub	sp, #32
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	60f8      	str	r0, [r7, #12]
 80053ce:	60b9      	str	r1, [r7, #8]
 80053d0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d911      	bls.n	800540e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	4413      	add	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	68b9      	ldr	r1, [r7, #8]
 80053f8:	6938      	ldr	r0, [r7, #16]
 80053fa:	f001 f9f3 	bl	80067e4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053fe:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8005402:	69fa      	ldr	r2, [r7, #28]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	441a      	add	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800540c:	e01f      	b.n	800544e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	4413      	add	r3, r2
 800541a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	6938      	ldr	r0, [r7, #16]
 8005422:	f001 f9df 	bl	80067e4 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	4413      	add	r3, r2
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	4619      	mov	r1, r3
 800543e:	6938      	ldr	r0, [r7, #16]
 8005440:	f001 f9d0 	bl	80067e4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005444:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	60da      	str	r2, [r3, #12]
}
 800544e:	bf00      	nop
 8005450:	3720      	adds	r7, #32
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8005456:	b480      	push	{r7}
 8005458:	b087      	sub	sp, #28
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	429a      	cmp	r2, r3
 8005470:	d808      	bhi.n	8005484 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	1ad2      	subs	r2, r2, r3
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	4413      	add	r3, r2
 800547e:	3b01      	subs	r3, #1
 8005480:	617b      	str	r3, [r7, #20]
 8005482:	e004      	b.n	800548e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800548e:	697b      	ldr	r3, [r7, #20]
}
 8005490:	4618      	mov	r0, r3
 8005492:	371c      	adds	r7, #28
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800549c:	b580      	push	{r7, lr}
 800549e:	b08c      	sub	sp, #48	; 0x30
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80054a8:	4b3e      	ldr	r3, [pc, #248]	; (80055a4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80054aa:	623b      	str	r3, [r7, #32]
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80054b6:	f7ff fed1 	bl	800525c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	4613      	mov	r3, r2
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	4413      	add	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	4a37      	ldr	r2, [pc, #220]	; (80055a4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80054c8:	4413      	add	r3, r2
 80054ca:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80054dc:	2300      	movs	r3, #0
 80054de:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80054e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d92b      	bls.n	8005540 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4293      	cmp	r3, r2
 80054f8:	bf28      	it	cs
 80054fa:	4613      	movcs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005504:	4413      	add	r3, r2
 8005506:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	6939      	ldr	r1, [r7, #16]
 800550c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800550e:	f001 f969 	bl	80067e4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005512:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	4413      	add	r3, r2
 8005518:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800551a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	4413      	add	r3, r2
 8005520:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800552a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	4413      	add	r3, r2
 8005530:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005538:	429a      	cmp	r2, r3
 800553a:	d101      	bne.n	8005540 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 800553c:	2300      	movs	r3, #0
 800553e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005540:	69ba      	ldr	r2, [r7, #24]
 8005542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4293      	cmp	r3, r2
 800554e:	bf28      	it	cs
 8005550:	4613      	movcs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d019      	beq.n	800558e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005560:	4413      	add	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005564:	697a      	ldr	r2, [r7, #20]
 8005566:	6939      	ldr	r1, [r7, #16]
 8005568:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800556a:	f001 f93b 	bl	80067e4 <memcpy>
    NumBytesRead += NumBytesRem;
 800556e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	4413      	add	r3, r2
 8005574:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	4413      	add	r3, r2
 800557c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005586:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	4413      	add	r3, r2
 800558c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005598:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800559a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800559c:	4618      	mov	r0, r3
 800559e:	3730      	adds	r7, #48	; 0x30
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	20014484 	.word	0x20014484

080055a8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08c      	sub	sp, #48	; 0x30
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80055b4:	4b3e      	ldr	r3, [pc, #248]	; (80056b0 <SEGGER_RTT_ReadNoLock+0x108>)
 80055b6:	623b      	str	r3, [r7, #32]
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <SEGGER_RTT_ReadNoLock+0x1e>
 80055c2:	f7ff fe4b 	bl	800525c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4613      	mov	r3, r2
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	4413      	add	r3, r2
 80055ce:	00db      	lsls	r3, r3, #3
 80055d0:	3360      	adds	r3, #96	; 0x60
 80055d2:	4a37      	ldr	r2, [pc, #220]	; (80056b0 <SEGGER_RTT_ReadNoLock+0x108>)
 80055d4:	4413      	add	r3, r2
 80055d6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80055e8:	2300      	movs	r3, #0
 80055ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80055ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d92b      	bls.n	800564c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	689a      	ldr	r2, [r3, #8]
 80055f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4293      	cmp	r3, r2
 8005604:	bf28      	it	cs
 8005606:	4613      	movcs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005610:	4413      	add	r3, r2
 8005612:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	6939      	ldr	r1, [r7, #16]
 8005618:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800561a:	f001 f8e3 	bl	80067e4 <memcpy>
    NumBytesRead += NumBytesRem;
 800561e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	4413      	add	r3, r2
 8005624:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	4413      	add	r3, r2
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	4413      	add	r3, r2
 800563c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005644:	429a      	cmp	r2, r3
 8005646:	d101      	bne.n	800564c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005648:	2300      	movs	r3, #0
 800564a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4293      	cmp	r3, r2
 800565a:	bf28      	it	cs
 800565c:	4613      	movcs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d019      	beq.n	800569a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800566c:	4413      	add	r3, r2
 800566e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	6939      	ldr	r1, [r7, #16]
 8005674:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005676:	f001 f8b5 	bl	80067e4 <memcpy>
    NumBytesRead += NumBytesRem;
 800567a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	4413      	add	r3, r2
 8005680:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	4413      	add	r3, r2
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	4413      	add	r3, r2
 8005698:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800569a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056a4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80056a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3730      	adds	r7, #48	; 0x30
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	20014484 	.word	0x20014484

080056b4 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b088      	sub	sp, #32
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4613      	mov	r3, r2
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	4413      	add	r3, r2
 80056cc:	00db      	lsls	r3, r3, #3
 80056ce:	3360      	adds	r3, #96	; 0x60
 80056d0:	4a1f      	ldr	r2, [pc, #124]	; (8005750 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80056d2:	4413      	add	r3, r2
 80056d4:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d029      	beq.n	8005732 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d82e      	bhi.n	8005740 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d013      	beq.n	8005712 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 80056ea:	e029      	b.n	8005740 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80056ec:	6978      	ldr	r0, [r7, #20]
 80056ee:	f7ff feb2 	bl	8005456 <_GetAvailWriteSpace>
 80056f2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d202      	bcs.n	8005702 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005700:	e021      	b.n	8005746 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	69b9      	ldr	r1, [r7, #24]
 800570a:	6978      	ldr	r0, [r7, #20]
 800570c:	f7ff fe5b 	bl	80053c6 <_WriteNoCheck>
    break;
 8005710:	e019      	b.n	8005746 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005712:	6978      	ldr	r0, [r7, #20]
 8005714:	f7ff fe9f 	bl	8005456 <_GetAvailWriteSpace>
 8005718:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	4293      	cmp	r3, r2
 8005720:	bf28      	it	cs
 8005722:	4613      	movcs	r3, r2
 8005724:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005726:	69fa      	ldr	r2, [r7, #28]
 8005728:	69b9      	ldr	r1, [r7, #24]
 800572a:	6978      	ldr	r0, [r7, #20]
 800572c:	f7ff fe4b 	bl	80053c6 <_WriteNoCheck>
    break;
 8005730:	e009      	b.n	8005746 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	69b9      	ldr	r1, [r7, #24]
 8005736:	6978      	ldr	r0, [r7, #20]
 8005738:	f7ff fde8 	bl	800530c <_WriteBlocking>
 800573c:	61f8      	str	r0, [r7, #28]
    break;
 800573e:	e002      	b.n	8005746 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005740:	2300      	movs	r3, #0
 8005742:	61fb      	str	r3, [r7, #28]
    break;
 8005744:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005746:	69fb      	ldr	r3, [r7, #28]
}
 8005748:	4618      	mov	r0, r3
 800574a:	3720      	adds	r7, #32
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	20014484 	.word	0x20014484

08005754 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005760:	4b0e      	ldr	r3, [pc, #56]	; (800579c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005762:	61fb      	str	r3, [r7, #28]
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800576e:	f7ff fd75 	bl	800525c <_DoInit>
  SEGGER_RTT_LOCK();
 8005772:	f3ef 8311 	mrs	r3, BASEPRI
 8005776:	f04f 0120 	mov.w	r1, #32
 800577a:	f381 8811 	msr	BASEPRI, r1
 800577e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f7ff ff95 	bl	80056b4 <SEGGER_RTT_WriteDownBufferNoLock>
 800578a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005792:	697b      	ldr	r3, [r7, #20]
}
 8005794:	4618      	mov	r0, r3
 8005796:	3720      	adds	r7, #32
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	20014484 	.word	0x20014484

080057a0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b088      	sub	sp, #32
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
 80057ac:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80057ae:	4b3d      	ldr	r3, [pc, #244]	; (80058a4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80057b0:	61bb      	str	r3, [r7, #24]
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d101      	bne.n	80057c0 <SEGGER_RTT_AllocUpBuffer+0x20>
 80057bc:	f7ff fd4e 	bl	800525c <_DoInit>
  SEGGER_RTT_LOCK();
 80057c0:	f3ef 8311 	mrs	r3, BASEPRI
 80057c4:	f04f 0120 	mov.w	r1, #32
 80057c8:	f381 8811 	msr	BASEPRI, r1
 80057cc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80057ce:	4b35      	ldr	r3, [pc, #212]	; (80058a4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80057d0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80057d2:	2300      	movs	r3, #0
 80057d4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80057d6:	6939      	ldr	r1, [r7, #16]
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	4613      	mov	r3, r2
 80057de:	005b      	lsls	r3, r3, #1
 80057e0:	4413      	add	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	440b      	add	r3, r1
 80057e6:	3304      	adds	r3, #4
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d008      	beq.n	8005800 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	3301      	adds	r3, #1
 80057f2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	69fa      	ldr	r2, [r7, #28]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	dbeb      	blt.n	80057d6 <SEGGER_RTT_AllocUpBuffer+0x36>
 80057fe:	e000      	b.n	8005802 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005800:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	69fa      	ldr	r2, [r7, #28]
 8005808:	429a      	cmp	r2, r3
 800580a:	da3f      	bge.n	800588c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800580c:	6939      	ldr	r1, [r7, #16]
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	4613      	mov	r3, r2
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	4413      	add	r3, r2
 8005818:	00db      	lsls	r3, r3, #3
 800581a:	440b      	add	r3, r1
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005820:	6939      	ldr	r1, [r7, #16]
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	4613      	mov	r3, r2
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	4413      	add	r3, r2
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	440b      	add	r3, r1
 8005830:	3304      	adds	r3, #4
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005836:	6939      	ldr	r1, [r7, #16]
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	4613      	mov	r3, r2
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	4413      	add	r3, r2
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	440b      	add	r3, r1
 8005844:	3320      	adds	r3, #32
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800584a:	6939      	ldr	r1, [r7, #16]
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	4613      	mov	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	4413      	add	r3, r2
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	440b      	add	r3, r1
 8005858:	3328      	adds	r3, #40	; 0x28
 800585a:	2200      	movs	r2, #0
 800585c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800585e:	6939      	ldr	r1, [r7, #16]
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	4613      	mov	r3, r2
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	4413      	add	r3, r2
 8005868:	00db      	lsls	r3, r3, #3
 800586a:	440b      	add	r3, r1
 800586c:	3324      	adds	r3, #36	; 0x24
 800586e:	2200      	movs	r2, #0
 8005870:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005872:	6939      	ldr	r1, [r7, #16]
 8005874:	69fa      	ldr	r2, [r7, #28]
 8005876:	4613      	mov	r3, r2
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	4413      	add	r3, r2
 800587c:	00db      	lsls	r3, r3, #3
 800587e:	440b      	add	r3, r1
 8005880:	332c      	adds	r3, #44	; 0x2c
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005886:	f3bf 8f5f 	dmb	sy
 800588a:	e002      	b.n	8005892 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800588c:	f04f 33ff 	mov.w	r3, #4294967295
 8005890:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005898:	69fb      	ldr	r3, [r7, #28]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	20014484 	.word	0x20014484

080058a8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b088      	sub	sp, #32
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
 80058b4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80058b6:	4b33      	ldr	r3, [pc, #204]	; (8005984 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80058b8:	61bb      	str	r3, [r7, #24]
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80058c4:	f7ff fcca 	bl	800525c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80058c8:	4b2e      	ldr	r3, [pc, #184]	; (8005984 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80058ca:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	461a      	mov	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d24d      	bcs.n	8005974 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80058d8:	f3ef 8311 	mrs	r3, BASEPRI
 80058dc:	f04f 0120 	mov.w	r1, #32
 80058e0:	f381 8811 	msr	BASEPRI, r1
 80058e4:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d031      	beq.n	8005950 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80058ec:	6979      	ldr	r1, [r7, #20]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4613      	mov	r3, r2
 80058f2:	005b      	lsls	r3, r3, #1
 80058f4:	4413      	add	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	440b      	add	r3, r1
 80058fa:	3360      	adds	r3, #96	; 0x60
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005900:	6979      	ldr	r1, [r7, #20]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	4613      	mov	r3, r2
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	4413      	add	r3, r2
 800590a:	00db      	lsls	r3, r3, #3
 800590c:	440b      	add	r3, r1
 800590e:	3364      	adds	r3, #100	; 0x64
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005914:	6979      	ldr	r1, [r7, #20]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4613      	mov	r3, r2
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	4413      	add	r3, r2
 800591e:	00db      	lsls	r3, r3, #3
 8005920:	440b      	add	r3, r1
 8005922:	3368      	adds	r3, #104	; 0x68
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005928:	6979      	ldr	r1, [r7, #20]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	4613      	mov	r3, r2
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	4413      	add	r3, r2
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	440b      	add	r3, r1
 8005936:	3370      	adds	r3, #112	; 0x70
 8005938:	2200      	movs	r2, #0
 800593a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800593c:	6979      	ldr	r1, [r7, #20]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4613      	mov	r3, r2
 8005942:	005b      	lsls	r3, r3, #1
 8005944:	4413      	add	r3, r2
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	440b      	add	r3, r1
 800594a:	336c      	adds	r3, #108	; 0x6c
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005950:	6979      	ldr	r1, [r7, #20]
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	4613      	mov	r3, r2
 8005956:	005b      	lsls	r3, r3, #1
 8005958:	4413      	add	r3, r2
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	440b      	add	r3, r1
 800595e:	3374      	adds	r3, #116	; 0x74
 8005960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005962:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005964:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800596e:	2300      	movs	r3, #0
 8005970:	61fb      	str	r3, [r7, #28]
 8005972:	e002      	b.n	800597a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005974:	f04f 33ff 	mov.w	r3, #4294967295
 8005978:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800597a:	69fb      	ldr	r3, [r7, #28]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3720      	adds	r7, #32
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	20014484 	.word	0x20014484

08005988 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005994:	2300      	movs	r3, #0
 8005996:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005998:	e002      	b.n	80059a0 <_EncodeStr+0x18>
    Len++;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	3301      	adds	r3, #1
 800599e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	4413      	add	r3, r2
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1f6      	bne.n	800599a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d901      	bls.n	80059b8 <_EncodeStr+0x30>
    Len = Limit;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	2bfe      	cmp	r3, #254	; 0xfe
 80059bc:	d806      	bhi.n	80059cc <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	60fa      	str	r2, [r7, #12]
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	e011      	b.n	80059f0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	60fa      	str	r2, [r7, #12]
 80059d2:	22ff      	movs	r2, #255	; 0xff
 80059d4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	1c5a      	adds	r2, r3, #1
 80059da:	60fa      	str	r2, [r7, #12]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	0a19      	lsrs	r1, r3, #8
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	60fa      	str	r2, [r7, #12]
 80059ec:	b2ca      	uxtb	r2, r1
 80059ee:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80059f4:	e00a      	b.n	8005a0c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	1c53      	adds	r3, r2, #1
 80059fa:	60bb      	str	r3, [r7, #8]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	1c59      	adds	r1, r3, #1
 8005a00:	60f9      	str	r1, [r7, #12]
 8005a02:	7812      	ldrb	r2, [r2, #0]
 8005a04:	701a      	strb	r2, [r3, #0]
    n++;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d3f0      	bcc.n	80059f6 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005a14:	68fb      	ldr	r3, [r7, #12]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	3304      	adds	r3, #4
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
	...

08005a3c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005a42:	4b36      	ldr	r3, [pc, #216]	; (8005b1c <_HandleIncomingPacket+0xe0>)
 8005a44:	7e1b      	ldrb	r3, [r3, #24]
 8005a46:	4618      	mov	r0, r3
 8005a48:	1cfb      	adds	r3, r7, #3
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	f7ff fdab 	bl	80055a8 <SEGGER_RTT_ReadNoLock>
 8005a52:	4603      	mov	r3, r0
 8005a54:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	dd54      	ble.n	8005b06 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8005a5c:	78fb      	ldrb	r3, [r7, #3]
 8005a5e:	2b80      	cmp	r3, #128	; 0x80
 8005a60:	d032      	beq.n	8005ac8 <_HandleIncomingPacket+0x8c>
 8005a62:	2b80      	cmp	r3, #128	; 0x80
 8005a64:	dc42      	bgt.n	8005aec <_HandleIncomingPacket+0xb0>
 8005a66:	2b07      	cmp	r3, #7
 8005a68:	dc16      	bgt.n	8005a98 <_HandleIncomingPacket+0x5c>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	dd3e      	ble.n	8005aec <_HandleIncomingPacket+0xb0>
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	2b06      	cmp	r3, #6
 8005a72:	d83b      	bhi.n	8005aec <_HandleIncomingPacket+0xb0>
 8005a74:	a201      	add	r2, pc, #4	; (adr r2, 8005a7c <_HandleIncomingPacket+0x40>)
 8005a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7a:	bf00      	nop
 8005a7c:	08005a9f 	.word	0x08005a9f
 8005a80:	08005aa5 	.word	0x08005aa5
 8005a84:	08005aab 	.word	0x08005aab
 8005a88:	08005ab1 	.word	0x08005ab1
 8005a8c:	08005ab7 	.word	0x08005ab7
 8005a90:	08005abd 	.word	0x08005abd
 8005a94:	08005ac3 	.word	0x08005ac3
 8005a98:	2b7f      	cmp	r3, #127	; 0x7f
 8005a9a:	d036      	beq.n	8005b0a <_HandleIncomingPacket+0xce>
 8005a9c:	e026      	b.n	8005aec <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005a9e:	f000 faa3 	bl	8005fe8 <SEGGER_SYSVIEW_Start>
      break;
 8005aa2:	e037      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005aa4:	f000 fb5c 	bl	8006160 <SEGGER_SYSVIEW_Stop>
      break;
 8005aa8:	e034      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005aaa:	f000 fd35 	bl	8006518 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005aae:	e031      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005ab0:	f000 fcfa 	bl	80064a8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005ab4:	e02e      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005ab6:	f000 fb79 	bl	80061ac <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005aba:	e02b      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005abc:	f000 fdfc 	bl	80066b8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005ac0:	e028      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005ac2:	f000 fddb 	bl	800667c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005ac6:	e025      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ac8:	4b14      	ldr	r3, [pc, #80]	; (8005b1c <_HandleIncomingPacket+0xe0>)
 8005aca:	7e1b      	ldrb	r3, [r3, #24]
 8005acc:	4618      	mov	r0, r3
 8005ace:	1cfb      	adds	r3, r7, #3
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	f7ff fd68 	bl	80055a8 <SEGGER_RTT_ReadNoLock>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	dd15      	ble.n	8005b0e <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005ae2:	78fb      	ldrb	r3, [r7, #3]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f000 fd49 	bl	800657c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005aea:	e010      	b.n	8005b0e <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005aec:	78fb      	ldrb	r3, [r7, #3]
 8005aee:	b25b      	sxtb	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	da0e      	bge.n	8005b12 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005af4:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <_HandleIncomingPacket+0xe0>)
 8005af6:	7e1b      	ldrb	r3, [r3, #24]
 8005af8:	4618      	mov	r0, r3
 8005afa:	1cfb      	adds	r3, r7, #3
 8005afc:	2201      	movs	r2, #1
 8005afe:	4619      	mov	r1, r3
 8005b00:	f7ff fd52 	bl	80055a8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005b04:	e005      	b.n	8005b12 <_HandleIncomingPacket+0xd6>
    }
  }
 8005b06:	bf00      	nop
 8005b08:	e004      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
      break;
 8005b0a:	bf00      	nop
 8005b0c:	e002      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
      break;
 8005b0e:	bf00      	nop
 8005b10:	e000      	b.n	8005b14 <_HandleIncomingPacket+0xd8>
      break;
 8005b12:	bf00      	nop
}
 8005b14:	bf00      	nop
 8005b16:	3708      	adds	r7, #8
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	200142cc 	.word	0x200142cc

08005b20 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	; 0x30
 8005b24:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005b26:	2301      	movs	r3, #1
 8005b28:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005b2a:	1d3b      	adds	r3, r7, #4
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b34:	4b32      	ldr	r3, [pc, #200]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b3a:	e00b      	b.n	8005b54 <_TrySendOverflowPacket+0x34>
 8005b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b42:	1c59      	adds	r1, r3, #1
 8005b44:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005b46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]
 8005b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b50:	09db      	lsrs	r3, r3, #7
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b56:	2b7f      	cmp	r3, #127	; 0x7f
 8005b58:	d8f0      	bhi.n	8005b3c <_TrySendOverflowPacket+0x1c>
 8005b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b62:	b2d2      	uxtb	r2, r2
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b68:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005b6a:	4b26      	ldr	r3, [pc, #152]	; (8005c04 <_TrySendOverflowPacket+0xe4>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005b70:	4b23      	ldr	r3, [pc, #140]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	69ba      	ldr	r2, [r7, #24]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	623b      	str	r3, [r7, #32]
 8005b82:	e00b      	b.n	8005b9c <_TrySendOverflowPacket+0x7c>
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	b2da      	uxtb	r2, r3
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	1c59      	adds	r1, r3, #1
 8005b8c:	6279      	str	r1, [r7, #36]	; 0x24
 8005b8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]
 8005b96:	6a3b      	ldr	r3, [r7, #32]
 8005b98:	09db      	lsrs	r3, r3, #7
 8005b9a:	623b      	str	r3, [r7, #32]
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	2b7f      	cmp	r3, #127	; 0x7f
 8005ba0:	d8f0      	bhi.n	8005b84 <_TrySendOverflowPacket+0x64>
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	627a      	str	r2, [r7, #36]	; 0x24
 8005ba8:	6a3a      	ldr	r2, [r7, #32]
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	701a      	strb	r2, [r3, #0]
 8005bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005bb2:	4b13      	ldr	r3, [pc, #76]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005bb4:	785b      	ldrb	r3, [r3, #1]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	1d3b      	adds	r3, r7, #4
 8005bba:	69fa      	ldr	r2, [r7, #28]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	1d3b      	adds	r3, r7, #4
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	f7fa fb24 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005bcc:	f7ff fabc 	bl	8005148 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d009      	beq.n	8005bea <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005bd6:	4a0a      	ldr	r2, [pc, #40]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005bdc:	4b08      	ldr	r3, [pc, #32]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	4b06      	ldr	r3, [pc, #24]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005be6:	701a      	strb	r2, [r3, #0]
 8005be8:	e004      	b.n	8005bf4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005bea:	4b05      	ldr	r3, [pc, #20]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	4a03      	ldr	r2, [pc, #12]	; (8005c00 <_TrySendOverflowPacket+0xe0>)
 8005bf2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005bf4:	693b      	ldr	r3, [r7, #16]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3730      	adds	r7, #48	; 0x30
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	200142cc 	.word	0x200142cc
 8005c04:	e0001004 	.word	0xe0001004

08005c08 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b08a      	sub	sp, #40	; 0x28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005c14:	4b6d      	ldr	r3, [pc, #436]	; (8005dcc <_SendPacket+0x1c4>)
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d010      	beq.n	8005c3e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005c1c:	4b6b      	ldr	r3, [pc, #428]	; (8005dcc <_SendPacket+0x1c4>)
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 80a5 	beq.w	8005d70 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005c26:	4b69      	ldr	r3, [pc, #420]	; (8005dcc <_SendPacket+0x1c4>)
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d109      	bne.n	8005c42 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005c2e:	f7ff ff77 	bl	8005b20 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005c32:	4b66      	ldr	r3, [pc, #408]	; (8005dcc <_SendPacket+0x1c4>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	f040 809c 	bne.w	8005d74 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8005c3c:	e001      	b.n	8005c42 <_SendPacket+0x3a>
    goto Send;
 8005c3e:	bf00      	nop
 8005c40:	e000      	b.n	8005c44 <_SendPacket+0x3c>
Send:
 8005c42:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b1f      	cmp	r3, #31
 8005c48:	d809      	bhi.n	8005c5e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005c4a:	4b60      	ldr	r3, [pc, #384]	; (8005dcc <_SendPacket+0x1c4>)
 8005c4c:	69da      	ldr	r2, [r3, #28]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	fa22 f303 	lsr.w	r3, r2, r3
 8005c54:	f003 0301 	and.w	r3, r3, #1
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f040 808d 	bne.w	8005d78 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b17      	cmp	r3, #23
 8005c62:	d807      	bhi.n	8005c74 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	b2da      	uxtb	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	701a      	strb	r2, [r3, #0]
 8005c72:	e03d      	b.n	8005cf0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	2b7f      	cmp	r3, #127	; 0x7f
 8005c80:	d912      	bls.n	8005ca8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	09da      	lsrs	r2, r3, #7
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	60fb      	str	r3, [r7, #12]
 8005c8c:	b2d2      	uxtb	r2, r2
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	3a01      	subs	r2, #1
 8005c9a:	60fa      	str	r2, [r7, #12]
 8005c9c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	701a      	strb	r2, [r3, #0]
 8005ca6:	e006      	b.n	8005cb6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	3b01      	subs	r3, #1
 8005cac:	60fb      	str	r3, [r7, #12]
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2b7f      	cmp	r3, #127	; 0x7f
 8005cba:	d912      	bls.n	8005ce2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	09da      	lsrs	r2, r3, #7
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	60fb      	str	r3, [r7, #12]
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	3a01      	subs	r2, #1
 8005cd4:	60fa      	str	r2, [r7, #12]
 8005cd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	701a      	strb	r2, [r3, #0]
 8005ce0:	e006      	b.n	8005cf0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	60fb      	str	r3, [r7, #12]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005cf0:	4b37      	ldr	r3, [pc, #220]	; (8005dd0 <_SendPacket+0x1c8>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005cf6:	4b35      	ldr	r3, [pc, #212]	; (8005dcc <_SendPacket+0x1c4>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	69ba      	ldr	r2, [r7, #24]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	627b      	str	r3, [r7, #36]	; 0x24
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	623b      	str	r3, [r7, #32]
 8005d08:	e00b      	b.n	8005d22 <_SendPacket+0x11a>
 8005d0a:	6a3b      	ldr	r3, [r7, #32]
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d10:	1c59      	adds	r1, r3, #1
 8005d12:	6279      	str	r1, [r7, #36]	; 0x24
 8005d14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	701a      	strb	r2, [r3, #0]
 8005d1c:	6a3b      	ldr	r3, [r7, #32]
 8005d1e:	09db      	lsrs	r3, r3, #7
 8005d20:	623b      	str	r3, [r7, #32]
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	2b7f      	cmp	r3, #127	; 0x7f
 8005d26:	d8f0      	bhi.n	8005d0a <_SendPacket+0x102>
 8005d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	627a      	str	r2, [r7, #36]	; 0x24
 8005d2e:	6a3a      	ldr	r2, [r7, #32]
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	701a      	strb	r2, [r3, #0]
 8005d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d36:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005d38:	4b24      	ldr	r3, [pc, #144]	; (8005dcc <_SendPacket+0x1c4>)
 8005d3a:	785b      	ldrb	r3, [r3, #1]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	68f9      	ldr	r1, [r7, #12]
 8005d48:	f7fa fa62 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005d50:	f7ff f9fa 	bl	8005148 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005d5a:	4a1c      	ldr	r2, [pc, #112]	; (8005dcc <_SendPacket+0x1c4>)
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	60d3      	str	r3, [r2, #12]
 8005d60:	e00b      	b.n	8005d7a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005d62:	4b1a      	ldr	r3, [pc, #104]	; (8005dcc <_SendPacket+0x1c4>)
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	3301      	adds	r3, #1
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	4b18      	ldr	r3, [pc, #96]	; (8005dcc <_SendPacket+0x1c4>)
 8005d6c:	701a      	strb	r2, [r3, #0]
 8005d6e:	e004      	b.n	8005d7a <_SendPacket+0x172>
    goto SendDone;
 8005d70:	bf00      	nop
 8005d72:	e002      	b.n	8005d7a <_SendPacket+0x172>
      goto SendDone;
 8005d74:	bf00      	nop
 8005d76:	e000      	b.n	8005d7a <_SendPacket+0x172>
      goto SendDone;
 8005d78:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005d7a:	4b14      	ldr	r3, [pc, #80]	; (8005dcc <_SendPacket+0x1c4>)
 8005d7c:	7e1b      	ldrb	r3, [r3, #24]
 8005d7e:	4619      	mov	r1, r3
 8005d80:	4a14      	ldr	r2, [pc, #80]	; (8005dd4 <_SendPacket+0x1cc>)
 8005d82:	460b      	mov	r3, r1
 8005d84:	005b      	lsls	r3, r3, #1
 8005d86:	440b      	add	r3, r1
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	4413      	add	r3, r2
 8005d8c:	336c      	adds	r3, #108	; 0x6c
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	4b0e      	ldr	r3, [pc, #56]	; (8005dcc <_SendPacket+0x1c4>)
 8005d92:	7e1b      	ldrb	r3, [r3, #24]
 8005d94:	4618      	mov	r0, r3
 8005d96:	490f      	ldr	r1, [pc, #60]	; (8005dd4 <_SendPacket+0x1cc>)
 8005d98:	4603      	mov	r3, r0
 8005d9a:	005b      	lsls	r3, r3, #1
 8005d9c:	4403      	add	r3, r0
 8005d9e:	00db      	lsls	r3, r3, #3
 8005da0:	440b      	add	r3, r1
 8005da2:	3370      	adds	r3, #112	; 0x70
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d00b      	beq.n	8005dc2 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005daa:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <_SendPacket+0x1c4>)
 8005dac:	789b      	ldrb	r3, [r3, #2]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d107      	bne.n	8005dc2 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005db2:	4b06      	ldr	r3, [pc, #24]	; (8005dcc <_SendPacket+0x1c4>)
 8005db4:	2201      	movs	r2, #1
 8005db6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005db8:	f7ff fe40 	bl	8005a3c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005dbc:	4b03      	ldr	r3, [pc, #12]	; (8005dcc <_SendPacket+0x1c4>)
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005dc2:	bf00      	nop
 8005dc4:	3728      	adds	r7, #40	; 0x28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	200142cc 	.word	0x200142cc
 8005dd0:	e0001004 	.word	0xe0001004
 8005dd4:	20014484 	.word	0x20014484

08005dd8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af02      	add	r7, sp, #8
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005de6:	2300      	movs	r3, #0
 8005de8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005dec:	4917      	ldr	r1, [pc, #92]	; (8005e4c <SEGGER_SYSVIEW_Init+0x74>)
 8005dee:	4818      	ldr	r0, [pc, #96]	; (8005e50 <SEGGER_SYSVIEW_Init+0x78>)
 8005df0:	f7ff fcd6 	bl	80057a0 <SEGGER_RTT_AllocUpBuffer>
 8005df4:	4603      	mov	r3, r0
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	4b16      	ldr	r3, [pc, #88]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005dfa:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005dfc:	4b15      	ldr	r3, [pc, #84]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005dfe:	785a      	ldrb	r2, [r3, #1]
 8005e00:	4b14      	ldr	r3, [pc, #80]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e02:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005e04:	4b13      	ldr	r3, [pc, #76]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e06:	7e1b      	ldrb	r3, [r3, #24]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	2308      	movs	r3, #8
 8005e10:	4a11      	ldr	r2, [pc, #68]	; (8005e58 <SEGGER_SYSVIEW_Init+0x80>)
 8005e12:	490f      	ldr	r1, [pc, #60]	; (8005e50 <SEGGER_SYSVIEW_Init+0x78>)
 8005e14:	f7ff fd48 	bl	80058a8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005e18:	4b0e      	ldr	r3, [pc, #56]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005e1e:	4b0f      	ldr	r3, [pc, #60]	; (8005e5c <SEGGER_SYSVIEW_Init+0x84>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a0c      	ldr	r2, [pc, #48]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e24:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005e26:	4a0b      	ldr	r2, [pc, #44]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005e2c:	4a09      	ldr	r2, [pc, #36]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005e32:	4a08      	ldr	r2, [pc, #32]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005e38:	4a06      	ldr	r2, [pc, #24]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005e44:	bf00      	nop
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	200132c4 	.word	0x200132c4
 8005e50:	0800714c 	.word	0x0800714c
 8005e54:	200142cc 	.word	0x200142cc
 8005e58:	200142c4 	.word	0x200142c4
 8005e5c:	e0001004 	.word	0xe0001004

08005e60 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005e68:	4a04      	ldr	r2, [pc, #16]	; (8005e7c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6113      	str	r3, [r2, #16]
}
 8005e6e:	bf00      	nop
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	200142cc 	.word	0x200142cc

08005e80 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005e88:	f3ef 8311 	mrs	r3, BASEPRI
 8005e8c:	f04f 0120 	mov.w	r1, #32
 8005e90:	f381 8811 	msr	BASEPRI, r1
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	4808      	ldr	r0, [pc, #32]	; (8005eb8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005e98:	f7ff fdc3 	bl	8005a22 <_PreparePacket>
 8005e9c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	68b8      	ldr	r0, [r7, #8]
 8005ea4:	f7ff feb0 	bl	8005c08 <_SendPacket>
  RECORD_END();
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f383 8811 	msr	BASEPRI, r3
}
 8005eae:	bf00      	nop
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	200142fc 	.word	0x200142fc

08005ebc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b088      	sub	sp, #32
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005ec6:	f3ef 8311 	mrs	r3, BASEPRI
 8005eca:	f04f 0120 	mov.w	r1, #32
 8005ece:	f381 8811 	msr	BASEPRI, r1
 8005ed2:	617b      	str	r3, [r7, #20]
 8005ed4:	4816      	ldr	r0, [pc, #88]	; (8005f30 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005ed6:	f7ff fda4 	bl	8005a22 <_PreparePacket>
 8005eda:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	61fb      	str	r3, [r7, #28]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	61bb      	str	r3, [r7, #24]
 8005ee8:	e00b      	b.n	8005f02 <SEGGER_SYSVIEW_RecordU32+0x46>
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	1c59      	adds	r1, r3, #1
 8005ef2:	61f9      	str	r1, [r7, #28]
 8005ef4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ef8:	b2d2      	uxtb	r2, r2
 8005efa:	701a      	strb	r2, [r3, #0]
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	09db      	lsrs	r3, r3, #7
 8005f00:	61bb      	str	r3, [r7, #24]
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	2b7f      	cmp	r3, #127	; 0x7f
 8005f06:	d8f0      	bhi.n	8005eea <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	61fa      	str	r2, [r7, #28]
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	b2d2      	uxtb	r2, r2
 8005f12:	701a      	strb	r2, [r3, #0]
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	68f9      	ldr	r1, [r7, #12]
 8005f1c:	6938      	ldr	r0, [r7, #16]
 8005f1e:	f7ff fe73 	bl	8005c08 <_SendPacket>
  RECORD_END();
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	f383 8811 	msr	BASEPRI, r3
}
 8005f28:	bf00      	nop
 8005f2a:	3720      	adds	r7, #32
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	200142fc 	.word	0x200142fc

08005f34 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08c      	sub	sp, #48	; 0x30
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005f40:	f3ef 8311 	mrs	r3, BASEPRI
 8005f44:	f04f 0120 	mov.w	r1, #32
 8005f48:	f381 8811 	msr	BASEPRI, r1
 8005f4c:	61fb      	str	r3, [r7, #28]
 8005f4e:	4825      	ldr	r0, [pc, #148]	; (8005fe4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005f50:	f7ff fd67 	bl	8005a22 <_PreparePacket>
 8005f54:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f62:	e00b      	b.n	8005f7c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f6a:	1c59      	adds	r1, r3, #1
 8005f6c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f6e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f78:	09db      	lsrs	r3, r3, #7
 8005f7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f80:	d8f0      	bhi.n	8005f64 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f8a:	b2d2      	uxtb	r2, r2
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	627b      	str	r3, [r7, #36]	; 0x24
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	623b      	str	r3, [r7, #32]
 8005f9a:	e00b      	b.n	8005fb4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa2:	1c59      	adds	r1, r3, #1
 8005fa4:	6279      	str	r1, [r7, #36]	; 0x24
 8005fa6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005faa:	b2d2      	uxtb	r2, r2
 8005fac:	701a      	strb	r2, [r3, #0]
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	09db      	lsrs	r3, r3, #7
 8005fb2:	623b      	str	r3, [r7, #32]
 8005fb4:	6a3b      	ldr	r3, [r7, #32]
 8005fb6:	2b7f      	cmp	r3, #127	; 0x7f
 8005fb8:	d8f0      	bhi.n	8005f9c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbc:	1c5a      	adds	r2, r3, #1
 8005fbe:	627a      	str	r2, [r7, #36]	; 0x24
 8005fc0:	6a3a      	ldr	r2, [r7, #32]
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	701a      	strb	r2, [r3, #0]
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	6979      	ldr	r1, [r7, #20]
 8005fce:	69b8      	ldr	r0, [r7, #24]
 8005fd0:	f7ff fe1a 	bl	8005c08 <_SendPacket>
  RECORD_END();
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	f383 8811 	msr	BASEPRI, r3
}
 8005fda:	bf00      	nop
 8005fdc:	3730      	adds	r7, #48	; 0x30
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	200142fc 	.word	0x200142fc

08005fe8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08c      	sub	sp, #48	; 0x30
 8005fec:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005fee:	4b59      	ldr	r3, [pc, #356]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005ff4:	f3ef 8311 	mrs	r3, BASEPRI
 8005ff8:	f04f 0120 	mov.w	r1, #32
 8005ffc:	f381 8811 	msr	BASEPRI, r1
 8006000:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006002:	4b54      	ldr	r3, [pc, #336]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 8006004:	785b      	ldrb	r3, [r3, #1]
 8006006:	220a      	movs	r2, #10
 8006008:	4953      	ldr	r1, [pc, #332]	; (8006158 <SEGGER_SYSVIEW_Start+0x170>)
 800600a:	4618      	mov	r0, r3
 800600c:	f7fa f900 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006016:	f7ff f897 	bl	8005148 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800601a:	200a      	movs	r0, #10
 800601c:	f7ff ff30 	bl	8005e80 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006020:	f3ef 8311 	mrs	r3, BASEPRI
 8006024:	f04f 0120 	mov.w	r1, #32
 8006028:	f381 8811 	msr	BASEPRI, r1
 800602c:	60bb      	str	r3, [r7, #8]
 800602e:	484b      	ldr	r0, [pc, #300]	; (800615c <SEGGER_SYSVIEW_Start+0x174>)
 8006030:	f7ff fcf7 	bl	8005a22 <_PreparePacket>
 8006034:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800603e:	4b45      	ldr	r3, [pc, #276]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	62bb      	str	r3, [r7, #40]	; 0x28
 8006044:	e00b      	b.n	800605e <SEGGER_SYSVIEW_Start+0x76>
 8006046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006048:	b2da      	uxtb	r2, r3
 800604a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800604c:	1c59      	adds	r1, r3, #1
 800604e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006050:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006054:	b2d2      	uxtb	r2, r2
 8006056:	701a      	strb	r2, [r3, #0]
 8006058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605a:	09db      	lsrs	r3, r3, #7
 800605c:	62bb      	str	r3, [r7, #40]	; 0x28
 800605e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006060:	2b7f      	cmp	r3, #127	; 0x7f
 8006062:	d8f0      	bhi.n	8006046 <SEGGER_SYSVIEW_Start+0x5e>
 8006064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006066:	1c5a      	adds	r2, r3, #1
 8006068:	62fa      	str	r2, [r7, #44]	; 0x2c
 800606a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800606c:	b2d2      	uxtb	r2, r2
 800606e:	701a      	strb	r2, [r3, #0]
 8006070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006072:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
 8006078:	4b36      	ldr	r3, [pc, #216]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	623b      	str	r3, [r7, #32]
 800607e:	e00b      	b.n	8006098 <SEGGER_SYSVIEW_Start+0xb0>
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	b2da      	uxtb	r2, r3
 8006084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006086:	1c59      	adds	r1, r3, #1
 8006088:	6279      	str	r1, [r7, #36]	; 0x24
 800608a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	6a3b      	ldr	r3, [r7, #32]
 8006094:	09db      	lsrs	r3, r3, #7
 8006096:	623b      	str	r3, [r7, #32]
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	2b7f      	cmp	r3, #127	; 0x7f
 800609c:	d8f0      	bhi.n	8006080 <SEGGER_SYSVIEW_Start+0x98>
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	627a      	str	r2, [r7, #36]	; 0x24
 80060a4:	6a3a      	ldr	r2, [r7, #32]
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	701a      	strb	r2, [r3, #0]
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	61fb      	str	r3, [r7, #28]
 80060b2:	4b28      	ldr	r3, [pc, #160]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	61bb      	str	r3, [r7, #24]
 80060b8:	e00b      	b.n	80060d2 <SEGGER_SYSVIEW_Start+0xea>
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	1c59      	adds	r1, r3, #1
 80060c2:	61f9      	str	r1, [r7, #28]
 80060c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	09db      	lsrs	r3, r3, #7
 80060d0:	61bb      	str	r3, [r7, #24]
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	2b7f      	cmp	r3, #127	; 0x7f
 80060d6:	d8f0      	bhi.n	80060ba <SEGGER_SYSVIEW_Start+0xd2>
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	61fa      	str	r2, [r7, #28]
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	b2d2      	uxtb	r2, r2
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	2300      	movs	r3, #0
 80060ee:	613b      	str	r3, [r7, #16]
 80060f0:	e00b      	b.n	800610a <SEGGER_SYSVIEW_Start+0x122>
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	b2da      	uxtb	r2, r3
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	1c59      	adds	r1, r3, #1
 80060fa:	6179      	str	r1, [r7, #20]
 80060fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006100:	b2d2      	uxtb	r2, r2
 8006102:	701a      	strb	r2, [r3, #0]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	09db      	lsrs	r3, r3, #7
 8006108:	613b      	str	r3, [r7, #16]
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	2b7f      	cmp	r3, #127	; 0x7f
 800610e:	d8f0      	bhi.n	80060f2 <SEGGER_SYSVIEW_Start+0x10a>
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	617a      	str	r2, [r7, #20]
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	b2d2      	uxtb	r2, r2
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006120:	2218      	movs	r2, #24
 8006122:	6839      	ldr	r1, [r7, #0]
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff fd6f 	bl	8005c08 <_SendPacket>
      RECORD_END();
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006130:	4b08      	ldr	r3, [pc, #32]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006138:	4b06      	ldr	r3, [pc, #24]	; (8006154 <SEGGER_SYSVIEW_Start+0x16c>)
 800613a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800613e:	f000 f9eb 	bl	8006518 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006142:	f000 f9b1 	bl	80064a8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006146:	f000 fab7 	bl	80066b8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800614a:	bf00      	nop
 800614c:	3730      	adds	r7, #48	; 0x30
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	200142cc 	.word	0x200142cc
 8006158:	08007178 	.word	0x08007178
 800615c:	200142fc 	.word	0x200142fc

08006160 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006166:	f3ef 8311 	mrs	r3, BASEPRI
 800616a:	f04f 0120 	mov.w	r1, #32
 800616e:	f381 8811 	msr	BASEPRI, r1
 8006172:	607b      	str	r3, [r7, #4]
 8006174:	480b      	ldr	r0, [pc, #44]	; (80061a4 <SEGGER_SYSVIEW_Stop+0x44>)
 8006176:	f7ff fc54 	bl	8005a22 <_PreparePacket>
 800617a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800617c:	4b0a      	ldr	r3, [pc, #40]	; (80061a8 <SEGGER_SYSVIEW_Stop+0x48>)
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006184:	220b      	movs	r2, #11
 8006186:	6839      	ldr	r1, [r7, #0]
 8006188:	6838      	ldr	r0, [r7, #0]
 800618a:	f7ff fd3d 	bl	8005c08 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800618e:	4b06      	ldr	r3, [pc, #24]	; (80061a8 <SEGGER_SYSVIEW_Stop+0x48>)
 8006190:	2200      	movs	r2, #0
 8006192:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f383 8811 	msr	BASEPRI, r3
}
 800619a:	bf00      	nop
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	200142fc 	.word	0x200142fc
 80061a8:	200142cc 	.word	0x200142cc

080061ac <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08c      	sub	sp, #48	; 0x30
 80061b0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80061b2:	f3ef 8311 	mrs	r3, BASEPRI
 80061b6:	f04f 0120 	mov.w	r1, #32
 80061ba:	f381 8811 	msr	BASEPRI, r1
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	4845      	ldr	r0, [pc, #276]	; (80062d8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80061c2:	f7ff fc2e 	bl	8005a22 <_PreparePacket>
 80061c6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061d0:	4b42      	ldr	r3, [pc, #264]	; (80062dc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80061d6:	e00b      	b.n	80061f0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80061d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061da:	b2da      	uxtb	r2, r3
 80061dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061de:	1c59      	adds	r1, r3, #1
 80061e0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80061e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061e6:	b2d2      	uxtb	r2, r2
 80061e8:	701a      	strb	r2, [r3, #0]
 80061ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ec:	09db      	lsrs	r3, r3, #7
 80061ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80061f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f2:	2b7f      	cmp	r3, #127	; 0x7f
 80061f4:	d8f0      	bhi.n	80061d8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80061f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f8:	1c5a      	adds	r2, r3, #1
 80061fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061fe:	b2d2      	uxtb	r2, r2
 8006200:	701a      	strb	r2, [r3, #0]
 8006202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006204:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	627b      	str	r3, [r7, #36]	; 0x24
 800620a:	4b34      	ldr	r3, [pc, #208]	; (80062dc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	623b      	str	r3, [r7, #32]
 8006210:	e00b      	b.n	800622a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006212:	6a3b      	ldr	r3, [r7, #32]
 8006214:	b2da      	uxtb	r2, r3
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	1c59      	adds	r1, r3, #1
 800621a:	6279      	str	r1, [r7, #36]	; 0x24
 800621c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006220:	b2d2      	uxtb	r2, r2
 8006222:	701a      	strb	r2, [r3, #0]
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	09db      	lsrs	r3, r3, #7
 8006228:	623b      	str	r3, [r7, #32]
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	2b7f      	cmp	r3, #127	; 0x7f
 800622e:	d8f0      	bhi.n	8006212 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	627a      	str	r2, [r7, #36]	; 0x24
 8006236:	6a3a      	ldr	r2, [r7, #32]
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	701a      	strb	r2, [r3, #0]
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	61fb      	str	r3, [r7, #28]
 8006244:	4b25      	ldr	r3, [pc, #148]	; (80062dc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	61bb      	str	r3, [r7, #24]
 800624a:	e00b      	b.n	8006264 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	b2da      	uxtb	r2, r3
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	1c59      	adds	r1, r3, #1
 8006254:	61f9      	str	r1, [r7, #28]
 8006256:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800625a:	b2d2      	uxtb	r2, r2
 800625c:	701a      	strb	r2, [r3, #0]
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	09db      	lsrs	r3, r3, #7
 8006262:	61bb      	str	r3, [r7, #24]
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	2b7f      	cmp	r3, #127	; 0x7f
 8006268:	d8f0      	bhi.n	800624c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	1c5a      	adds	r2, r3, #1
 800626e:	61fa      	str	r2, [r7, #28]
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	b2d2      	uxtb	r2, r2
 8006274:	701a      	strb	r2, [r3, #0]
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	2300      	movs	r3, #0
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	e00b      	b.n	800629c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	b2da      	uxtb	r2, r3
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	1c59      	adds	r1, r3, #1
 800628c:	6179      	str	r1, [r7, #20]
 800628e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006292:	b2d2      	uxtb	r2, r2
 8006294:	701a      	strb	r2, [r3, #0]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	09db      	lsrs	r3, r3, #7
 800629a:	613b      	str	r3, [r7, #16]
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	2b7f      	cmp	r3, #127	; 0x7f
 80062a0:	d8f0      	bhi.n	8006284 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	617a      	str	r2, [r7, #20]
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	b2d2      	uxtb	r2, r2
 80062ac:	701a      	strb	r2, [r3, #0]
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80062b2:	2218      	movs	r2, #24
 80062b4:	6879      	ldr	r1, [r7, #4]
 80062b6:	68b8      	ldr	r0, [r7, #8]
 80062b8:	f7ff fca6 	bl	8005c08 <_SendPacket>
  RECORD_END();
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80062c2:	4b06      	ldr	r3, [pc, #24]	; (80062dc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80062ca:	4b04      	ldr	r3, [pc, #16]	; (80062dc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80062cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ce:	4798      	blx	r3
  }
}
 80062d0:	bf00      	nop
 80062d2:	3730      	adds	r7, #48	; 0x30
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	200142fc 	.word	0x200142fc
 80062dc:	200142cc 	.word	0x200142cc

080062e0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b092      	sub	sp, #72	; 0x48
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80062e8:	f3ef 8311 	mrs	r3, BASEPRI
 80062ec:	f04f 0120 	mov.w	r1, #32
 80062f0:	f381 8811 	msr	BASEPRI, r1
 80062f4:	617b      	str	r3, [r7, #20]
 80062f6:	486a      	ldr	r0, [pc, #424]	; (80064a0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80062f8:	f7ff fb93 	bl	8005a22 <_PreparePacket>
 80062fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	647b      	str	r3, [r7, #68]	; 0x44
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4b66      	ldr	r3, [pc, #408]	; (80064a4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	643b      	str	r3, [r7, #64]	; 0x40
 8006312:	e00b      	b.n	800632c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006316:	b2da      	uxtb	r2, r3
 8006318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800631a:	1c59      	adds	r1, r3, #1
 800631c:	6479      	str	r1, [r7, #68]	; 0x44
 800631e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006322:	b2d2      	uxtb	r2, r2
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006328:	09db      	lsrs	r3, r3, #7
 800632a:	643b      	str	r3, [r7, #64]	; 0x40
 800632c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800632e:	2b7f      	cmp	r3, #127	; 0x7f
 8006330:	d8f0      	bhi.n	8006314 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006334:	1c5a      	adds	r2, r3, #1
 8006336:	647a      	str	r2, [r7, #68]	; 0x44
 8006338:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006340:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	63bb      	str	r3, [r7, #56]	; 0x38
 800634c:	e00b      	b.n	8006366 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800634e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006350:	b2da      	uxtb	r2, r3
 8006352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006354:	1c59      	adds	r1, r3, #1
 8006356:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006358:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800635c:	b2d2      	uxtb	r2, r2
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006362:	09db      	lsrs	r3, r3, #7
 8006364:	63bb      	str	r3, [r7, #56]	; 0x38
 8006366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006368:	2b7f      	cmp	r3, #127	; 0x7f
 800636a:	d8f0      	bhi.n	800634e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800636c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006372:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800637a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	2220      	movs	r2, #32
 8006382:	4619      	mov	r1, r3
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff faff 	bl	8005988 <_EncodeStr>
 800638a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800638c:	2209      	movs	r2, #9
 800638e:	68f9      	ldr	r1, [r7, #12]
 8006390:	6938      	ldr	r0, [r7, #16]
 8006392:	f7ff fc39 	bl	8005c08 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	637b      	str	r3, [r7, #52]	; 0x34
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	4b40      	ldr	r3, [pc, #256]	; (80064a4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	633b      	str	r3, [r7, #48]	; 0x30
 80063aa:	e00b      	b.n	80063c4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80063ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ae:	b2da      	uxtb	r2, r3
 80063b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b2:	1c59      	adds	r1, r3, #1
 80063b4:	6379      	str	r1, [r7, #52]	; 0x34
 80063b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c0:	09db      	lsrs	r3, r3, #7
 80063c2:	633b      	str	r3, [r7, #48]	; 0x30
 80063c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c6:	2b7f      	cmp	r3, #127	; 0x7f
 80063c8:	d8f0      	bhi.n	80063ac <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80063ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063cc:	1c5a      	adds	r2, r3, #1
 80063ce:	637a      	str	r2, [r7, #52]	; 0x34
 80063d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80063e4:	e00b      	b.n	80063fe <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80063e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e8:	b2da      	uxtb	r2, r3
 80063ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ec:	1c59      	adds	r1, r3, #1
 80063ee:	62f9      	str	r1, [r7, #44]	; 0x2c
 80063f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063f4:	b2d2      	uxtb	r2, r2
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	09db      	lsrs	r3, r3, #7
 80063fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80063fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006400:	2b7f      	cmp	r3, #127	; 0x7f
 8006402:	d8f0      	bhi.n	80063e6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006406:	1c5a      	adds	r2, r3, #1
 8006408:	62fa      	str	r2, [r7, #44]	; 0x2c
 800640a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	701a      	strb	r2, [r3, #0]
 8006410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006412:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	627b      	str	r3, [r7, #36]	; 0x24
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	623b      	str	r3, [r7, #32]
 800641e:	e00b      	b.n	8006438 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006420:	6a3b      	ldr	r3, [r7, #32]
 8006422:	b2da      	uxtb	r2, r3
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	1c59      	adds	r1, r3, #1
 8006428:	6279      	str	r1, [r7, #36]	; 0x24
 800642a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	09db      	lsrs	r3, r3, #7
 8006436:	623b      	str	r3, [r7, #32]
 8006438:	6a3b      	ldr	r3, [r7, #32]
 800643a:	2b7f      	cmp	r3, #127	; 0x7f
 800643c:	d8f0      	bhi.n	8006420 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	627a      	str	r2, [r7, #36]	; 0x24
 8006444:	6a3a      	ldr	r2, [r7, #32]
 8006446:	b2d2      	uxtb	r2, r2
 8006448:	701a      	strb	r2, [r3, #0]
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	61fb      	str	r3, [r7, #28]
 8006452:	2300      	movs	r3, #0
 8006454:	61bb      	str	r3, [r7, #24]
 8006456:	e00b      	b.n	8006470 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	b2da      	uxtb	r2, r3
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	1c59      	adds	r1, r3, #1
 8006460:	61f9      	str	r1, [r7, #28]
 8006462:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	09db      	lsrs	r3, r3, #7
 800646e:	61bb      	str	r3, [r7, #24]
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	2b7f      	cmp	r3, #127	; 0x7f
 8006474:	d8f0      	bhi.n	8006458 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	61fa      	str	r2, [r7, #28]
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	b2d2      	uxtb	r2, r2
 8006480:	701a      	strb	r2, [r3, #0]
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006486:	2215      	movs	r2, #21
 8006488:	68f9      	ldr	r1, [r7, #12]
 800648a:	6938      	ldr	r0, [r7, #16]
 800648c:	f7ff fbbc 	bl	8005c08 <_SendPacket>
  RECORD_END();
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	f383 8811 	msr	BASEPRI, r3
}
 8006496:	bf00      	nop
 8006498:	3748      	adds	r7, #72	; 0x48
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	200142fc 	.word	0x200142fc
 80064a4:	200142cc 	.word	0x200142cc

080064a8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80064ac:	4b07      	ldr	r3, [pc, #28]	; (80064cc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d008      	beq.n	80064c6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80064b4:	4b05      	ldr	r3, [pc, #20]	; (80064cc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80064be:	4b03      	ldr	r3, [pc, #12]	; (80064cc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	4798      	blx	r3
  }
}
 80064c6:	bf00      	nop
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	200142cc 	.word	0x200142cc

080064d0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064d8:	f3ef 8311 	mrs	r3, BASEPRI
 80064dc:	f04f 0120 	mov.w	r1, #32
 80064e0:	f381 8811 	msr	BASEPRI, r1
 80064e4:	617b      	str	r3, [r7, #20]
 80064e6:	480b      	ldr	r0, [pc, #44]	; (8006514 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80064e8:	f7ff fa9b 	bl	8005a22 <_PreparePacket>
 80064ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064ee:	2280      	movs	r2, #128	; 0x80
 80064f0:	6879      	ldr	r1, [r7, #4]
 80064f2:	6938      	ldr	r0, [r7, #16]
 80064f4:	f7ff fa48 	bl	8005988 <_EncodeStr>
 80064f8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80064fa:	220e      	movs	r2, #14
 80064fc:	68f9      	ldr	r1, [r7, #12]
 80064fe:	6938      	ldr	r0, [r7, #16]
 8006500:	f7ff fb82 	bl	8005c08 <_SendPacket>
  RECORD_END();
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f383 8811 	msr	BASEPRI, r3
}
 800650a:	bf00      	nop
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	200142fc 	.word	0x200142fc

08006518 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006518:	b590      	push	{r4, r7, lr}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800651e:	4b15      	ldr	r3, [pc, #84]	; (8006574 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d01a      	beq.n	800655c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006526:	4b13      	ldr	r3, [pc, #76]	; (8006574 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d015      	beq.n	800655c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006530:	4b10      	ldr	r3, [pc, #64]	; (8006574 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4798      	blx	r3
 8006538:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800653c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800653e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006542:	f04f 0200 	mov.w	r2, #0
 8006546:	f04f 0300 	mov.w	r3, #0
 800654a:	000a      	movs	r2, r1
 800654c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800654e:	4613      	mov	r3, r2
 8006550:	461a      	mov	r2, r3
 8006552:	4621      	mov	r1, r4
 8006554:	200d      	movs	r0, #13
 8006556:	f7ff fced 	bl	8005f34 <SEGGER_SYSVIEW_RecordU32x2>
 800655a:	e006      	b.n	800656a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800655c:	4b06      	ldr	r3, [pc, #24]	; (8006578 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4619      	mov	r1, r3
 8006562:	200c      	movs	r0, #12
 8006564:	f7ff fcaa 	bl	8005ebc <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	370c      	adds	r7, #12
 800656e:	46bd      	mov	sp, r7
 8006570:	bd90      	pop	{r4, r7, pc}
 8006572:	bf00      	nop
 8006574:	200142cc 	.word	0x200142cc
 8006578:	e0001004 	.word	0xe0001004

0800657c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800657c:	b580      	push	{r7, lr}
 800657e:	b08c      	sub	sp, #48	; 0x30
 8006580:	af00      	add	r7, sp, #0
 8006582:	4603      	mov	r3, r0
 8006584:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006586:	4b3b      	ldr	r3, [pc, #236]	; (8006674 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d06d      	beq.n	800666a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800658e:	4b39      	ldr	r3, [pc, #228]	; (8006674 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006594:	2300      	movs	r3, #0
 8006596:	62bb      	str	r3, [r7, #40]	; 0x28
 8006598:	e008      	b.n	80065ac <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800659a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80065a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80065a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a8:	3301      	adds	r3, #1
 80065aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80065ac:	79fb      	ldrb	r3, [r7, #7]
 80065ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d3f2      	bcc.n	800659a <SEGGER_SYSVIEW_SendModule+0x1e>
 80065b4:	e000      	b.n	80065b8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80065b6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80065b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d055      	beq.n	800666a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80065be:	f3ef 8311 	mrs	r3, BASEPRI
 80065c2:	f04f 0120 	mov.w	r1, #32
 80065c6:	f381 8811 	msr	BASEPRI, r1
 80065ca:	617b      	str	r3, [r7, #20]
 80065cc:	482a      	ldr	r0, [pc, #168]	; (8006678 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80065ce:	f7ff fa28 	bl	8005a22 <_PreparePacket>
 80065d2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	627b      	str	r3, [r7, #36]	; 0x24
 80065dc:	79fb      	ldrb	r3, [r7, #7]
 80065de:	623b      	str	r3, [r7, #32]
 80065e0:	e00b      	b.n	80065fa <SEGGER_SYSVIEW_SendModule+0x7e>
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	b2da      	uxtb	r2, r3
 80065e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e8:	1c59      	adds	r1, r3, #1
 80065ea:	6279      	str	r1, [r7, #36]	; 0x24
 80065ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	09db      	lsrs	r3, r3, #7
 80065f8:	623b      	str	r3, [r7, #32]
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	2b7f      	cmp	r3, #127	; 0x7f
 80065fe:	d8f0      	bhi.n	80065e2 <SEGGER_SYSVIEW_SendModule+0x66>
 8006600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006602:	1c5a      	adds	r2, r3, #1
 8006604:	627a      	str	r2, [r7, #36]	; 0x24
 8006606:	6a3a      	ldr	r2, [r7, #32]
 8006608:	b2d2      	uxtb	r2, r2
 800660a:	701a      	strb	r2, [r3, #0]
 800660c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	61fb      	str	r3, [r7, #28]
 8006614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	e00b      	b.n	8006634 <SEGGER_SYSVIEW_SendModule+0xb8>
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	b2da      	uxtb	r2, r3
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	1c59      	adds	r1, r3, #1
 8006624:	61f9      	str	r1, [r7, #28]
 8006626:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	09db      	lsrs	r3, r3, #7
 8006632:	61bb      	str	r3, [r7, #24]
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	2b7f      	cmp	r3, #127	; 0x7f
 8006638:	d8f0      	bhi.n	800661c <SEGGER_SYSVIEW_SendModule+0xa0>
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	61fa      	str	r2, [r7, #28]
 8006640:	69ba      	ldr	r2, [r7, #24]
 8006642:	b2d2      	uxtb	r2, r2
 8006644:	701a      	strb	r2, [r3, #0]
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800664a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2280      	movs	r2, #128	; 0x80
 8006650:	4619      	mov	r1, r3
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f7ff f998 	bl	8005988 <_EncodeStr>
 8006658:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800665a:	2216      	movs	r2, #22
 800665c:	68f9      	ldr	r1, [r7, #12]
 800665e:	6938      	ldr	r0, [r7, #16]
 8006660:	f7ff fad2 	bl	8005c08 <_SendPacket>
      RECORD_END();
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800666a:	bf00      	nop
 800666c:	3730      	adds	r7, #48	; 0x30
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	200142f4 	.word	0x200142f4
 8006678:	200142fc 	.word	0x200142fc

0800667c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006682:	4b0c      	ldr	r3, [pc, #48]	; (80066b4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00f      	beq.n	80066aa <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800668a:	4b0a      	ldr	r3, [pc, #40]	; (80066b4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1f2      	bne.n	8006690 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80066aa:	bf00      	nop
 80066ac:	3708      	adds	r7, #8
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	200142f4 	.word	0x200142f4

080066b8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80066be:	f3ef 8311 	mrs	r3, BASEPRI
 80066c2:	f04f 0120 	mov.w	r1, #32
 80066c6:	f381 8811 	msr	BASEPRI, r1
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	4817      	ldr	r0, [pc, #92]	; (800672c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80066ce:	f7ff f9a8 	bl	8005a22 <_PreparePacket>
 80066d2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	4b14      	ldr	r3, [pc, #80]	; (8006730 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	613b      	str	r3, [r7, #16]
 80066e2:	e00b      	b.n	80066fc <SEGGER_SYSVIEW_SendNumModules+0x44>
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	1c59      	adds	r1, r3, #1
 80066ec:	6179      	str	r1, [r7, #20]
 80066ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066f2:	b2d2      	uxtb	r2, r2
 80066f4:	701a      	strb	r2, [r3, #0]
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	09db      	lsrs	r3, r3, #7
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	2b7f      	cmp	r3, #127	; 0x7f
 8006700:	d8f0      	bhi.n	80066e4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	1c5a      	adds	r2, r3, #1
 8006706:	617a      	str	r2, [r7, #20]
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006712:	221b      	movs	r2, #27
 8006714:	6879      	ldr	r1, [r7, #4]
 8006716:	68b8      	ldr	r0, [r7, #8]
 8006718:	f7ff fa76 	bl	8005c08 <_SendPacket>
  RECORD_END();
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f383 8811 	msr	BASEPRI, r3
}
 8006722:	bf00      	nop
 8006724:	3718      	adds	r7, #24
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	200142fc 	.word	0x200142fc
 8006730:	200142f8 	.word	0x200142f8

08006734 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006738:	4b13      	ldr	r3, [pc, #76]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800673a:	7e1b      	ldrb	r3, [r3, #24]
 800673c:	4619      	mov	r1, r3
 800673e:	4a13      	ldr	r2, [pc, #76]	; (800678c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006740:	460b      	mov	r3, r1
 8006742:	005b      	lsls	r3, r3, #1
 8006744:	440b      	add	r3, r1
 8006746:	00db      	lsls	r3, r3, #3
 8006748:	4413      	add	r3, r2
 800674a:	336c      	adds	r3, #108	; 0x6c
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4b0e      	ldr	r3, [pc, #56]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006750:	7e1b      	ldrb	r3, [r3, #24]
 8006752:	4618      	mov	r0, r3
 8006754:	490d      	ldr	r1, [pc, #52]	; (800678c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006756:	4603      	mov	r3, r0
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	4403      	add	r3, r0
 800675c:	00db      	lsls	r3, r3, #3
 800675e:	440b      	add	r3, r1
 8006760:	3370      	adds	r3, #112	; 0x70
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	429a      	cmp	r2, r3
 8006766:	d00b      	beq.n	8006780 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006768:	4b07      	ldr	r3, [pc, #28]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800676a:	789b      	ldrb	r3, [r3, #2]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d107      	bne.n	8006780 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006770:	4b05      	ldr	r3, [pc, #20]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006772:	2201      	movs	r2, #1
 8006774:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006776:	f7ff f961 	bl	8005a3c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800677a:	4b03      	ldr	r3, [pc, #12]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800677c:	2200      	movs	r2, #0
 800677e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006780:	4b01      	ldr	r3, [pc, #4]	; (8006788 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006782:	781b      	ldrb	r3, [r3, #0]
}
 8006784:	4618      	mov	r0, r3
 8006786:	bd80      	pop	{r7, pc}
 8006788:	200142cc 	.word	0x200142cc
 800678c:	20014484 	.word	0x20014484

08006790 <__errno>:
 8006790:	4b01      	ldr	r3, [pc, #4]	; (8006798 <__errno+0x8>)
 8006792:	6818      	ldr	r0, [r3, #0]
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	2000001c 	.word	0x2000001c

0800679c <__libc_init_array>:
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	4d0d      	ldr	r5, [pc, #52]	; (80067d4 <__libc_init_array+0x38>)
 80067a0:	4c0d      	ldr	r4, [pc, #52]	; (80067d8 <__libc_init_array+0x3c>)
 80067a2:	1b64      	subs	r4, r4, r5
 80067a4:	10a4      	asrs	r4, r4, #2
 80067a6:	2600      	movs	r6, #0
 80067a8:	42a6      	cmp	r6, r4
 80067aa:	d109      	bne.n	80067c0 <__libc_init_array+0x24>
 80067ac:	4d0b      	ldr	r5, [pc, #44]	; (80067dc <__libc_init_array+0x40>)
 80067ae:	4c0c      	ldr	r4, [pc, #48]	; (80067e0 <__libc_init_array+0x44>)
 80067b0:	f000 fc4e 	bl	8007050 <_init>
 80067b4:	1b64      	subs	r4, r4, r5
 80067b6:	10a4      	asrs	r4, r4, #2
 80067b8:	2600      	movs	r6, #0
 80067ba:	42a6      	cmp	r6, r4
 80067bc:	d105      	bne.n	80067ca <__libc_init_array+0x2e>
 80067be:	bd70      	pop	{r4, r5, r6, pc}
 80067c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c4:	4798      	blx	r3
 80067c6:	3601      	adds	r6, #1
 80067c8:	e7ee      	b.n	80067a8 <__libc_init_array+0xc>
 80067ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ce:	4798      	blx	r3
 80067d0:	3601      	adds	r6, #1
 80067d2:	e7f2      	b.n	80067ba <__libc_init_array+0x1e>
 80067d4:	080071c0 	.word	0x080071c0
 80067d8:	080071c0 	.word	0x080071c0
 80067dc:	080071c0 	.word	0x080071c0
 80067e0:	080071c4 	.word	0x080071c4

080067e4 <memcpy>:
 80067e4:	440a      	add	r2, r1
 80067e6:	4291      	cmp	r1, r2
 80067e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80067ec:	d100      	bne.n	80067f0 <memcpy+0xc>
 80067ee:	4770      	bx	lr
 80067f0:	b510      	push	{r4, lr}
 80067f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067fa:	4291      	cmp	r1, r2
 80067fc:	d1f9      	bne.n	80067f2 <memcpy+0xe>
 80067fe:	bd10      	pop	{r4, pc}

08006800 <memset>:
 8006800:	4402      	add	r2, r0
 8006802:	4603      	mov	r3, r0
 8006804:	4293      	cmp	r3, r2
 8006806:	d100      	bne.n	800680a <memset+0xa>
 8006808:	4770      	bx	lr
 800680a:	f803 1b01 	strb.w	r1, [r3], #1
 800680e:	e7f9      	b.n	8006804 <memset+0x4>

08006810 <siprintf>:
 8006810:	b40e      	push	{r1, r2, r3}
 8006812:	b500      	push	{lr}
 8006814:	b09c      	sub	sp, #112	; 0x70
 8006816:	ab1d      	add	r3, sp, #116	; 0x74
 8006818:	9002      	str	r0, [sp, #8]
 800681a:	9006      	str	r0, [sp, #24]
 800681c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006820:	4809      	ldr	r0, [pc, #36]	; (8006848 <siprintf+0x38>)
 8006822:	9107      	str	r1, [sp, #28]
 8006824:	9104      	str	r1, [sp, #16]
 8006826:	4909      	ldr	r1, [pc, #36]	; (800684c <siprintf+0x3c>)
 8006828:	f853 2b04 	ldr.w	r2, [r3], #4
 800682c:	9105      	str	r1, [sp, #20]
 800682e:	6800      	ldr	r0, [r0, #0]
 8006830:	9301      	str	r3, [sp, #4]
 8006832:	a902      	add	r1, sp, #8
 8006834:	f000 f868 	bl	8006908 <_svfiprintf_r>
 8006838:	9b02      	ldr	r3, [sp, #8]
 800683a:	2200      	movs	r2, #0
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	b01c      	add	sp, #112	; 0x70
 8006840:	f85d eb04 	ldr.w	lr, [sp], #4
 8006844:	b003      	add	sp, #12
 8006846:	4770      	bx	lr
 8006848:	2000001c 	.word	0x2000001c
 800684c:	ffff0208 	.word	0xffff0208

08006850 <__ssputs_r>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	688e      	ldr	r6, [r1, #8]
 8006856:	429e      	cmp	r6, r3
 8006858:	4682      	mov	sl, r0
 800685a:	460c      	mov	r4, r1
 800685c:	4690      	mov	r8, r2
 800685e:	461f      	mov	r7, r3
 8006860:	d838      	bhi.n	80068d4 <__ssputs_r+0x84>
 8006862:	898a      	ldrh	r2, [r1, #12]
 8006864:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006868:	d032      	beq.n	80068d0 <__ssputs_r+0x80>
 800686a:	6825      	ldr	r5, [r4, #0]
 800686c:	6909      	ldr	r1, [r1, #16]
 800686e:	eba5 0901 	sub.w	r9, r5, r1
 8006872:	6965      	ldr	r5, [r4, #20]
 8006874:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006878:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800687c:	3301      	adds	r3, #1
 800687e:	444b      	add	r3, r9
 8006880:	106d      	asrs	r5, r5, #1
 8006882:	429d      	cmp	r5, r3
 8006884:	bf38      	it	cc
 8006886:	461d      	movcc	r5, r3
 8006888:	0553      	lsls	r3, r2, #21
 800688a:	d531      	bpl.n	80068f0 <__ssputs_r+0xa0>
 800688c:	4629      	mov	r1, r5
 800688e:	f000 fb39 	bl	8006f04 <_malloc_r>
 8006892:	4606      	mov	r6, r0
 8006894:	b950      	cbnz	r0, 80068ac <__ssputs_r+0x5c>
 8006896:	230c      	movs	r3, #12
 8006898:	f8ca 3000 	str.w	r3, [sl]
 800689c:	89a3      	ldrh	r3, [r4, #12]
 800689e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068a2:	81a3      	strh	r3, [r4, #12]
 80068a4:	f04f 30ff 	mov.w	r0, #4294967295
 80068a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ac:	6921      	ldr	r1, [r4, #16]
 80068ae:	464a      	mov	r2, r9
 80068b0:	f7ff ff98 	bl	80067e4 <memcpy>
 80068b4:	89a3      	ldrh	r3, [r4, #12]
 80068b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80068ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068be:	81a3      	strh	r3, [r4, #12]
 80068c0:	6126      	str	r6, [r4, #16]
 80068c2:	6165      	str	r5, [r4, #20]
 80068c4:	444e      	add	r6, r9
 80068c6:	eba5 0509 	sub.w	r5, r5, r9
 80068ca:	6026      	str	r6, [r4, #0]
 80068cc:	60a5      	str	r5, [r4, #8]
 80068ce:	463e      	mov	r6, r7
 80068d0:	42be      	cmp	r6, r7
 80068d2:	d900      	bls.n	80068d6 <__ssputs_r+0x86>
 80068d4:	463e      	mov	r6, r7
 80068d6:	4632      	mov	r2, r6
 80068d8:	6820      	ldr	r0, [r4, #0]
 80068da:	4641      	mov	r1, r8
 80068dc:	f000 faa8 	bl	8006e30 <memmove>
 80068e0:	68a3      	ldr	r3, [r4, #8]
 80068e2:	6822      	ldr	r2, [r4, #0]
 80068e4:	1b9b      	subs	r3, r3, r6
 80068e6:	4432      	add	r2, r6
 80068e8:	60a3      	str	r3, [r4, #8]
 80068ea:	6022      	str	r2, [r4, #0]
 80068ec:	2000      	movs	r0, #0
 80068ee:	e7db      	b.n	80068a8 <__ssputs_r+0x58>
 80068f0:	462a      	mov	r2, r5
 80068f2:	f000 fb61 	bl	8006fb8 <_realloc_r>
 80068f6:	4606      	mov	r6, r0
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d1e1      	bne.n	80068c0 <__ssputs_r+0x70>
 80068fc:	6921      	ldr	r1, [r4, #16]
 80068fe:	4650      	mov	r0, sl
 8006900:	f000 fab0 	bl	8006e64 <_free_r>
 8006904:	e7c7      	b.n	8006896 <__ssputs_r+0x46>
	...

08006908 <_svfiprintf_r>:
 8006908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	4698      	mov	r8, r3
 800690e:	898b      	ldrh	r3, [r1, #12]
 8006910:	061b      	lsls	r3, r3, #24
 8006912:	b09d      	sub	sp, #116	; 0x74
 8006914:	4607      	mov	r7, r0
 8006916:	460d      	mov	r5, r1
 8006918:	4614      	mov	r4, r2
 800691a:	d50e      	bpl.n	800693a <_svfiprintf_r+0x32>
 800691c:	690b      	ldr	r3, [r1, #16]
 800691e:	b963      	cbnz	r3, 800693a <_svfiprintf_r+0x32>
 8006920:	2140      	movs	r1, #64	; 0x40
 8006922:	f000 faef 	bl	8006f04 <_malloc_r>
 8006926:	6028      	str	r0, [r5, #0]
 8006928:	6128      	str	r0, [r5, #16]
 800692a:	b920      	cbnz	r0, 8006936 <_svfiprintf_r+0x2e>
 800692c:	230c      	movs	r3, #12
 800692e:	603b      	str	r3, [r7, #0]
 8006930:	f04f 30ff 	mov.w	r0, #4294967295
 8006934:	e0d1      	b.n	8006ada <_svfiprintf_r+0x1d2>
 8006936:	2340      	movs	r3, #64	; 0x40
 8006938:	616b      	str	r3, [r5, #20]
 800693a:	2300      	movs	r3, #0
 800693c:	9309      	str	r3, [sp, #36]	; 0x24
 800693e:	2320      	movs	r3, #32
 8006940:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006944:	f8cd 800c 	str.w	r8, [sp, #12]
 8006948:	2330      	movs	r3, #48	; 0x30
 800694a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006af4 <_svfiprintf_r+0x1ec>
 800694e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006952:	f04f 0901 	mov.w	r9, #1
 8006956:	4623      	mov	r3, r4
 8006958:	469a      	mov	sl, r3
 800695a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800695e:	b10a      	cbz	r2, 8006964 <_svfiprintf_r+0x5c>
 8006960:	2a25      	cmp	r2, #37	; 0x25
 8006962:	d1f9      	bne.n	8006958 <_svfiprintf_r+0x50>
 8006964:	ebba 0b04 	subs.w	fp, sl, r4
 8006968:	d00b      	beq.n	8006982 <_svfiprintf_r+0x7a>
 800696a:	465b      	mov	r3, fp
 800696c:	4622      	mov	r2, r4
 800696e:	4629      	mov	r1, r5
 8006970:	4638      	mov	r0, r7
 8006972:	f7ff ff6d 	bl	8006850 <__ssputs_r>
 8006976:	3001      	adds	r0, #1
 8006978:	f000 80aa 	beq.w	8006ad0 <_svfiprintf_r+0x1c8>
 800697c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800697e:	445a      	add	r2, fp
 8006980:	9209      	str	r2, [sp, #36]	; 0x24
 8006982:	f89a 3000 	ldrb.w	r3, [sl]
 8006986:	2b00      	cmp	r3, #0
 8006988:	f000 80a2 	beq.w	8006ad0 <_svfiprintf_r+0x1c8>
 800698c:	2300      	movs	r3, #0
 800698e:	f04f 32ff 	mov.w	r2, #4294967295
 8006992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006996:	f10a 0a01 	add.w	sl, sl, #1
 800699a:	9304      	str	r3, [sp, #16]
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069a2:	931a      	str	r3, [sp, #104]	; 0x68
 80069a4:	4654      	mov	r4, sl
 80069a6:	2205      	movs	r2, #5
 80069a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ac:	4851      	ldr	r0, [pc, #324]	; (8006af4 <_svfiprintf_r+0x1ec>)
 80069ae:	f7f9 fc87 	bl	80002c0 <memchr>
 80069b2:	9a04      	ldr	r2, [sp, #16]
 80069b4:	b9d8      	cbnz	r0, 80069ee <_svfiprintf_r+0xe6>
 80069b6:	06d0      	lsls	r0, r2, #27
 80069b8:	bf44      	itt	mi
 80069ba:	2320      	movmi	r3, #32
 80069bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069c0:	0711      	lsls	r1, r2, #28
 80069c2:	bf44      	itt	mi
 80069c4:	232b      	movmi	r3, #43	; 0x2b
 80069c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069ca:	f89a 3000 	ldrb.w	r3, [sl]
 80069ce:	2b2a      	cmp	r3, #42	; 0x2a
 80069d0:	d015      	beq.n	80069fe <_svfiprintf_r+0xf6>
 80069d2:	9a07      	ldr	r2, [sp, #28]
 80069d4:	4654      	mov	r4, sl
 80069d6:	2000      	movs	r0, #0
 80069d8:	f04f 0c0a 	mov.w	ip, #10
 80069dc:	4621      	mov	r1, r4
 80069de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069e2:	3b30      	subs	r3, #48	; 0x30
 80069e4:	2b09      	cmp	r3, #9
 80069e6:	d94e      	bls.n	8006a86 <_svfiprintf_r+0x17e>
 80069e8:	b1b0      	cbz	r0, 8006a18 <_svfiprintf_r+0x110>
 80069ea:	9207      	str	r2, [sp, #28]
 80069ec:	e014      	b.n	8006a18 <_svfiprintf_r+0x110>
 80069ee:	eba0 0308 	sub.w	r3, r0, r8
 80069f2:	fa09 f303 	lsl.w	r3, r9, r3
 80069f6:	4313      	orrs	r3, r2
 80069f8:	9304      	str	r3, [sp, #16]
 80069fa:	46a2      	mov	sl, r4
 80069fc:	e7d2      	b.n	80069a4 <_svfiprintf_r+0x9c>
 80069fe:	9b03      	ldr	r3, [sp, #12]
 8006a00:	1d19      	adds	r1, r3, #4
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	9103      	str	r1, [sp, #12]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	bfbb      	ittet	lt
 8006a0a:	425b      	neglt	r3, r3
 8006a0c:	f042 0202 	orrlt.w	r2, r2, #2
 8006a10:	9307      	strge	r3, [sp, #28]
 8006a12:	9307      	strlt	r3, [sp, #28]
 8006a14:	bfb8      	it	lt
 8006a16:	9204      	strlt	r2, [sp, #16]
 8006a18:	7823      	ldrb	r3, [r4, #0]
 8006a1a:	2b2e      	cmp	r3, #46	; 0x2e
 8006a1c:	d10c      	bne.n	8006a38 <_svfiprintf_r+0x130>
 8006a1e:	7863      	ldrb	r3, [r4, #1]
 8006a20:	2b2a      	cmp	r3, #42	; 0x2a
 8006a22:	d135      	bne.n	8006a90 <_svfiprintf_r+0x188>
 8006a24:	9b03      	ldr	r3, [sp, #12]
 8006a26:	1d1a      	adds	r2, r3, #4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	9203      	str	r2, [sp, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	bfb8      	it	lt
 8006a30:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a34:	3402      	adds	r4, #2
 8006a36:	9305      	str	r3, [sp, #20]
 8006a38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006b04 <_svfiprintf_r+0x1fc>
 8006a3c:	7821      	ldrb	r1, [r4, #0]
 8006a3e:	2203      	movs	r2, #3
 8006a40:	4650      	mov	r0, sl
 8006a42:	f7f9 fc3d 	bl	80002c0 <memchr>
 8006a46:	b140      	cbz	r0, 8006a5a <_svfiprintf_r+0x152>
 8006a48:	2340      	movs	r3, #64	; 0x40
 8006a4a:	eba0 000a 	sub.w	r0, r0, sl
 8006a4e:	fa03 f000 	lsl.w	r0, r3, r0
 8006a52:	9b04      	ldr	r3, [sp, #16]
 8006a54:	4303      	orrs	r3, r0
 8006a56:	3401      	adds	r4, #1
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5e:	4826      	ldr	r0, [pc, #152]	; (8006af8 <_svfiprintf_r+0x1f0>)
 8006a60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a64:	2206      	movs	r2, #6
 8006a66:	f7f9 fc2b 	bl	80002c0 <memchr>
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d038      	beq.n	8006ae0 <_svfiprintf_r+0x1d8>
 8006a6e:	4b23      	ldr	r3, [pc, #140]	; (8006afc <_svfiprintf_r+0x1f4>)
 8006a70:	bb1b      	cbnz	r3, 8006aba <_svfiprintf_r+0x1b2>
 8006a72:	9b03      	ldr	r3, [sp, #12]
 8006a74:	3307      	adds	r3, #7
 8006a76:	f023 0307 	bic.w	r3, r3, #7
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	9303      	str	r3, [sp, #12]
 8006a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a80:	4433      	add	r3, r6
 8006a82:	9309      	str	r3, [sp, #36]	; 0x24
 8006a84:	e767      	b.n	8006956 <_svfiprintf_r+0x4e>
 8006a86:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	2001      	movs	r0, #1
 8006a8e:	e7a5      	b.n	80069dc <_svfiprintf_r+0xd4>
 8006a90:	2300      	movs	r3, #0
 8006a92:	3401      	adds	r4, #1
 8006a94:	9305      	str	r3, [sp, #20]
 8006a96:	4619      	mov	r1, r3
 8006a98:	f04f 0c0a 	mov.w	ip, #10
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aa2:	3a30      	subs	r2, #48	; 0x30
 8006aa4:	2a09      	cmp	r2, #9
 8006aa6:	d903      	bls.n	8006ab0 <_svfiprintf_r+0x1a8>
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d0c5      	beq.n	8006a38 <_svfiprintf_r+0x130>
 8006aac:	9105      	str	r1, [sp, #20]
 8006aae:	e7c3      	b.n	8006a38 <_svfiprintf_r+0x130>
 8006ab0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e7f0      	b.n	8006a9c <_svfiprintf_r+0x194>
 8006aba:	ab03      	add	r3, sp, #12
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	462a      	mov	r2, r5
 8006ac0:	4b0f      	ldr	r3, [pc, #60]	; (8006b00 <_svfiprintf_r+0x1f8>)
 8006ac2:	a904      	add	r1, sp, #16
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	f3af 8000 	nop.w
 8006aca:	1c42      	adds	r2, r0, #1
 8006acc:	4606      	mov	r6, r0
 8006ace:	d1d6      	bne.n	8006a7e <_svfiprintf_r+0x176>
 8006ad0:	89ab      	ldrh	r3, [r5, #12]
 8006ad2:	065b      	lsls	r3, r3, #25
 8006ad4:	f53f af2c 	bmi.w	8006930 <_svfiprintf_r+0x28>
 8006ad8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ada:	b01d      	add	sp, #116	; 0x74
 8006adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae0:	ab03      	add	r3, sp, #12
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	462a      	mov	r2, r5
 8006ae6:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <_svfiprintf_r+0x1f8>)
 8006ae8:	a904      	add	r1, sp, #16
 8006aea:	4638      	mov	r0, r7
 8006aec:	f000 f87a 	bl	8006be4 <_printf_i>
 8006af0:	e7eb      	b.n	8006aca <_svfiprintf_r+0x1c2>
 8006af2:	bf00      	nop
 8006af4:	08007182 	.word	0x08007182
 8006af8:	0800718c 	.word	0x0800718c
 8006afc:	00000000 	.word	0x00000000
 8006b00:	08006851 	.word	0x08006851
 8006b04:	08007188 	.word	0x08007188

08006b08 <_printf_common>:
 8006b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b0c:	4616      	mov	r6, r2
 8006b0e:	4699      	mov	r9, r3
 8006b10:	688a      	ldr	r2, [r1, #8]
 8006b12:	690b      	ldr	r3, [r1, #16]
 8006b14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	bfb8      	it	lt
 8006b1c:	4613      	movlt	r3, r2
 8006b1e:	6033      	str	r3, [r6, #0]
 8006b20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b24:	4607      	mov	r7, r0
 8006b26:	460c      	mov	r4, r1
 8006b28:	b10a      	cbz	r2, 8006b2e <_printf_common+0x26>
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	6033      	str	r3, [r6, #0]
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	0699      	lsls	r1, r3, #26
 8006b32:	bf42      	ittt	mi
 8006b34:	6833      	ldrmi	r3, [r6, #0]
 8006b36:	3302      	addmi	r3, #2
 8006b38:	6033      	strmi	r3, [r6, #0]
 8006b3a:	6825      	ldr	r5, [r4, #0]
 8006b3c:	f015 0506 	ands.w	r5, r5, #6
 8006b40:	d106      	bne.n	8006b50 <_printf_common+0x48>
 8006b42:	f104 0a19 	add.w	sl, r4, #25
 8006b46:	68e3      	ldr	r3, [r4, #12]
 8006b48:	6832      	ldr	r2, [r6, #0]
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	42ab      	cmp	r3, r5
 8006b4e:	dc26      	bgt.n	8006b9e <_printf_common+0x96>
 8006b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b54:	1e13      	subs	r3, r2, #0
 8006b56:	6822      	ldr	r2, [r4, #0]
 8006b58:	bf18      	it	ne
 8006b5a:	2301      	movne	r3, #1
 8006b5c:	0692      	lsls	r2, r2, #26
 8006b5e:	d42b      	bmi.n	8006bb8 <_printf_common+0xb0>
 8006b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b64:	4649      	mov	r1, r9
 8006b66:	4638      	mov	r0, r7
 8006b68:	47c0      	blx	r8
 8006b6a:	3001      	adds	r0, #1
 8006b6c:	d01e      	beq.n	8006bac <_printf_common+0xa4>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	68e5      	ldr	r5, [r4, #12]
 8006b72:	6832      	ldr	r2, [r6, #0]
 8006b74:	f003 0306 	and.w	r3, r3, #6
 8006b78:	2b04      	cmp	r3, #4
 8006b7a:	bf08      	it	eq
 8006b7c:	1aad      	subeq	r5, r5, r2
 8006b7e:	68a3      	ldr	r3, [r4, #8]
 8006b80:	6922      	ldr	r2, [r4, #16]
 8006b82:	bf0c      	ite	eq
 8006b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b88:	2500      	movne	r5, #0
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	bfc4      	itt	gt
 8006b8e:	1a9b      	subgt	r3, r3, r2
 8006b90:	18ed      	addgt	r5, r5, r3
 8006b92:	2600      	movs	r6, #0
 8006b94:	341a      	adds	r4, #26
 8006b96:	42b5      	cmp	r5, r6
 8006b98:	d11a      	bne.n	8006bd0 <_printf_common+0xc8>
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	e008      	b.n	8006bb0 <_printf_common+0xa8>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	4652      	mov	r2, sl
 8006ba2:	4649      	mov	r1, r9
 8006ba4:	4638      	mov	r0, r7
 8006ba6:	47c0      	blx	r8
 8006ba8:	3001      	adds	r0, #1
 8006baa:	d103      	bne.n	8006bb4 <_printf_common+0xac>
 8006bac:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb4:	3501      	adds	r5, #1
 8006bb6:	e7c6      	b.n	8006b46 <_printf_common+0x3e>
 8006bb8:	18e1      	adds	r1, r4, r3
 8006bba:	1c5a      	adds	r2, r3, #1
 8006bbc:	2030      	movs	r0, #48	; 0x30
 8006bbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bc2:	4422      	add	r2, r4
 8006bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bcc:	3302      	adds	r3, #2
 8006bce:	e7c7      	b.n	8006b60 <_printf_common+0x58>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	4649      	mov	r1, r9
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	47c0      	blx	r8
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d0e6      	beq.n	8006bac <_printf_common+0xa4>
 8006bde:	3601      	adds	r6, #1
 8006be0:	e7d9      	b.n	8006b96 <_printf_common+0x8e>
	...

08006be4 <_printf_i>:
 8006be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006be8:	460c      	mov	r4, r1
 8006bea:	4691      	mov	r9, r2
 8006bec:	7e27      	ldrb	r7, [r4, #24]
 8006bee:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006bf0:	2f78      	cmp	r7, #120	; 0x78
 8006bf2:	4680      	mov	r8, r0
 8006bf4:	469a      	mov	sl, r3
 8006bf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bfa:	d807      	bhi.n	8006c0c <_printf_i+0x28>
 8006bfc:	2f62      	cmp	r7, #98	; 0x62
 8006bfe:	d80a      	bhi.n	8006c16 <_printf_i+0x32>
 8006c00:	2f00      	cmp	r7, #0
 8006c02:	f000 80d8 	beq.w	8006db6 <_printf_i+0x1d2>
 8006c06:	2f58      	cmp	r7, #88	; 0x58
 8006c08:	f000 80a3 	beq.w	8006d52 <_printf_i+0x16e>
 8006c0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c14:	e03a      	b.n	8006c8c <_printf_i+0xa8>
 8006c16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c1a:	2b15      	cmp	r3, #21
 8006c1c:	d8f6      	bhi.n	8006c0c <_printf_i+0x28>
 8006c1e:	a001      	add	r0, pc, #4	; (adr r0, 8006c24 <_printf_i+0x40>)
 8006c20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006c24:	08006c7d 	.word	0x08006c7d
 8006c28:	08006c91 	.word	0x08006c91
 8006c2c:	08006c0d 	.word	0x08006c0d
 8006c30:	08006c0d 	.word	0x08006c0d
 8006c34:	08006c0d 	.word	0x08006c0d
 8006c38:	08006c0d 	.word	0x08006c0d
 8006c3c:	08006c91 	.word	0x08006c91
 8006c40:	08006c0d 	.word	0x08006c0d
 8006c44:	08006c0d 	.word	0x08006c0d
 8006c48:	08006c0d 	.word	0x08006c0d
 8006c4c:	08006c0d 	.word	0x08006c0d
 8006c50:	08006d9d 	.word	0x08006d9d
 8006c54:	08006cc1 	.word	0x08006cc1
 8006c58:	08006d7f 	.word	0x08006d7f
 8006c5c:	08006c0d 	.word	0x08006c0d
 8006c60:	08006c0d 	.word	0x08006c0d
 8006c64:	08006dbf 	.word	0x08006dbf
 8006c68:	08006c0d 	.word	0x08006c0d
 8006c6c:	08006cc1 	.word	0x08006cc1
 8006c70:	08006c0d 	.word	0x08006c0d
 8006c74:	08006c0d 	.word	0x08006c0d
 8006c78:	08006d87 	.word	0x08006d87
 8006c7c:	680b      	ldr	r3, [r1, #0]
 8006c7e:	1d1a      	adds	r2, r3, #4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	600a      	str	r2, [r1, #0]
 8006c84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0a3      	b.n	8006dd8 <_printf_i+0x1f4>
 8006c90:	6825      	ldr	r5, [r4, #0]
 8006c92:	6808      	ldr	r0, [r1, #0]
 8006c94:	062e      	lsls	r6, r5, #24
 8006c96:	f100 0304 	add.w	r3, r0, #4
 8006c9a:	d50a      	bpl.n	8006cb2 <_printf_i+0xce>
 8006c9c:	6805      	ldr	r5, [r0, #0]
 8006c9e:	600b      	str	r3, [r1, #0]
 8006ca0:	2d00      	cmp	r5, #0
 8006ca2:	da03      	bge.n	8006cac <_printf_i+0xc8>
 8006ca4:	232d      	movs	r3, #45	; 0x2d
 8006ca6:	426d      	negs	r5, r5
 8006ca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cac:	485e      	ldr	r0, [pc, #376]	; (8006e28 <_printf_i+0x244>)
 8006cae:	230a      	movs	r3, #10
 8006cb0:	e019      	b.n	8006ce6 <_printf_i+0x102>
 8006cb2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006cb6:	6805      	ldr	r5, [r0, #0]
 8006cb8:	600b      	str	r3, [r1, #0]
 8006cba:	bf18      	it	ne
 8006cbc:	b22d      	sxthne	r5, r5
 8006cbe:	e7ef      	b.n	8006ca0 <_printf_i+0xbc>
 8006cc0:	680b      	ldr	r3, [r1, #0]
 8006cc2:	6825      	ldr	r5, [r4, #0]
 8006cc4:	1d18      	adds	r0, r3, #4
 8006cc6:	6008      	str	r0, [r1, #0]
 8006cc8:	0628      	lsls	r0, r5, #24
 8006cca:	d501      	bpl.n	8006cd0 <_printf_i+0xec>
 8006ccc:	681d      	ldr	r5, [r3, #0]
 8006cce:	e002      	b.n	8006cd6 <_printf_i+0xf2>
 8006cd0:	0669      	lsls	r1, r5, #25
 8006cd2:	d5fb      	bpl.n	8006ccc <_printf_i+0xe8>
 8006cd4:	881d      	ldrh	r5, [r3, #0]
 8006cd6:	4854      	ldr	r0, [pc, #336]	; (8006e28 <_printf_i+0x244>)
 8006cd8:	2f6f      	cmp	r7, #111	; 0x6f
 8006cda:	bf0c      	ite	eq
 8006cdc:	2308      	moveq	r3, #8
 8006cde:	230a      	movne	r3, #10
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ce6:	6866      	ldr	r6, [r4, #4]
 8006ce8:	60a6      	str	r6, [r4, #8]
 8006cea:	2e00      	cmp	r6, #0
 8006cec:	bfa2      	ittt	ge
 8006cee:	6821      	ldrge	r1, [r4, #0]
 8006cf0:	f021 0104 	bicge.w	r1, r1, #4
 8006cf4:	6021      	strge	r1, [r4, #0]
 8006cf6:	b90d      	cbnz	r5, 8006cfc <_printf_i+0x118>
 8006cf8:	2e00      	cmp	r6, #0
 8006cfa:	d04d      	beq.n	8006d98 <_printf_i+0x1b4>
 8006cfc:	4616      	mov	r6, r2
 8006cfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d02:	fb03 5711 	mls	r7, r3, r1, r5
 8006d06:	5dc7      	ldrb	r7, [r0, r7]
 8006d08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d0c:	462f      	mov	r7, r5
 8006d0e:	42bb      	cmp	r3, r7
 8006d10:	460d      	mov	r5, r1
 8006d12:	d9f4      	bls.n	8006cfe <_printf_i+0x11a>
 8006d14:	2b08      	cmp	r3, #8
 8006d16:	d10b      	bne.n	8006d30 <_printf_i+0x14c>
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	07df      	lsls	r7, r3, #31
 8006d1c:	d508      	bpl.n	8006d30 <_printf_i+0x14c>
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	6861      	ldr	r1, [r4, #4]
 8006d22:	4299      	cmp	r1, r3
 8006d24:	bfde      	ittt	le
 8006d26:	2330      	movle	r3, #48	; 0x30
 8006d28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d30:	1b92      	subs	r2, r2, r6
 8006d32:	6122      	str	r2, [r4, #16]
 8006d34:	f8cd a000 	str.w	sl, [sp]
 8006d38:	464b      	mov	r3, r9
 8006d3a:	aa03      	add	r2, sp, #12
 8006d3c:	4621      	mov	r1, r4
 8006d3e:	4640      	mov	r0, r8
 8006d40:	f7ff fee2 	bl	8006b08 <_printf_common>
 8006d44:	3001      	adds	r0, #1
 8006d46:	d14c      	bne.n	8006de2 <_printf_i+0x1fe>
 8006d48:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4c:	b004      	add	sp, #16
 8006d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d52:	4835      	ldr	r0, [pc, #212]	; (8006e28 <_printf_i+0x244>)
 8006d54:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d58:	6823      	ldr	r3, [r4, #0]
 8006d5a:	680e      	ldr	r6, [r1, #0]
 8006d5c:	061f      	lsls	r7, r3, #24
 8006d5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d62:	600e      	str	r6, [r1, #0]
 8006d64:	d514      	bpl.n	8006d90 <_printf_i+0x1ac>
 8006d66:	07d9      	lsls	r1, r3, #31
 8006d68:	bf44      	itt	mi
 8006d6a:	f043 0320 	orrmi.w	r3, r3, #32
 8006d6e:	6023      	strmi	r3, [r4, #0]
 8006d70:	b91d      	cbnz	r5, 8006d7a <_printf_i+0x196>
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	f023 0320 	bic.w	r3, r3, #32
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	2310      	movs	r3, #16
 8006d7c:	e7b0      	b.n	8006ce0 <_printf_i+0xfc>
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	f043 0320 	orr.w	r3, r3, #32
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	2378      	movs	r3, #120	; 0x78
 8006d88:	4828      	ldr	r0, [pc, #160]	; (8006e2c <_printf_i+0x248>)
 8006d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d8e:	e7e3      	b.n	8006d58 <_printf_i+0x174>
 8006d90:	065e      	lsls	r6, r3, #25
 8006d92:	bf48      	it	mi
 8006d94:	b2ad      	uxthmi	r5, r5
 8006d96:	e7e6      	b.n	8006d66 <_printf_i+0x182>
 8006d98:	4616      	mov	r6, r2
 8006d9a:	e7bb      	b.n	8006d14 <_printf_i+0x130>
 8006d9c:	680b      	ldr	r3, [r1, #0]
 8006d9e:	6826      	ldr	r6, [r4, #0]
 8006da0:	6960      	ldr	r0, [r4, #20]
 8006da2:	1d1d      	adds	r5, r3, #4
 8006da4:	600d      	str	r5, [r1, #0]
 8006da6:	0635      	lsls	r5, r6, #24
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	d501      	bpl.n	8006db0 <_printf_i+0x1cc>
 8006dac:	6018      	str	r0, [r3, #0]
 8006dae:	e002      	b.n	8006db6 <_printf_i+0x1d2>
 8006db0:	0671      	lsls	r1, r6, #25
 8006db2:	d5fb      	bpl.n	8006dac <_printf_i+0x1c8>
 8006db4:	8018      	strh	r0, [r3, #0]
 8006db6:	2300      	movs	r3, #0
 8006db8:	6123      	str	r3, [r4, #16]
 8006dba:	4616      	mov	r6, r2
 8006dbc:	e7ba      	b.n	8006d34 <_printf_i+0x150>
 8006dbe:	680b      	ldr	r3, [r1, #0]
 8006dc0:	1d1a      	adds	r2, r3, #4
 8006dc2:	600a      	str	r2, [r1, #0]
 8006dc4:	681e      	ldr	r6, [r3, #0]
 8006dc6:	6862      	ldr	r2, [r4, #4]
 8006dc8:	2100      	movs	r1, #0
 8006dca:	4630      	mov	r0, r6
 8006dcc:	f7f9 fa78 	bl	80002c0 <memchr>
 8006dd0:	b108      	cbz	r0, 8006dd6 <_printf_i+0x1f2>
 8006dd2:	1b80      	subs	r0, r0, r6
 8006dd4:	6060      	str	r0, [r4, #4]
 8006dd6:	6863      	ldr	r3, [r4, #4]
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006de0:	e7a8      	b.n	8006d34 <_printf_i+0x150>
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	4632      	mov	r2, r6
 8006de6:	4649      	mov	r1, r9
 8006de8:	4640      	mov	r0, r8
 8006dea:	47d0      	blx	sl
 8006dec:	3001      	adds	r0, #1
 8006dee:	d0ab      	beq.n	8006d48 <_printf_i+0x164>
 8006df0:	6823      	ldr	r3, [r4, #0]
 8006df2:	079b      	lsls	r3, r3, #30
 8006df4:	d413      	bmi.n	8006e1e <_printf_i+0x23a>
 8006df6:	68e0      	ldr	r0, [r4, #12]
 8006df8:	9b03      	ldr	r3, [sp, #12]
 8006dfa:	4298      	cmp	r0, r3
 8006dfc:	bfb8      	it	lt
 8006dfe:	4618      	movlt	r0, r3
 8006e00:	e7a4      	b.n	8006d4c <_printf_i+0x168>
 8006e02:	2301      	movs	r3, #1
 8006e04:	4632      	mov	r2, r6
 8006e06:	4649      	mov	r1, r9
 8006e08:	4640      	mov	r0, r8
 8006e0a:	47d0      	blx	sl
 8006e0c:	3001      	adds	r0, #1
 8006e0e:	d09b      	beq.n	8006d48 <_printf_i+0x164>
 8006e10:	3501      	adds	r5, #1
 8006e12:	68e3      	ldr	r3, [r4, #12]
 8006e14:	9903      	ldr	r1, [sp, #12]
 8006e16:	1a5b      	subs	r3, r3, r1
 8006e18:	42ab      	cmp	r3, r5
 8006e1a:	dcf2      	bgt.n	8006e02 <_printf_i+0x21e>
 8006e1c:	e7eb      	b.n	8006df6 <_printf_i+0x212>
 8006e1e:	2500      	movs	r5, #0
 8006e20:	f104 0619 	add.w	r6, r4, #25
 8006e24:	e7f5      	b.n	8006e12 <_printf_i+0x22e>
 8006e26:	bf00      	nop
 8006e28:	08007193 	.word	0x08007193
 8006e2c:	080071a4 	.word	0x080071a4

08006e30 <memmove>:
 8006e30:	4288      	cmp	r0, r1
 8006e32:	b510      	push	{r4, lr}
 8006e34:	eb01 0402 	add.w	r4, r1, r2
 8006e38:	d902      	bls.n	8006e40 <memmove+0x10>
 8006e3a:	4284      	cmp	r4, r0
 8006e3c:	4623      	mov	r3, r4
 8006e3e:	d807      	bhi.n	8006e50 <memmove+0x20>
 8006e40:	1e43      	subs	r3, r0, #1
 8006e42:	42a1      	cmp	r1, r4
 8006e44:	d008      	beq.n	8006e58 <memmove+0x28>
 8006e46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e4e:	e7f8      	b.n	8006e42 <memmove+0x12>
 8006e50:	4402      	add	r2, r0
 8006e52:	4601      	mov	r1, r0
 8006e54:	428a      	cmp	r2, r1
 8006e56:	d100      	bne.n	8006e5a <memmove+0x2a>
 8006e58:	bd10      	pop	{r4, pc}
 8006e5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e62:	e7f7      	b.n	8006e54 <memmove+0x24>

08006e64 <_free_r>:
 8006e64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e66:	2900      	cmp	r1, #0
 8006e68:	d048      	beq.n	8006efc <_free_r+0x98>
 8006e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e6e:	9001      	str	r0, [sp, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f1a1 0404 	sub.w	r4, r1, #4
 8006e76:	bfb8      	it	lt
 8006e78:	18e4      	addlt	r4, r4, r3
 8006e7a:	f000 f8d3 	bl	8007024 <__malloc_lock>
 8006e7e:	4a20      	ldr	r2, [pc, #128]	; (8006f00 <_free_r+0x9c>)
 8006e80:	9801      	ldr	r0, [sp, #4]
 8006e82:	6813      	ldr	r3, [r2, #0]
 8006e84:	4615      	mov	r5, r2
 8006e86:	b933      	cbnz	r3, 8006e96 <_free_r+0x32>
 8006e88:	6063      	str	r3, [r4, #4]
 8006e8a:	6014      	str	r4, [r2, #0]
 8006e8c:	b003      	add	sp, #12
 8006e8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e92:	f000 b8cd 	b.w	8007030 <__malloc_unlock>
 8006e96:	42a3      	cmp	r3, r4
 8006e98:	d90b      	bls.n	8006eb2 <_free_r+0x4e>
 8006e9a:	6821      	ldr	r1, [r4, #0]
 8006e9c:	1862      	adds	r2, r4, r1
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	bf04      	itt	eq
 8006ea2:	681a      	ldreq	r2, [r3, #0]
 8006ea4:	685b      	ldreq	r3, [r3, #4]
 8006ea6:	6063      	str	r3, [r4, #4]
 8006ea8:	bf04      	itt	eq
 8006eaa:	1852      	addeq	r2, r2, r1
 8006eac:	6022      	streq	r2, [r4, #0]
 8006eae:	602c      	str	r4, [r5, #0]
 8006eb0:	e7ec      	b.n	8006e8c <_free_r+0x28>
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	b10b      	cbz	r3, 8006ebc <_free_r+0x58>
 8006eb8:	42a3      	cmp	r3, r4
 8006eba:	d9fa      	bls.n	8006eb2 <_free_r+0x4e>
 8006ebc:	6811      	ldr	r1, [r2, #0]
 8006ebe:	1855      	adds	r5, r2, r1
 8006ec0:	42a5      	cmp	r5, r4
 8006ec2:	d10b      	bne.n	8006edc <_free_r+0x78>
 8006ec4:	6824      	ldr	r4, [r4, #0]
 8006ec6:	4421      	add	r1, r4
 8006ec8:	1854      	adds	r4, r2, r1
 8006eca:	42a3      	cmp	r3, r4
 8006ecc:	6011      	str	r1, [r2, #0]
 8006ece:	d1dd      	bne.n	8006e8c <_free_r+0x28>
 8006ed0:	681c      	ldr	r4, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	6053      	str	r3, [r2, #4]
 8006ed6:	4421      	add	r1, r4
 8006ed8:	6011      	str	r1, [r2, #0]
 8006eda:	e7d7      	b.n	8006e8c <_free_r+0x28>
 8006edc:	d902      	bls.n	8006ee4 <_free_r+0x80>
 8006ede:	230c      	movs	r3, #12
 8006ee0:	6003      	str	r3, [r0, #0]
 8006ee2:	e7d3      	b.n	8006e8c <_free_r+0x28>
 8006ee4:	6825      	ldr	r5, [r4, #0]
 8006ee6:	1961      	adds	r1, r4, r5
 8006ee8:	428b      	cmp	r3, r1
 8006eea:	bf04      	itt	eq
 8006eec:	6819      	ldreq	r1, [r3, #0]
 8006eee:	685b      	ldreq	r3, [r3, #4]
 8006ef0:	6063      	str	r3, [r4, #4]
 8006ef2:	bf04      	itt	eq
 8006ef4:	1949      	addeq	r1, r1, r5
 8006ef6:	6021      	streq	r1, [r4, #0]
 8006ef8:	6054      	str	r4, [r2, #4]
 8006efa:	e7c7      	b.n	8006e8c <_free_r+0x28>
 8006efc:	b003      	add	sp, #12
 8006efe:	bd30      	pop	{r4, r5, pc}
 8006f00:	200143e0 	.word	0x200143e0

08006f04 <_malloc_r>:
 8006f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f06:	1ccd      	adds	r5, r1, #3
 8006f08:	f025 0503 	bic.w	r5, r5, #3
 8006f0c:	3508      	adds	r5, #8
 8006f0e:	2d0c      	cmp	r5, #12
 8006f10:	bf38      	it	cc
 8006f12:	250c      	movcc	r5, #12
 8006f14:	2d00      	cmp	r5, #0
 8006f16:	4606      	mov	r6, r0
 8006f18:	db01      	blt.n	8006f1e <_malloc_r+0x1a>
 8006f1a:	42a9      	cmp	r1, r5
 8006f1c:	d903      	bls.n	8006f26 <_malloc_r+0x22>
 8006f1e:	230c      	movs	r3, #12
 8006f20:	6033      	str	r3, [r6, #0]
 8006f22:	2000      	movs	r0, #0
 8006f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f26:	f000 f87d 	bl	8007024 <__malloc_lock>
 8006f2a:	4921      	ldr	r1, [pc, #132]	; (8006fb0 <_malloc_r+0xac>)
 8006f2c:	680a      	ldr	r2, [r1, #0]
 8006f2e:	4614      	mov	r4, r2
 8006f30:	b99c      	cbnz	r4, 8006f5a <_malloc_r+0x56>
 8006f32:	4f20      	ldr	r7, [pc, #128]	; (8006fb4 <_malloc_r+0xb0>)
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	b923      	cbnz	r3, 8006f42 <_malloc_r+0x3e>
 8006f38:	4621      	mov	r1, r4
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f000 f862 	bl	8007004 <_sbrk_r>
 8006f40:	6038      	str	r0, [r7, #0]
 8006f42:	4629      	mov	r1, r5
 8006f44:	4630      	mov	r0, r6
 8006f46:	f000 f85d 	bl	8007004 <_sbrk_r>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d123      	bne.n	8006f96 <_malloc_r+0x92>
 8006f4e:	230c      	movs	r3, #12
 8006f50:	6033      	str	r3, [r6, #0]
 8006f52:	4630      	mov	r0, r6
 8006f54:	f000 f86c 	bl	8007030 <__malloc_unlock>
 8006f58:	e7e3      	b.n	8006f22 <_malloc_r+0x1e>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	1b5b      	subs	r3, r3, r5
 8006f5e:	d417      	bmi.n	8006f90 <_malloc_r+0x8c>
 8006f60:	2b0b      	cmp	r3, #11
 8006f62:	d903      	bls.n	8006f6c <_malloc_r+0x68>
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	441c      	add	r4, r3
 8006f68:	6025      	str	r5, [r4, #0]
 8006f6a:	e004      	b.n	8006f76 <_malloc_r+0x72>
 8006f6c:	6863      	ldr	r3, [r4, #4]
 8006f6e:	42a2      	cmp	r2, r4
 8006f70:	bf0c      	ite	eq
 8006f72:	600b      	streq	r3, [r1, #0]
 8006f74:	6053      	strne	r3, [r2, #4]
 8006f76:	4630      	mov	r0, r6
 8006f78:	f000 f85a 	bl	8007030 <__malloc_unlock>
 8006f7c:	f104 000b 	add.w	r0, r4, #11
 8006f80:	1d23      	adds	r3, r4, #4
 8006f82:	f020 0007 	bic.w	r0, r0, #7
 8006f86:	1ac2      	subs	r2, r0, r3
 8006f88:	d0cc      	beq.n	8006f24 <_malloc_r+0x20>
 8006f8a:	1a1b      	subs	r3, r3, r0
 8006f8c:	50a3      	str	r3, [r4, r2]
 8006f8e:	e7c9      	b.n	8006f24 <_malloc_r+0x20>
 8006f90:	4622      	mov	r2, r4
 8006f92:	6864      	ldr	r4, [r4, #4]
 8006f94:	e7cc      	b.n	8006f30 <_malloc_r+0x2c>
 8006f96:	1cc4      	adds	r4, r0, #3
 8006f98:	f024 0403 	bic.w	r4, r4, #3
 8006f9c:	42a0      	cmp	r0, r4
 8006f9e:	d0e3      	beq.n	8006f68 <_malloc_r+0x64>
 8006fa0:	1a21      	subs	r1, r4, r0
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	f000 f82e 	bl	8007004 <_sbrk_r>
 8006fa8:	3001      	adds	r0, #1
 8006faa:	d1dd      	bne.n	8006f68 <_malloc_r+0x64>
 8006fac:	e7cf      	b.n	8006f4e <_malloc_r+0x4a>
 8006fae:	bf00      	nop
 8006fb0:	200143e0 	.word	0x200143e0
 8006fb4:	200143e4 	.word	0x200143e4

08006fb8 <_realloc_r>:
 8006fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fba:	4607      	mov	r7, r0
 8006fbc:	4614      	mov	r4, r2
 8006fbe:	460e      	mov	r6, r1
 8006fc0:	b921      	cbnz	r1, 8006fcc <_realloc_r+0x14>
 8006fc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006fc6:	4611      	mov	r1, r2
 8006fc8:	f7ff bf9c 	b.w	8006f04 <_malloc_r>
 8006fcc:	b922      	cbnz	r2, 8006fd8 <_realloc_r+0x20>
 8006fce:	f7ff ff49 	bl	8006e64 <_free_r>
 8006fd2:	4625      	mov	r5, r4
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fd8:	f000 f830 	bl	800703c <_malloc_usable_size_r>
 8006fdc:	42a0      	cmp	r0, r4
 8006fde:	d20f      	bcs.n	8007000 <_realloc_r+0x48>
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	f7ff ff8e 	bl	8006f04 <_malloc_r>
 8006fe8:	4605      	mov	r5, r0
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d0f2      	beq.n	8006fd4 <_realloc_r+0x1c>
 8006fee:	4631      	mov	r1, r6
 8006ff0:	4622      	mov	r2, r4
 8006ff2:	f7ff fbf7 	bl	80067e4 <memcpy>
 8006ff6:	4631      	mov	r1, r6
 8006ff8:	4638      	mov	r0, r7
 8006ffa:	f7ff ff33 	bl	8006e64 <_free_r>
 8006ffe:	e7e9      	b.n	8006fd4 <_realloc_r+0x1c>
 8007000:	4635      	mov	r5, r6
 8007002:	e7e7      	b.n	8006fd4 <_realloc_r+0x1c>

08007004 <_sbrk_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4d06      	ldr	r5, [pc, #24]	; (8007020 <_sbrk_r+0x1c>)
 8007008:	2300      	movs	r3, #0
 800700a:	4604      	mov	r4, r0
 800700c:	4608      	mov	r0, r1
 800700e:	602b      	str	r3, [r5, #0]
 8007010:	f7f9 fd9a 	bl	8000b48 <_sbrk>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_sbrk_r+0x1a>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	b103      	cbz	r3, 800701e <_sbrk_r+0x1a>
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	2001452c 	.word	0x2001452c

08007024 <__malloc_lock>:
 8007024:	4801      	ldr	r0, [pc, #4]	; (800702c <__malloc_lock+0x8>)
 8007026:	f000 b811 	b.w	800704c <__retarget_lock_acquire_recursive>
 800702a:	bf00      	nop
 800702c:	20014534 	.word	0x20014534

08007030 <__malloc_unlock>:
 8007030:	4801      	ldr	r0, [pc, #4]	; (8007038 <__malloc_unlock+0x8>)
 8007032:	f000 b80c 	b.w	800704e <__retarget_lock_release_recursive>
 8007036:	bf00      	nop
 8007038:	20014534 	.word	0x20014534

0800703c <_malloc_usable_size_r>:
 800703c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007040:	1f18      	subs	r0, r3, #4
 8007042:	2b00      	cmp	r3, #0
 8007044:	bfbc      	itt	lt
 8007046:	580b      	ldrlt	r3, [r1, r0]
 8007048:	18c0      	addlt	r0, r0, r3
 800704a:	4770      	bx	lr

0800704c <__retarget_lock_acquire_recursive>:
 800704c:	4770      	bx	lr

0800704e <__retarget_lock_release_recursive>:
 800704e:	4770      	bx	lr

08007050 <_init>:
 8007050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007052:	bf00      	nop
 8007054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007056:	bc08      	pop	{r3}
 8007058:	469e      	mov	lr, r3
 800705a:	4770      	bx	lr

0800705c <_fini>:
 800705c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800705e:	bf00      	nop
 8007060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007062:	bc08      	pop	{r3}
 8007064:	469e      	mov	lr, r3
 8007066:	4770      	bx	lr
