<stg><name>gaussrand2</name>


<trans_list>

<trans id="515" from="1" to="2">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="2" to="3">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="3" to="4">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="4" to="5">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="5" to="6">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="6" to="7">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="7" to="8">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="8" to="9">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="9" to="10">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="10" to="11">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="11" to="12">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="12" to="13">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="13" to="14">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="14" to="15">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="15" to="16">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="16" to="17">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="17" to="18">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="18" to="19">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="19" to="20">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="20" to="21">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="21" to="22">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="22" to="23">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="23" to="24">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="24" to="25">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="25" to="26">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="26" to="27">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="27" to="28">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="28" to="29">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="29" to="30">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="30" to="31">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="31" to="32">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="32" to="33">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="33" to="34">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="34" to="35">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="35" to="36">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="36" to="37">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="37" to="38">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="38" to="39">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="39" to="40">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="40" to="41">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="41" to="42">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="42" to="43">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="43" to="44">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="44" to="45">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="45" to="46">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="46" to="47">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="47" to="48">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="48" to="49">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="49" to="50">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="50" to="51">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="51" to="52">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="52" to="53">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="53" to="54">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="54" to="55">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="55" to="56">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="56" to="57">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="57" to="58">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="58" to="59">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="59" to="60">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="60" to="61">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="61" to="62">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="62" to="63">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="63" to="64">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="64" to="65">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="65" to="66">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="66" to="67">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="67" to="68">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="68" to="69">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="69" to="70">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="70" to="71">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="71" to="72">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="72" to="73">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="73" to="74">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="74" to="75">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="75" to="76">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="76" to="77">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="77" to="78">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="78" to="79">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="79" to="80">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="80" to="81">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %phase = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %gaussrand_state_phase)

]]></node>
<StgValue><ssdm name="phase"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = icmp eq i32 %phase, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp, label %.preheader.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %S = call double @_ssdm_op_Read.ap_auto.doubleP(double* %gaussrand_state_S)

]]></node>
<StgValue><ssdm name="S"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="3" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_s = fptrunc double %S to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = sub nsw i32 1, %phase

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %gaussrand_state_phase, i32 %tmp_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="2" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_s = fptrunc double %S to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_s = fptrunc double %S to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %V2 = call double @_ssdm_op_Read.ap_auto.doubleP(double* %gaussrand_state_V2)

]]></node>
<StgValue><ssdm name="V2"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_S, double 5.000000e-01)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:6  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_V2, double 5.000000e-01)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="117" st_id="15" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="118" st_id="16" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = fpext float %tmp_4 to double

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="120" st_id="18" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = fpext float %tmp_4 to double

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = fpext float %tmp_4 to double

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="122" st_id="20" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="126" st_id="24" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="127" st_id="25" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="129" st_id="27" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="130" st_id="28" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="131" st_id="29" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="132" st_id="30" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="133" st_id="31" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="134" st_id="32" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="135" st_id="33" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="136" st_id="34" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="137" st_id="35" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="138" st_id="36" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="139" st_id="37" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="140" st_id="38" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="141" st_id="39" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="142" st_id="40" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="143" st_id="41" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="144" st_id="42" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="145" st_id="43" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="146" st_id="44" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="147" st_id="45" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="148" st_id="46" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="149" st_id="47" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="150" st_id="48" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="151" st_id="49" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="152" st_id="50" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="153" st_id="51" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="154" st_id="52" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="155" st_id="53" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="156" st_id="54" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="157" st_id="55" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="158" st_id="56" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_7 = fdiv double %tmp_6, %S

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="159" st_id="57" stage="3" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:7  %tmp_8 = fptrunc double %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="160" st_id="58" stage="2" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:7  %tmp_8 = fptrunc double %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="161" st_id="59" stage="1" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:7  %tmp_8 = fptrunc double %tmp_7 to float

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="162" st_id="60" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="163" st_id="61" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="164" st_id="62" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="165" st_id="63" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="166" st_id="64" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="167" st_id="65" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="168" st_id="66" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="169" st_id="67" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="170" st_id="68" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="171" st_id="69" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="172" st_id="70" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="173" st_id="71" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="174" st_id="72" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_1 = fpext float %tmp_9 to double

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="175" st_id="73" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_1 = fpext float %tmp_9 to double

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="176" st_id="74" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_1 = fpext float %tmp_9 to double

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="177" st_id="75" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="178" st_id="76" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="179" st_id="77" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="180" st_id="78" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="181" st_id="79" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="182" st_id="80" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %X = fmul double %V2, %tmp_1

]]></node>
<StgValue><ssdm name="X"/></StgValue>
</operation>

<operation id="183" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:7  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="184" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_V1), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_V2), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_S), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gaussrand_state_phase), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:5  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_V1, double -5.000000e-01)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %X2 = phi double [ 0xBFEAA449A0000000, %.preheader.0 ], [ %X, %1 ]

]]></node>
<StgValue><ssdm name="X2"/></StgValue>
</operation>

<operation id="194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="64">
<![CDATA[
:3  ret double %X2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
