# Single_Port_RAM_Verilog
Single Port RAM implementation and testbench in Verilog.
# Single Port RAM in Verilog

This project implements a simple single-port RAM using Verilog, along with a testbench for simulation.

## 🛠 Features
- 8-bit data width  
- 64 memory locations (6-bit address)  
- Write and Read operations  
- Testbench included  

## 📜 Files
- `single_port_ram.sv` → RAM module  
- `single_port_ram_tb.sv` → Testbench  

## 🚀 How to Run
1. Use **EDA Playground** or any simulator like ModelSim/Questa/VCS.  
2. Run the following command:

## 🖥 Sample Output
(VCD waveform screenshots or terminal output)

---
## 🤝 Contributing
Feel free to fork and improve the code!

---
## 📜 License
MIT License
