// Seed: 4196770586
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
  wire id_3;
  always begin : LABEL_0
    $unsigned(63);
    ;
  end
  logic id_4;
  ;
  logic id_5 = -1;
  assign id_2 = id_1 ^ !1;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd75
) (
    _id_1[id_1 : 1]
);
  input logic [7:0] _id_1;
  logic [7:0][id_1] id_2;
  logic id_3;
  logic id_4[1 'd0 : 1 'b0], id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_5 = -1;
endmodule
