

================================================================
== Vitis HLS Report for 'clock'
================================================================
* Date:           Mon Jun  3 00:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        12hour_clock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [clock.cpp:10]   --->   Operation 2 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [clock.cpp:3]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ena_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ena"   --->   Operation 4 'read' 'ena_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset"   --->   Operation 5 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ena"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hh, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hh"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mm"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ss, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ss"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pm"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hours_load = load i8 %hours" [clock.cpp:26]   --->   Operation 18 'load' 'hours_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%minutes_load = load i8 %minutes" [clock.cpp:23]   --->   Operation 19 'load' 'minutes_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seconds_load = load i8 %seconds" [clock.cpp:20]   --->   Operation 20 'load' 'seconds_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pm_indicator_load = load i1 %pm_indicator" [clock.cpp:30]   --->   Operation 21 'load' 'pm_indicator_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %reset_read, void %if.else, void %if.then" [clock.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.54ns)   --->   "%br_ln18 = br i1 %ena_read, void %if.end37, void %if.then16" [clock.cpp:18]   --->   Operation 23 'br' 'br_ln18' <Predicate = (!reset_read)> <Delay = 0.54>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln20 = add i8 %seconds_load, i8 1" [clock.cpp:20]   --->   Operation 24 'add' 'add_ln20' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln21 = icmp_eq  i8 %add_ln20, i8 60" [clock.cpp:21]   --->   Operation 25 'icmp' 'icmp_ln21' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.54ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %if.end37, void %if.then18" [clock.cpp:21]   --->   Operation 26 'br' 'br_ln21' <Predicate = (!reset_read & ena_read)> <Delay = 0.54>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%add_ln23 = add i8 %minutes_load, i8 1" [clock.cpp:23]   --->   Operation 27 'add' 'add_ln23' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln24 = icmp_eq  i8 %add_ln23, i8 60" [clock.cpp:24]   --->   Operation 28 'icmp' 'icmp_ln24' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.54ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %if.end37, void %if.then22" [clock.cpp:24]   --->   Operation 29 'br' 'br_ln24' <Predicate = (!reset_read & ena_read & icmp_ln21)> <Delay = 0.54>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln26 = add i8 %hours_load, i8 1" [clock.cpp:26]   --->   Operation 30 'add' 'add_ln26' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.90ns)   --->   "%switch_ln27 = switch i8 %hours_load, void %if.end, i8 12, void %if.end37, i8 11, void %if.then30" [clock.cpp:27]   --->   Operation 31 'switch' 'switch_ln27' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24)> <Delay = 0.90>
ST_1 : Operation 32 [1/1] (0.14ns)   --->   "%xor_ln30 = xor i1 %pm_indicator_load, i1 1" [clock.cpp:30]   --->   Operation 32 'xor' 'xor_ln30' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln30 = store i1 %xor_ln30, i1 %pm_indicator" [clock.cpp:30]   --->   Operation 33 'store' 'store_ln30' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%br_ln31 = br void %if.end" [clock.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pm_indicator_loc_0 = phi i1 %pm_indicator_load, void %if.then22, i1 %xor_ln30, void %if.then30" [clock.cpp:30]   --->   Operation 35 'phi' 'pm_indicator_loc_0' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load != 12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!reset_read & ena_read & icmp_ln21 & icmp_ln24 & hours_load != 12)> <Delay = 0.54>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln17 = store i1 0, i1 %pm_indicator" [clock.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (reset_read)> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%br_ln18 = br void %if.end37" [clock.cpp:18]   --->   Operation 38 'br' 'br_ln18' <Predicate = (reset_read)> <Delay = 0.54>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hours_flag_4 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then16, i1 0, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 39 'phi' 'hours_flag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_07 = phi i8 12, void %if.then, i8 %hours_load, void %if.else, i8 %hours_load, void %if.then16, i8 %hours_load, void %if.then18, i8 1, void %if.then22, i8 %add_ln26, void %if.end" [clock.cpp:26]   --->   Operation 40 'phi' 'p_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%minutes_flag_3 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then16, i1 1, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 41 'phi' 'minutes_flag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_08 = phi i8 0, void %if.then, i8 %minutes_load, void %if.else, i8 %minutes_load, void %if.then16, i8 %add_ln23, void %if.then18, i8 0, void %if.then22, i8 0, void %if.end" [clock.cpp:23]   --->   Operation 42 'phi' 'p_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%seconds_flag_2 = phi i1 1, void %if.then, i1 0, void %if.else, i1 1, void %if.then16, i1 1, void %if.then18, i1 1, void %if.then22, i1 1, void %if.end"   --->   Operation 43 'phi' 'seconds_flag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = phi i8 0, void %if.then, i8 %seconds_load, void %if.else, i8 %add_ln20, void %if.then16, i8 0, void %if.then18, i8 0, void %if.then22, i8 0, void %if.end" [clock.cpp:20]   --->   Operation 44 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_06 = phi i1 0, void %if.then, i1 %pm_indicator_load, void %if.else, i1 %pm_indicator_load, void %if.then16, i1 %pm_indicator_load, void %if.then18, i1 %pm_indicator_load, void %if.then22, i1 %pm_indicator_loc_0, void %if.end" [clock.cpp:30]   --->   Operation 45 'phi' 'p_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.72ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %hh, i8 %p_07" [clock.cpp:37]   --->   Operation 46 'write' 'write_ln37' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (1.72ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mm, i8 %p_08" [clock.cpp:38]   --->   Operation 47 'write' 'write_ln38' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (1.72ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ss, i8 %p_0" [clock.cpp:39]   --->   Operation 48 'write' 'write_ln39' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (1.72ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %pm, i1 %p_06" [clock.cpp:40]   --->   Operation 49 'write' 'write_ln40' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %seconds_flag_2, void %if.end37.new4, void %mergeST3"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln16 = store i8 %p_0, i8 %seconds" [clock.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new4"   --->   Operation 52 'br' 'br_ln0' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %minutes_flag_3, void %if.end37.new2, void %mergeST1"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln15 = store i8 %p_08, i8 %minutes" [clock.cpp:15]   --->   Operation 54 'store' 'store_ln15' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new2"   --->   Operation 55 'br' 'br_ln0' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hours_flag_4, void %if.end37.new, void %mergeST"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %p_07, i8 %hours" [clock.cpp:14]   --->   Operation 57 'store' 'store_ln14' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37.new"   --->   Operation 58 'br' 'br_ln0' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [clock.cpp:41]   --->   Operation 59 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ena]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ss]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hours]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ minutes]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ seconds]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pm_indicator]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln10  (specpipeline ) [ 00]
spectopmodule_ln3  (spectopmodule) [ 00]
ena_read           (read         ) [ 01]
reset_read         (read         ) [ 01]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
hours_load         (load         ) [ 01]
minutes_load       (load         ) [ 00]
seconds_load       (load         ) [ 00]
pm_indicator_load  (load         ) [ 00]
br_ln13            (br           ) [ 00]
br_ln18            (br           ) [ 00]
add_ln20           (add          ) [ 00]
icmp_ln21          (icmp         ) [ 01]
br_ln21            (br           ) [ 00]
add_ln23           (add          ) [ 00]
icmp_ln24          (icmp         ) [ 01]
br_ln24            (br           ) [ 00]
add_ln26           (add          ) [ 00]
switch_ln27        (switch       ) [ 00]
xor_ln30           (xor          ) [ 00]
store_ln30         (store        ) [ 00]
br_ln31            (br           ) [ 00]
pm_indicator_loc_0 (phi          ) [ 00]
br_ln0             (br           ) [ 00]
store_ln17         (store        ) [ 00]
br_ln18            (br           ) [ 00]
hours_flag_4       (phi          ) [ 01]
p_07               (phi          ) [ 00]
minutes_flag_3     (phi          ) [ 01]
p_08               (phi          ) [ 00]
seconds_flag_2     (phi          ) [ 01]
p_0                (phi          ) [ 00]
p_06               (phi          ) [ 00]
write_ln37         (write        ) [ 00]
write_ln38         (write        ) [ 00]
write_ln39         (write        ) [ 00]
write_ln40         (write        ) [ 00]
br_ln0             (br           ) [ 00]
store_ln16         (store        ) [ 00]
br_ln0             (br           ) [ 00]
br_ln0             (br           ) [ 00]
store_ln15         (store        ) [ 00]
br_ln0             (br           ) [ 00]
br_ln0             (br           ) [ 00]
store_ln14         (store        ) [ 00]
br_ln0             (br           ) [ 00]
ret_ln41           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ena">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ena"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hh">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hh"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ss">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hours">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hours"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="minutes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minutes"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="seconds">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seconds"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pm_indicator">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pm_indicator"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="ena_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ena_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="reset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln37_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln38_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln39_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln40_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="pm_indicator_loc_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pm_indicator_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="pm_indicator_loc_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pm_indicator_loc_0/1 "/>
</bind>
</comp>

<comp id="111" class="1005" name="hours_flag_4_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hours_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="hours_flag_4_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="8" bw="1" slack="0"/>
<pin id="124" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="10" bw="1" slack="0"/>
<pin id="126" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hours_flag_4/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_07_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_07 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_07_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="4" bw="8" slack="0"/>
<pin id="143" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="8" slack="0"/>
<pin id="145" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="8" bw="1" slack="0"/>
<pin id="147" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="10" bw="8" slack="0"/>
<pin id="149" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07/1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="minutes_flag_3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="minutes_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="minutes_flag_3_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="1" slack="0"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="1" slack="0"/>
<pin id="165" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="8" bw="1" slack="0"/>
<pin id="167" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="10" bw="1" slack="0"/>
<pin id="169" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minutes_flag_3/1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="p_08_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_08 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_08_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="8" slack="0"/>
<pin id="186" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="8" slack="0"/>
<pin id="188" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="8" bw="1" slack="0"/>
<pin id="190" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="10" bw="1" slack="0"/>
<pin id="192" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_08/1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="seconds_flag_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="seconds_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="seconds_flag_2_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="1" slack="0"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="1" slack="0"/>
<pin id="209" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="8" bw="1" slack="0"/>
<pin id="211" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="10" bw="1" slack="0"/>
<pin id="213" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seconds_flag_2/1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="223" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="8" slack="0"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="1" slack="0"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="8" bw="1" slack="0"/>
<pin id="234" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="10" bw="1" slack="0"/>
<pin id="236" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_06_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_06 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_06_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="0"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="1" slack="0"/>
<pin id="254" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="8" bw="1" slack="0"/>
<pin id="256" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="10" bw="1" slack="0"/>
<pin id="258" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_06/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="hours_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hours_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="minutes_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minutes_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="seconds_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seconds_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pm_indicator_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pm_indicator_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln20_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln21_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="7" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln23_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln24_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="7" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln26_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="xor_ln30_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln30_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln17_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln16_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln15_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln14_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="58" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="58" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="114" pin=8"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="114" pin=10"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="137" pin=8"/></net>

<net id="153"><net_src comp="137" pin="12"/><net_sink comp="74" pin=2"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="157" pin=8"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="157" pin=10"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="197"><net_src comp="180" pin="12"/><net_sink comp="81" pin=2"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="201" pin=6"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="201" pin=8"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="201" pin=10"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="224" pin=8"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="224" pin=10"/></net>

<net id="242"><net_src comp="224" pin="12"/><net_sink comp="88" pin=2"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="105" pin="4"/><net_sink comp="246" pin=10"/></net>

<net id="262"><net_src comp="246" pin="12"/><net_sink comp="95" pin=2"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="137" pin=6"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="246" pin=6"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="246" pin=8"/></net>

<net id="294"><net_src comp="276" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="224" pin=4"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="270" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="2"/><net_sink comp="180" pin=6"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="263" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="137" pin=10"/></net>

<net id="327"><net_src comp="281" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="224" pin="12"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="180" pin="12"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="137" pin="12"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="354" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hh | {1 }
	Port: mm | {1 }
	Port: ss | {1 }
	Port: pm | {1 }
	Port: hours | {1 }
	Port: minutes | {1 }
	Port: seconds | {1 }
	Port: pm_indicator | {1 }
 - Input state : 
	Port: clock : reset | {1 }
	Port: clock : ena | {1 }
	Port: clock : hours | {1 }
	Port: clock : minutes | {1 }
	Port: clock : seconds | {1 }
	Port: clock : pm_indicator | {1 }
  - Chain level:
	State 1
		add_ln20 : 1
		icmp_ln21 : 2
		br_ln21 : 3
		add_ln23 : 1
		icmp_ln24 : 2
		br_ln24 : 3
		add_ln26 : 1
		switch_ln27 : 1
		xor_ln30 : 1
		store_ln30 : 1
		pm_indicator_loc_0 : 1
		hours_flag_4 : 4
		p_07 : 4
		minutes_flag_3 : 4
		p_08 : 4
		seconds_flag_2 : 4
		p_0 : 4
		p_06 : 4
		write_ln37 : 5
		write_ln38 : 5
		write_ln39 : 5
		write_ln40 : 5
		br_ln0 : 5
		store_ln16 : 5
		br_ln0 : 5
		store_ln15 : 5
		br_ln0 : 5
		store_ln14 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln20_fu_290    |    0    |    15   |
|    add   |     add_ln23_fu_303    |    0    |    15   |
|          |     add_ln26_fu_316    |    0    |    15   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln21_fu_297    |    0    |    15   |
|          |    icmp_ln24_fu_310    |    0    |    15   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln30_fu_323    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   ena_read_read_fu_62  |    0    |    0    |
|          |  reset_read_read_fu_68 |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln37_write_fu_74 |    0    |    0    |
|   write  | write_ln38_write_fu_81 |    0    |    0    |
|          | write_ln39_write_fu_88 |    0    |    0    |
|          | write_ln40_write_fu_95 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    77   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   hours_flag_4_reg_111   |    1   |
|  minutes_flag_3_reg_154  |    1   |
|       p_06_reg_243       |    1   |
|       p_07_reg_134       |    8   |
|       p_08_reg_177       |    8   |
|        p_0_reg_221       |    8   |
|pm_indicator_loc_0_reg_102|    1   |
|  seconds_flag_2_reg_198  |    1   |
+--------------------------+--------+
|           Total          |   29   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   77   |
+-----------+--------+--------+
