

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:59:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D7
* Solution:       comb_7 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3903|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   240|       0|    1327|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    1404|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   240|    1404|    5338|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     9|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_63_1_1_U40         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U41         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U42         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U43         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U44         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U45         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U46         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U47         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U48         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U49         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U50         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U38         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U39         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 240|  0|1327|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_722_p2         |         +|   0|  0|   12|           4|           3|
    |add_ln49_10_fu_1334_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln49_12_fu_1375_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln49_2_fu_1069_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln49_4_fu_1140_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln49_6_fu_1210_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln49_8_fu_1279_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln49_fu_1013_p2        |         +|   0|  0|  128|         128|         128|
    |arr_16_fu_1019_p2          |         +|   0|  0|  128|         128|         128|
    |arr_17_fu_1075_p2          |         +|   0|  0|  128|         128|         128|
    |arr_18_fu_1146_p2          |         +|   0|  0|  128|         128|         128|
    |arr_19_fu_1216_p2          |         +|   0|  0|  128|         128|         128|
    |arr_20_fu_1285_p2          |         +|   0|  0|  128|         128|         128|
    |arr_21_fu_1340_p2          |         +|   0|  0|  128|         128|         128|
    |arr_22_fu_1381_p2          |         +|   0|  0|  128|         128|         128|
    |arr_fu_769_p2              |         +|   0|  0|  135|         128|         128|
    |empty_fu_578_p2            |         +|   0|  0|   12|           4|           2|
    |sub_ln34_1_fu_556_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_2_fu_572_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_674_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_690_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_716_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_6_fu_498_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_7_fu_514_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_8_fu_632_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_9_fu_648_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_530_p2         |         -|   0|  0|   12|           4|           4|
    |and_ln49_10_fu_1273_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_11_fu_1328_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_1_fu_994_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln49_2_fu_1007_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_3_fu_1050_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_4_fu_1063_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_5_fu_1121_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_6_fu_1134_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_7_fu_1191_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_8_fu_1204_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_9_fu_1260_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln49_fu_764_p2         |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_429_p2        |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln49_10_fu_706_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln49_1_fu_504_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_2_fu_520_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_3_fu_546_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln49_4_fu_562_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln49_5_fu_608_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_6_fu_622_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_7_fu_638_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_8_fu_664_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln49_9_fu_680_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln49_fu_488_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln34_1_fu_614_p3    |    select|   0|  0|    5|           1|           3|
    |select_ln34_fu_480_p3      |    select|   0|  0|    5|           1|           3|
    |select_ln49_10_fu_1197_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_11_fu_1253_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_12_fu_1266_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_13_fu_1321_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_1_fu_1025_p3   |    select|   0|  0|   62|           1|          63|
    |select_ln49_2_fu_757_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln49_3_fu_987_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln49_4_fu_1000_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_5_fu_1043_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_6_fu_1056_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_7_fu_1114_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_8_fu_1127_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_9_fu_1184_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln49_fu_775_p3      |    select|   0|  0|   62|           1|          63|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3903|        3564|        3685|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |arr_10_fu_130            |   9|          2|  128|        256|
    |arr_11_fu_134            |   9|          2|  128|        256|
    |arr_12_fu_138            |   9|          2|  128|        256|
    |arr_13_fu_142            |   9|          2|  128|        256|
    |arr_14_fu_146            |   9|          2|  128|        256|
    |arr_15_fu_150            |   9|          2|  128|        256|
    |arr_8_fu_122             |   9|          2|  128|        256|
    |arr_9_fu_126             |   9|          2|  128|        256|
    |i_fu_154                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |arr_10_fu_130            |  128|   0|  128|          0|
    |arr_11_fu_134            |  128|   0|  128|          0|
    |arr_12_fu_138            |  128|   0|  128|          0|
    |arr_13_fu_142            |  128|   0|  128|          0|
    |arr_14_fu_146            |  128|   0|  128|          0|
    |arr_15_fu_150            |  128|   0|  128|          0|
    |arr_8_fu_122             |  128|   0|  128|          0|
    |arr_9_fu_126             |  128|   0|  128|          0|
    |conv34_cast_reg_1623     |   64|   0|  128|         64|
    |i_fu_154                 |    4|   0|    4|          0|
    |icmp_ln49_10_reg_1759    |    1|   0|    1|          0|
    |icmp_ln49_1_reg_1667     |    1|   0|    1|          0|
    |icmp_ln49_2_reg_1677     |    1|   0|    1|          0|
    |icmp_ln49_3_reg_1687     |    1|   0|    1|          0|
    |icmp_ln49_4_reg_1697     |    1|   0|    1|          0|
    |icmp_ln49_5_reg_1713     |    1|   0|    1|          0|
    |icmp_ln49_6_reg_1719     |    1|   0|    1|          0|
    |icmp_ln49_7_reg_1729     |    1|   0|    1|          0|
    |icmp_ln49_8_reg_1739     |    1|   0|    1|          0|
    |icmp_ln49_9_reg_1749     |    1|   0|    1|          0|
    |icmp_ln49_reg_1657       |    1|   0|    1|          0|
    |mul_ln49_reg_1647        |  128|   0|  128|          0|
    |sub_ln34_1_reg_1692      |    4|   0|    4|          0|
    |sub_ln34_2_reg_1702      |    4|   0|    4|          0|
    |sub_ln34_3_reg_1744      |    4|   0|    4|          0|
    |sub_ln34_4_reg_1754      |    4|   0|    4|          0|
    |sub_ln34_5_reg_1764      |    4|   0|    4|          0|
    |sub_ln34_6_reg_1662      |    4|   0|    4|          0|
    |sub_ln34_7_reg_1672      |    4|   0|    4|          0|
    |sub_ln34_8_reg_1724      |    4|   0|    4|          0|
    |sub_ln34_9_reg_1734      |    4|   0|    4|          0|
    |sub_ln34_reg_1682        |    4|   0|    4|          0|
    |tmp_30_reg_1642          |    1|   0|    1|          0|
    |tmp_31_reg_1652          |    1|   0|    1|          0|
    |tmp_8_reg_1708           |   64|   0|   64|          0|
    |zext_ln49_reg_1631       |   64|   0|  128|         64|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1404|   0| 1532|        128|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_2_reload          |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_4_reload          |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_6_reload          |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_8_reload          |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|conv34                   |   in|   64|     ap_none|                         conv34|        scalar|
|arg2_r_7_cast            |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast            |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast            |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast            |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast            |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast            |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast            |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast            |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|arg1_r_1_reload          |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_3_reload          |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_5_reload          |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_7_reload          |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|add_3_1139_out           |  out|  128|      ap_vld|                 add_3_1139_out|       pointer|
|add_3_1139_out_ap_vld    |  out|    1|      ap_vld|                 add_3_1139_out|       pointer|
|add_3138_out             |  out|  128|      ap_vld|                   add_3138_out|       pointer|
|add_3138_out_ap_vld      |  out|    1|      ap_vld|                   add_3138_out|       pointer|
|add_2_1137_out           |  out|  128|      ap_vld|                 add_2_1137_out|       pointer|
|add_2_1137_out_ap_vld    |  out|    1|      ap_vld|                 add_2_1137_out|       pointer|
|add_2136_out             |  out|  128|      ap_vld|                   add_2136_out|       pointer|
|add_2136_out_ap_vld      |  out|    1|      ap_vld|                   add_2136_out|       pointer|
|add_179_1135_out         |  out|  128|      ap_vld|               add_179_1135_out|       pointer|
|add_179_1135_out_ap_vld  |  out|    1|      ap_vld|               add_179_1135_out|       pointer|
|add_179134_out           |  out|  128|      ap_vld|                 add_179134_out|       pointer|
|add_179134_out_ap_vld    |  out|    1|      ap_vld|                 add_179134_out|       pointer|
|add_195133_out           |  out|  128|      ap_vld|                 add_195133_out|       pointer|
|add_195133_out_ap_vld    |  out|    1|      ap_vld|                 add_195133_out|       pointer|
|add132_out               |  out|  128|      ap_vld|                     add132_out|       pointer|
|add132_out_ap_vld        |  out|    1|      ap_vld|                     add132_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

