// Seed: 3916804169
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input uwire id_2
    , id_8,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    output wor id_6
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4
);
  tri0 id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
module module_2 (
    output wand  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri1  id_6,
    input  wand  id_7,
    input  wor   id_8
);
  assign id_0 = id_8;
  or primCall (id_0, id_3, id_2, id_8, id_4, id_1);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_8,
      id_0,
      id_3,
      id_0
  );
endmodule
