0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_axi_s_inStream.v,1635085045,systemVerilog,,,,AESL_axi_s_inStream,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_axi_s_outStream.v,1635085045,systemVerilog,,,,AESL_axi_s_outStream,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v,1635085045,systemVerilog,,,,AESL_axi_slave_CTRL_BUS,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1635085045,systemVerilog,,,,AESL_deadlock_detect_unit,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_deadlock_detector.v,1635085045,systemVerilog,,,,AESL_deadlock_detector,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_deadlock_report_unit.v,1635085045,systemVerilog,,,,AESL_deadlock_report_unit,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AESL_fifo.v,1635085045,systemVerilog,,,,fifo,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/AXIvideo2Mat.v,1635084327,systemVerilog,,,,AXIvideo2Mat,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/Dilate.v,1635084335,systemVerilog,,,,Dilate,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/FAST_t_opr.v,1635084330,systemVerilog,,,,FAST_t_opr,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/FAST_t_opr_core_bjbC.v,1635084339,systemVerilog,,,,FAST_t_opr_core_bjbC;FAST_t_opr_core_bjbC_ram,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/FAST_t_opr_k_buf_dEe.v,1635084339,systemVerilog,,,,FAST_t_opr_k_buf_dEe;FAST_t_opr_k_buf_dEe_ram,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/Mat2AXIvideo.v,1635084336,systemVerilog,,,,Mat2AXIvideo,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/PaintMask.v,1635084335,systemVerilog,,,,PaintMask,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner.autotb.v,1635085045,systemVerilog,,,,apatb_doCorner_top,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner.v,1635084337,systemVerilog,,,,doCorner,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner_CTRL_BUS_s_axi.v,1635084339,systemVerilog,,,,doCorner_CTRL_BUS_s_axi,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner_mac_mulabkb.v,1635084339,systemVerilog,,,,doCorner_mac_mulabkb;doCorner_mac_mulabkb_DSP48_0,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner_mac_mulacud.v,1635084339,systemVerilog,,,,doCorner_mac_mulacud;doCorner_mac_mulacud_DSP48_1,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/doCorner_mux_32_8ocq.v,1635084339,systemVerilog,,,,doCorner_mux_32_8ocq,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/fifo_w8_d20000_A.v,1635084339,systemVerilog,,,,fifo_w8_d20000_A,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/fifo_w8_d2_A.v,1635084339,systemVerilog,,,,fifo_w8_d2_A;fifo_w8_d2_A_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/max_int_s.v,1635084328,systemVerilog,,,,max_int_s,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/min_int_s.v,1635084328,systemVerilog,,,,min_int_s,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/reg_int_s.v,1635084328,systemVerilog,,,,reg_int_s,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/rgb2gray.v,1635084328,systemVerilog,,,,rgb2gray,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/start_for_Dilate_U0.v,1635084339,systemVerilog,,,,start_for_Dilate_U0;start_for_Dilate_U0_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/start_for_FAST_t_qcK.v,1635084339,systemVerilog,,,,start_for_FAST_t_qcK;start_for_FAST_t_qcK_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/start_for_Mat2AXIsc4.v,1635084339,systemVerilog,,,,start_for_Mat2AXIsc4;start_for_Mat2AXIsc4_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/start_for_PaintMarcU.v,1635084339,systemVerilog,,,,start_for_PaintMarcU;start_for_PaintMarcU_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_316_ES_ConerDetect/HLS/XC7Z020_316_ES_ConerDetect/solution1/sim/verilog/start_for_rgb2grapcA.v,1635084339,systemVerilog,,,,start_for_rgb2grapcA;start_for_rgb2grapcA_shiftReg,G:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
