INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karan/Documents/GitHub/ImageProcessor/ImageConvolutionUnit/ImageConvolutionUnit.srcs/sources_1/new/line_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'full' is not allowed [C:/Users/karan/Documents/GitHub/ImageProcessor/ImageConvolutionUnit/ImageConvolutionUnit.srcs/sources_1/new/line_buffer.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/karan/Documents/GitHub/ImageProcessor/ImageConvolutionUnit/ImageConvolutionUnit.srcs/sim_1/new/tb_line_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/karan/Documents/GitHub/ImageProcessor/ImageConvolutionUnit/ImageConvolutionUnit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
