# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do _dlatch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dlatch {C:/Users/kk200/verilog/week5/_dlatch/_dlatch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dlatch" C:/Users/kk200/verilog/week5/_dlatch/_dlatch.v 
# -- Compiling module _dlatch
# 
# Top level modules:
# 	_dlatch
# End time: 17:12:39 on Oct 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dlatch {C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:39 on Oct 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dlatch" C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v 
# -- Compiling module tb_dlatch
# 
# Top level modules:
# 	tb_dlatch
# End time: 17:12:40 on Oct 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_dlatch
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_dlatch 
# Start time: 17:12:40 on Oct 14,2023
# Loading work.tb_dlatch
# Loading work._dlatch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v(21)
#    Time: 30 ns  Iteration: 0  Instance: /tb_dlatch
# Break in Module tb_dlatch at C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v line 21
# End time: 17:13:25 on Oct 14,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
