Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Dec  9 20:58:00 2020
| Host             : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command          : report_power -file my_DSP_Hardware_wrapper_power_routed.rpt -pb my_DSP_Hardware_wrapper_power_summary_routed.pb -rpx my_DSP_Hardware_wrapper_power_routed.rpx
| Design           : my_DSP_Hardware_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.072        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.945        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.1         |
| Junction Temperature (C) | 48.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        7 |       --- |             --- |
| Slice Logic    |    <0.001 |      217 |       --- |             --- |
|   LUT as Logic |    <0.001 |       27 |     17600 |            0.15 |
|   Register     |    <0.001 |       29 |     35200 |            0.08 |
|   Others       |     0.000 |      161 |       --- |             --- |
| Signals        |     0.002 |      379 |       --- |             --- |
| PLL            |     0.102 |        1 |         2 |           50.00 |
| DSPs           |     0.007 |        7 |        80 |            8.75 |
| I/O            |     0.305 |       34 |       100 |           34.00 |
| PS7            |     1.524 |        1 |       --- |             --- |
| Static Power   |     0.126 |          |           |                 |
| Total          |     2.072 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.024 |      0.008 |
| Vccaux    |       1.800 |     0.067 |       0.058 |      0.009 |
| Vcco33    |       3.300 |     0.090 |       0.089 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.721 |      0.035 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+-------------------------------------------------------+-----------------+
| Clock        | Domain                                                | Constraint (ns) |
+--------------+-------------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                           |             8.0 |
| dac_2clk_out | my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_out |             4.0 |
| dac_2ph_out  | my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_out  |             4.0 |
| dac_clk_fb   | my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_fb   |             8.0 |
| dac_clk_out  | my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out  |             8.0 |
+--------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| my_DSP_Hardware_wrapper    |     1.945 |
|   my_DSP_Hardware_i        |     1.643 |
|     my_AD_Converter_0      |     0.001 |
|       inst                 |     0.001 |
|     my_DA_Converter_0      |     0.108 |
|       inst                 |     0.108 |
|     my_Filter_0            |     0.009 |
|       inst                 |     0.009 |
|         dsp0               |     0.001 |
|         dsp1               |     0.001 |
|         dsp2               |     0.001 |
|         dsp3               |     0.001 |
|         dsp4               |     0.001 |
|         dsp5               |     0.001 |
|         dsp6               |     0.001 |
|     my_Vector_Length_Mod_0 |     0.000 |
|     processing_system7_0   |     1.524 |
|       inst                 |     1.524 |
+----------------------------+-----------+


