145c145
<    := if_then_else(  ( (derived(C_FAMILY,"virtex5")) or (derived(C_FAMILY, "virtex6")) or (derived(C_FAMILY, "virtex6l"))  ),128,64);
---
>    := if_then_else(  ( (derived(C_FAMILY,"virtex5")) or (derived(C_FAMILY, "virtex6")) or (derived(C_FAMILY, "virtex6l")) or (derived(C_FAMILY, "kintex7"))  ),128,64);
151c151
<    := if_then_else(  ( (derived(C_FAMILY,"virtex5")) or (derived(C_FAMILY, "virtex6")) or (derived(C_FAMILY, "virtex6l"))  ),1024,512);
---
>    := if_then_else(  ( (derived(C_FAMILY,"virtex5")) or (derived(C_FAMILY, "virtex6")) or (derived(C_FAMILY, "virtex6l")) or (derived(C_FAMILY, "kintex7"))  ),1024,512);
867a868,1062
> 
>  k7prim : IF (derived(C_FAMILY,"kintex7")) GENERATE
> 
>   BRAM_TDP_MACRO_inst : BRAM_TDP_MACRO
> 
>     GENERIC MAP (
>       BRAM_SIZE => "36Kb", -- Target BRAM, "18Kb" or "36Kb"
>       DEVICE => "7SERIES", -- Target device: "KINTEX7"
>       WRITE_WIDTH_A => 1, -- Valid values are 1, 2, 4, 9, 18, 36 or 72 
>       READ_WIDTH_A => 1, -- Valid values are 1, 2, 4, 9, 18, 36 or 72 
>       WRITE_WIDTH_B => 32, -- Valid values are 1, 2, 4, 9, 18, 36 or 72 
>       READ_WIDTH_B => 32, -- Valid values are 1, 2, 4, 9, 18, 36 or 72
>       --Set collision check to NONE since collisions are expected.  READ_
>       --WARNING output substititutes for this functionality
>       SIM_COLLISION_CHECK => "ALL",       
>       SRVAL_A    => X"000000000", -- Set/Reset value for port A output
>       SRVAL_B    => X"000000000", -- Set/Reset value for port B output
>       INIT_A     => X"000000000", -- Initial values on output port A
>       INIT_B     => X"000000000", -- Initial values on output port B
>       DOA_REG    => 0, -- Optional Port A output register (0 or 1)
>       DOB_REG    => 0, -- Optional Port B output register (0 or 1)
>       INIT_FILE    => "NONE",
>       WRITE_MODE_A => "WRITE_FIRST",
>       WRITE_MODE_B => "WRITE_FIRST",
>       -- INIT_xx declarations specify the initial contents of the RAM
>       INIT_00      => INIT_MEM(0),
>       INIT_01      => INIT_MEM(1),
>       INIT_02      => INIT_MEM(2),
>       INIT_03      => INIT_MEM(3),
>       INIT_04      => INIT_MEM(4),
>       INIT_05      => INIT_MEM(5),
>       INIT_06      => INIT_MEM(6),
>       INIT_07      => INIT_MEM(7),
>       INIT_08      => INIT_MEM(8),
>       INIT_09      => INIT_MEM(9),
>       INIT_0A      => INIT_MEM(10),
>       INIT_0B      => INIT_MEM(11),
>       INIT_0C      => INIT_MEM(12),
>       INIT_0D      => INIT_MEM(13),
>       INIT_0E      => INIT_MEM(14),
>       INIT_0F      => INIT_MEM(15),
>       INIT_10      => INIT_MEM(16),
>       INIT_11      => INIT_MEM(17),
>       INIT_12      => INIT_MEM(18),
>       INIT_13      => INIT_MEM(19),
>       INIT_14      => INIT_MEM(20),
>       INIT_15      => INIT_MEM(21),
>       INIT_16      => INIT_MEM(22),
>       INIT_17      => INIT_MEM(23),
>       INIT_18      => INIT_MEM(24),
>       INIT_19      => INIT_MEM(25),
>       INIT_1A      => INIT_MEM(26),
>       INIT_1B      => INIT_MEM(27),
>       INIT_1C      => INIT_MEM(28),
>       INIT_1D      => INIT_MEM(29),
>       INIT_1E      => INIT_MEM(30),
>       INIT_1F      => INIT_MEM(31),
>       INIT_20      => INIT_MEM(32),
>       INIT_21      => INIT_MEM(33),
>       INIT_22      => INIT_MEM(34),
>       INIT_23      => INIT_MEM(35),
>       INIT_24      => INIT_MEM(36),
>       INIT_25      => INIT_MEM(37),
>       INIT_26      => INIT_MEM(38),
>       INIT_27      => INIT_MEM(39),
>       INIT_28      => INIT_MEM(40),
>       INIT_29      => INIT_MEM(41),
>       INIT_2A      => INIT_MEM(42),
>       INIT_2B      => INIT_MEM(43),
>       INIT_2C      => INIT_MEM(44),
>       INIT_2D      => INIT_MEM(45),
>       INIT_2E      => INIT_MEM(46),
>       INIT_2F      => INIT_MEM(47),
>       INIT_30      => INIT_MEM(48),
>       INIT_31      => INIT_MEM(49),
>       INIT_32      => INIT_MEM(50),
>       INIT_33      => INIT_MEM(51),
>       INIT_34      => INIT_MEM(52),
>       INIT_35      => INIT_MEM(53),
>       INIT_36      => INIT_MEM(54),
>       INIT_37      => INIT_MEM(55),
>       INIT_38      => INIT_MEM(56),
>       INIT_39      => INIT_MEM(57),
>       INIT_3A      => INIT_MEM(58),
>       INIT_3B      => INIT_MEM(59),
>       INIT_3C      => INIT_MEM(60),
>       INIT_3D      => INIT_MEM(61),
>       INIT_3E      => INIT_MEM(62),
>       INIT_3F      => INIT_MEM(63),
>       -- The next set of INIT_xx are valid when configured as 36Kb
>       INIT_40      => INIT_MEM(64),
>       INIT_41      => INIT_MEM(65),
>       INIT_42      => INIT_MEM(66),
>       INIT_43      => INIT_MEM(67),
>       INIT_44      => INIT_MEM(68),
>       INIT_45      => INIT_MEM(69),
>       INIT_46      => INIT_MEM(70),
>       INIT_47      => INIT_MEM(71),
>       INIT_48      => INIT_MEM(72),
>       INIT_49      => INIT_MEM(73),
>       INIT_4A      => INIT_MEM(74),
>       INIT_4B      => INIT_MEM(75),
>       INIT_4C      => INIT_MEM(76),
>       INIT_4D      => INIT_MEM(77),
>       INIT_4E      => INIT_MEM(78),
>       INIT_4F      => INIT_MEM(79),
>       INIT_50      => INIT_MEM(80),
>       INIT_51      => INIT_MEM(81),
>       INIT_52      => INIT_MEM(82),
>       INIT_53      => INIT_MEM(83),
>       INIT_54      => INIT_MEM(84),
>       INIT_55      => INIT_MEM(85),
>       INIT_56      => INIT_MEM(86),
>       INIT_57      => INIT_MEM(87),
>       INIT_58      => INIT_MEM(88),
>       INIT_59      => INIT_MEM(89),
>       INIT_5A      => INIT_MEM(90),
>       INIT_5B      => INIT_MEM(91),
>       INIT_5C      => INIT_MEM(92),
>       INIT_5D      => INIT_MEM(93),
>       INIT_5E      => INIT_MEM(94),
>       INIT_5F      => INIT_MEM(95),
>       INIT_60      => INIT_MEM(96),
>       INIT_61      => INIT_MEM(97),
>       INIT_62      => INIT_MEM(98),
>       INIT_63      => INIT_MEM(99),
>       INIT_64      => INIT_MEM(100),
>       INIT_65      => INIT_MEM(101),
>       INIT_66      => INIT_MEM(102),
>       INIT_67      => INIT_MEM(103),
>       INIT_68      => INIT_MEM(104),
>       INIT_69      => INIT_MEM(105),
>       INIT_6A      => INIT_MEM(106),
>       INIT_6B      => INIT_MEM(107),
>       INIT_6C      => INIT_MEM(108),
>       INIT_6D      => INIT_MEM(109),
>       INIT_6E      => INIT_MEM(110),
>       INIT_6F      => INIT_MEM(111),
>       INIT_70      => INIT_MEM(112),
>       INIT_71      => INIT_MEM(113),
>       INIT_72      => INIT_MEM(114),
>       INIT_73      => INIT_MEM(115),
>       INIT_74      => INIT_MEM(116),
>       INIT_75      => INIT_MEM(117),
>       INIT_76      => INIT_MEM(118),
>       INIT_77      => INIT_MEM(119),
>       INIT_78      => INIT_MEM(120),
>       INIT_79      => INIT_MEM(121),
>       INIT_7A      => INIT_MEM(122),
>       INIT_7B      => INIT_MEM(123),
>       INIT_7C      => INIT_MEM(124),
>       INIT_7D      => INIT_MEM(125),
>       INIT_7E      => INIT_MEM(126),
>       INIT_7F      => INIT_MEM(127),
>       -- The next set of INITP_xx are for the parity bits
>       INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       -- The next set of INIT_xx are valid when configured as 36Kb
>       INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
>       INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000")
> 
>       PORT MAP (
>         CLKA   => CLK,       -- Port A clock
>         CLKB   => CLK,       -- Port B clock
>         ENA    => EN,        -- Port A enable
>         ENB    => EN,        -- Port B enable
>         ADDRA  => ADDR_A,    -- Port A address
>         ADDRB  => ADDR_B,    -- Port B address
>         WEA    => we_vector, -- Port A write enable
>         WEB    => ZEROS4,    -- Port B write enable
>         DIA    => DIN_A,     -- Write data port A
>         DIB    => ZEROS32,   -- Write data port B
>         DOA    => dummy,     -- Output read data port A 
>         DOB    => DOUT_B,    -- Output read data port B
>         REGCEA => zero,      -- Port A output register enable
>         REGCEB => zero,      -- Port B output register enable
>         RSTA   => zero,      -- Port A reset 
>         RSTB   => zero       -- Port B reset
>       );
> -- End of BRAM_TDP_MACRO_inst instantiation
> 
>  END GENERATE k7prim;
> 
