$comment
	File created using the following command:
		vcd file UpDownCounter.msim.vcd -direction
$end
$date
	Sun Mar 24 21:45:04 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module UpDownCounter_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " control $end
$var reg 1 # RST $end
$var wire 1 $ count [7] $end
$var wire 1 % count [6] $end
$var wire 1 & count [5] $end
$var wire 1 ' count [4] $end
$var wire 1 ( count [3] $end
$var wire 1 ) count [2] $end
$var wire 1 * count [1] $end
$var wire 1 + count [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 4 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 5 count[0]~output_o $end
$var wire 1 6 count[1]~output_o $end
$var wire 1 7 count[2]~output_o $end
$var wire 1 8 count[3]~output_o $end
$var wire 1 9 count[4]~output_o $end
$var wire 1 : count[5]~output_o $end
$var wire 1 ; count[6]~output_o $end
$var wire 1 < count[7]~output_o $end
$var wire 1 = CLK~input_o $end
$var wire 1 > CLK~inputclkctrl_outclk $end
$var wire 1 ? counter[0]~8_combout $end
$var wire 1 @ RST~input_o $end
$var wire 1 A RST~inputclkctrl_outclk $end
$var wire 1 B control~input_o $end
$var wire 1 C counter[0]~9 $end
$var wire 1 D counter[1]~10_combout $end
$var wire 1 E counter[1]~11 $end
$var wire 1 F counter[2]~12_combout $end
$var wire 1 G counter[2]~13 $end
$var wire 1 H counter[3]~14_combout $end
$var wire 1 I counter[3]~15 $end
$var wire 1 J counter[4]~16_combout $end
$var wire 1 K counter[4]~17 $end
$var wire 1 L counter[5]~18_combout $end
$var wire 1 M counter[5]~19 $end
$var wire 1 N counter[6]~20_combout $end
$var wire 1 O counter[6]~21 $end
$var wire 1 P counter[7]~22_combout $end
$var wire 1 Q counter [7] $end
$var wire 1 R counter [6] $end
$var wire 1 S counter [5] $end
$var wire 1 T counter [4] $end
$var wire 1 U counter [3] $end
$var wire 1 V counter [2] $end
$var wire 1 W counter [1] $end
$var wire 1 X counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
z3
z4
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
1D
1E
1F
0G
1H
1I
1J
0K
1L
1M
1N
0O
1P
0X
0W
0V
0U
0T
0S
0R
0Q
$end
#100000
1"
1B
0P
0N
0L
0J
0H
0F
0D
#120000
1!
1=
1>
1X
15
1C
1+
0?
1D
#240000
0"
0B
0E
1P
1N
1L
1J
1H
1F
0D
1G
0F
0I
0H
1K
0J
0M
0L
1O
0N
0P
#320000
0!
0=
0>
#380000
1"
1B
0O
1M
0K
1I
0G
1E
1P
1N
1L
1J
1H
1F
1D
0P
0N
0L
0J
0H
0F
#400000
1!
1=
1>
1W
0X
05
16
0E
0C
1*
0+
0D
1?
1E
1F
1D
0F
#500000
0"
0B
0E
1P
1N
1L
1J
1H
1F
0D
1G
0F
0I
0H
1K
0J
0M
0L
1O
0N
0P
#540000
0!
0=
0>
#580000
1!
1=
1>
0W
1X
15
06
1E
1C
0*
1+
1D
0?
0G
0E
1F
0D
1I
1G
1H
0F
0K
0I
1J
0H
1M
1K
1L
0J
0O
0M
1N
0L
1O
1P
0N
0P
#700000
0!
0=
0>
#720000
1!
1=
1>
0X
05
0C
0+
1?
1E
1D
0G
1F
1I
1H
0K
1J
1M
1L
0O
1N
1P
#820000
0!
0=
0>
#860000
1!
1=
1>
1Q
1R
1S
1T
1U
1V
1W
1X
15
16
17
18
19
1:
1;
1<
1O
0M
1K
0I
1G
0E
1C
1$
1%
1&
1'
1(
1)
1*
1+
0P
0N
0L
0J
0H
0F
0D
0?
1P
1N
1L
1J
1H
1F
1D
#940000
1#
1@
1A
0X
0W
0V
0U
0T
0S
0R
0Q
0<
0;
0:
09
08
07
06
05
0C
0+
0*
0)
0(
0'
0&
0%
0$
1?
0D
0F
0H
0J
0L
0N
0P
1E
1D
0G
1F
1I
1H
0K
1J
1M
1L
0O
1N
1P
#960000
0!
0=
0>
#1000000
