// Seed: 3695035173
module module_0 ();
  wire id_2;
  wire id_3;
  timeunit 1ps;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    casex (1)
      1: id_6 <= id_0;
      1 - 1: id_6 = 1 == id_4;
      1'h0: id_6 <= id_6 | id_6;
      1: begin : LABEL_0
        id_6 <= 1;
        id_6 <= 1;
        id_6 <= id_3 == 1;
        id_6 = new;
        id_6 = 1;
        assign id_6 = id_2 % id_2;
        id_6 <= ~id_1;
      end
    endcase
  end
  module_0 modCall_1 ();
endmodule
