{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-52-25/tmp/c1f3504964c54cdf86c0ba50d9921ec6.lib ",
   "modules": {
      "\\viterbi_top": {
         "num_wires":         2745,
         "num_wire_bits":     3248,
         "num_pub_wires":     63,
         "num_pub_wire_bits": 462,
         "num_ports":         36,
         "num_port_bits":     362,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         2855,
         "num_cells_by_type": {
            "$_ANDNOT_": 1054,
            "$_AND_": 35,
            "$_DFFE_PN0P_": 113,
            "$_DFF_PN0_": 3,
            "$_DFF_PN1_": 1,
            "$_MUX_": 212,
            "$_NAND_": 166,
            "$_NOR_": 181,
            "$_NOT_": 209,
            "$_ORNOT_": 182,
            "$_OR_": 171,
            "$_XNOR_": 228,
            "$_XOR_": 300
         }
      }
   },
      "design": {
         "num_wires":         2745,
         "num_wire_bits":     3248,
         "num_pub_wires":     63,
         "num_pub_wire_bits": 462,
         "num_ports":         36,
         "num_port_bits":     362,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         2855,
         "num_cells_by_type": {
            "$_ANDNOT_": 1054,
            "$_AND_": 35,
            "$_DFFE_PN0P_": 113,
            "$_DFF_PN0_": 3,
            "$_DFF_PN1_": 1,
            "$_MUX_": 212,
            "$_NAND_": 166,
            "$_NOR_": 181,
            "$_NOT_": 209,
            "$_ORNOT_": 182,
            "$_OR_": 171,
            "$_XNOR_": 228,
            "$_XOR_": 300
         }
      }
}

