

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue May 16 19:02:44 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   00FFB6                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _PORT_REGESTERS
    56   00FFB6  80                 	db	128
    57   00FFB7  0F                 	db	15
    58   00FFB8  81                 	db	129
    59   00FFB9  0F                 	db	15
    60   00FFBA  82                 	db	130
    61   00FFBB  0F                 	db	15
    62   00FFBC  83                 	db	131
    63   00FFBD  0F                 	db	15
    64   00FFBE  84                 	db	132
    65   00FFBF  0F                 	db	15
    66                           
    67                           ;initializer for _LAT_REGESTERS
    68   00FFC0  89                 	db	137
    69   00FFC1  0F                 	db	15
    70   00FFC2  8A                 	db	138
    71   00FFC3  0F                 	db	15
    72   00FFC4  8B                 	db	139
    73   00FFC5  0F                 	db	15
    74   00FFC6  8C                 	db	140
    75   00FFC7  0F                 	db	15
    76   00FFC8  8D                 	db	141
    77   00FFC9  0F                 	db	15
    78                           
    79                           ;initializer for _TRIS_REGESTERS
    80   00FFCA  92                 	db	146
    81   00FFCB  0F                 	db	15
    82   00FFCC  93                 	db	147
    83   00FFCD  0F                 	db	15
    84   00FFCE  94                 	db	148
    85   00FFCF  0F                 	db	15
    86   00FFD0  95                 	db	149
    87   00FFD1  0F                 	db	15
    88   00FFD2  96                 	db	150
    89   00FFD3  0F                 	db	15
    90   000000                     _PORTE	set	3972
    91   000000                     _PORTD	set	3971
    92   000000                     _PORTC	set	3970
    93   000000                     _PORTB	set	3969
    94   000000                     _PORTA	set	3968
    95   000000                     _LATA	set	3977
    96   000000                     _TRISA	set	3986
    97   000000                     _TRISE	set	3990
    98   000000                     _TRISD	set	3989
    99   000000                     _TRISC	set	3988
   100   000000                     _TRISB	set	3987
   101   000000                     _LATE	set	3981
   102   000000                     _LATD	set	3980
   103   000000                     _LATC	set	3979
   104   000000                     _LATB	set	3978
   105                           
   106                           ; #config settings
   107                           
   108                           	psect	cinit
   109   00FFD4                     __pcinit:
   110                           	callstack 0
   111   00FFD4                     start_initialization:
   112                           	callstack 0
   113   00FFD4                     __initialization:
   114                           	callstack 0
   115                           
   116                           ; Initialize objects allocated to COMRAM (30 bytes)
   117                           ; load TBLPTR registers with __pidataCOMRAM
   118   00FFD4  0EB6               	movlw	low __pidataCOMRAM
   119   00FFD6  6EF6               	movwf	tblptrl,c
   120   00FFD8  0EFF               	movlw	high __pidataCOMRAM
   121   00FFDA  6EF7               	movwf	tblptrh,c
   122   00FFDC  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   123   00FFDE  6EF8               	movwf	tblptru,c
   124   00FFE0  EE00  F001         	lfsr	0,__pdataCOMRAM
   125   00FFE4  EE10 F01E          	lfsr	1,30
   126   00FFE8                     copy_data0:
   127   00FFE8  0009               	tblrd		*+
   128   00FFEA  CFF5 FFEE          	movff	tablat,postinc0
   129   00FFEE  50E5               	movf	postdec1,w,c
   130   00FFF0  50E1               	movf	fsr1l,w,c
   131   00FFF2  E1FA               	bnz	copy_data0
   132                           
   133                           ; Clear objects allocated to COMRAM (1 bytes)
   134   00FFF4  6A1F               	clrf	__pbssCOMRAM& (0+255),c
   135   00FFF6                     end_of_initialization:
   136                           	callstack 0
   137   00FFF6                     __end_of__initialization:
   138                           	callstack 0
   139   00FFF6  0E00               	movlw	low (__Lmediumconst shr (0+16))
   140   00FFF8  6EF8               	movwf	tblptru,c
   141   00FFFA  0100               	movlb	0
   142   00FFFC  EFD9  F07F         	goto	_main	;jump to C main() function
   143                           
   144                           	psect	bssCOMRAM
   145   00001F                     __pbssCOMRAM:
   146                           	callstack 0
   147   00001F                     _ret:
   148                           	callstack 0
   149   00001F                     	ds	1
   150                           
   151                           	psect	dataCOMRAM
   152   000001                     __pdataCOMRAM:
   153                           	callstack 0
   154   000001                     _PORT_REGESTERS:
   155                           	callstack 0
   156   000001                     	ds	10
   157   00000B                     _LAT_REGESTERS:
   158                           	callstack 0
   159   00000B                     	ds	10
   160   000015                     _TRIS_REGESTERS:
   161                           	callstack 0
   162   000015                     	ds	10
   163                           
   164                           	psect	cstackCOMRAM
   165   000000                     __pcstackCOMRAM:
   166                           	callstack 0
   167   000000                     
   168                           ; 2 bytes @ 0x0
   169 ;;
   170 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   171 ;;
   172 ;; *************** function _main *****************
   173 ;; Defined at:
   174 ;;		line 13 in file "Application.c"
   175 ;; Parameters:    Size  Location     Type
   176 ;;		None
   177 ;; Auto vars:     Size  Location     Type
   178 ;;		None
   179 ;; Return value:  Size  Location     Type
   180 ;;                  2   87[None  ] int 
   181 ;; Registers used:
   182 ;;		None
   183 ;; Tracked objects:
   184 ;;		On entry : 0/0
   185 ;;		On exit  : 0/0
   186 ;;		Unchanged: 0/0
   187 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   188 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   189 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   190 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   191 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   192 ;;Total ram usage:        0 bytes
   193 ;; This function calls:
   194 ;;		Nothing
   195 ;; This function is called by:
   196 ;;		Startup code after reset
   197 ;; This function uses a non-reentrant model
   198 ;;
   199                           
   200                           	psect	text0
   201   00FFB2                     __ptext0:
   202                           	callstack 0
   203   00FFB2                     _main:
   204                           	callstack 31
   205   00FFB2  EF00  F000         	goto	start
   206   00FFB6                     __end_of_main:
   207                           	callstack 0
   208   000000                     
   209                           	psect	rparam
   210   000000                     
   211                           	psect	idloc
   212                           
   213                           ;Config register IDLOC0 @ 0x200000
   214                           ;	unspecified, using default values
   215   200000                     	org	2097152
   216   200000  FF                 	db	255
   217                           
   218                           ;Config register IDLOC1 @ 0x200001
   219                           ;	unspecified, using default values
   220   200001                     	org	2097153
   221   200001  FF                 	db	255
   222                           
   223                           ;Config register IDLOC2 @ 0x200002
   224                           ;	unspecified, using default values
   225   200002                     	org	2097154
   226   200002  FF                 	db	255
   227                           
   228                           ;Config register IDLOC3 @ 0x200003
   229                           ;	unspecified, using default values
   230   200003                     	org	2097155
   231   200003  FF                 	db	255
   232                           
   233                           ;Config register IDLOC4 @ 0x200004
   234                           ;	unspecified, using default values
   235   200004                     	org	2097156
   236   200004  FF                 	db	255
   237                           
   238                           ;Config register IDLOC5 @ 0x200005
   239                           ;	unspecified, using default values
   240   200005                     	org	2097157
   241   200005  FF                 	db	255
   242                           
   243                           ;Config register IDLOC6 @ 0x200006
   244                           ;	unspecified, using default values
   245   200006                     	org	2097158
   246   200006  FF                 	db	255
   247                           
   248                           ;Config register IDLOC7 @ 0x200007
   249                           ;	unspecified, using default values
   250   200007                     	org	2097159
   251   200007  FF                 	db	255
   252                           
   253                           	psect	config
   254                           
   255                           ; Padding undefined space
   256   300000                     	org	3145728
   257   300000  FF                 	db	255
   258                           
   259                           ;Config register CONFIG1H @ 0x300001
   260                           ;	Oscillator Selection bits
   261                           ;	OSC = HS, HS oscillator
   262                           ;	Fail-Safe Clock Monitor Enable bit
   263                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   264                           ;	Internal/External Oscillator Switchover bit
   265                           ;	IESO = OFF, Oscillator Switchover mode disabled
   266   300001                     	org	3145729
   267   300001  02                 	db	2
   268                           
   269                           ;Config register CONFIG2L @ 0x300002
   270                           ;	Power-up Timer Enable bit
   271                           ;	PWRT = OFF, PWRT disabled
   272                           ;	Brown-out Reset Enable bits
   273                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   274                           ;	Brown Out Reset Voltage bits
   275                           ;	BORV = 1, 
   276   300002                     	org	3145730
   277   300002  09                 	db	9
   278                           
   279                           ;Config register CONFIG2H @ 0x300003
   280                           ;	Watchdog Timer Enable bit
   281                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   282                           ;	Watchdog Timer Postscale Select bits
   283                           ;	WDTPS = 32768, 1:32768
   284   300003                     	org	3145731
   285   300003  1E                 	db	30
   286                           
   287                           ; Padding undefined space
   288   300004                     	org	3145732
   289   300004  FF                 	db	255
   290                           
   291                           ;Config register CONFIG3H @ 0x300005
   292                           ;	CCP2 MUX bit
   293                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   294                           ;	PORTB A/D Enable bit
   295                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   296                           ;	Low-Power Timer1 Oscillator Enable bit
   297                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   298                           ;	MCLR Pin Enable bit
   299                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   300   300005                     	org	3145733
   301   300005  81                 	db	129
   302                           
   303                           ;Config register CONFIG4L @ 0x300006
   304                           ;	Stack Full/Underflow Reset Enable bit
   305                           ;	STVREN = ON, Stack full/underflow will cause Reset
   306                           ;	Single-Supply ICSP Enable bit
   307                           ;	LVP = OFF, Single-Supply ICSP disabled
   308                           ;	Extended Instruction Set Enable bit
   309                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   310                           ;	Background Debugger Enable bit
   311                           ;	DEBUG = 0x1, unprogrammed default
   312   300006                     	org	3145734
   313   300006  81                 	db	129
   314                           
   315                           ; Padding undefined space
   316   300007                     	org	3145735
   317   300007  FF                 	db	255
   318                           
   319                           ;Config register CONFIG5L @ 0x300008
   320                           ;	Code Protection bit
   321                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   322                           ;	Code Protection bit
   323                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   324                           ;	Code Protection bit
   325                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   328   300008                     	org	3145736
   329   300008  0F                 	db	15
   330                           
   331                           ;Config register CONFIG5H @ 0x300009
   332                           ;	Boot Block Code Protection bit
   333                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   334                           ;	Data EEPROM Code Protection bit
   335                           ;	CPD = OFF, Data EEPROM not code-protected
   336   300009                     	org	3145737
   337   300009  C0                 	db	192
   338                           
   339                           ;Config register CONFIG6L @ 0x30000A
   340                           ;	Write Protection bit
   341                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   342                           ;	Write Protection bit
   343                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   344                           ;	Write Protection bit
   345                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   348   30000A                     	org	3145738
   349   30000A  0F                 	db	15
   350                           
   351                           ;Config register CONFIG6H @ 0x30000B
   352                           ;	Configuration Register Write Protection bit
   353                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   354                           ;	Boot Block Write Protection bit
   355                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   356                           ;	Data EEPROM Write Protection bit
   357                           ;	WRTD = OFF, Data EEPROM not write-protected
   358   30000B                     	org	3145739
   359   30000B  E0                 	db	224
   360                           
   361                           ;Config register CONFIG7L @ 0x30000C
   362                           ;	Table Read Protection bit
   363                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   364                           ;	Table Read Protection bit
   365                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   366                           ;	Table Read Protection bit
   367                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   370   30000C                     	org	3145740
   371   30000C  0F                 	db	15
   372                           
   373                           ;Config register CONFIG7H @ 0x30000D
   374                           ;	Boot Block Table Read Protection bit
   375                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   376   30000D                     	org	3145741
   377   30000D  40                 	db	64
   378                           tosu	equ	0xFFF
   379                           tosh	equ	0xFFE
   380                           tosl	equ	0xFFD
   381                           stkptr	equ	0xFFC
   382                           pclatu	equ	0xFFB
   383                           pclath	equ	0xFFA
   384                           pcl	equ	0xFF9
   385                           tblptru	equ	0xFF8
   386                           tblptrh	equ	0xFF7
   387                           tblptrl	equ	0xFF6
   388                           tablat	equ	0xFF5
   389                           prodh	equ	0xFF4
   390                           prodl	equ	0xFF3
   391                           indf0	equ	0xFEF
   392                           postinc0	equ	0xFEE
   393                           postdec0	equ	0xFED
   394                           preinc0	equ	0xFEC
   395                           plusw0	equ	0xFEB
   396                           fsr0h	equ	0xFEA
   397                           fsr0l	equ	0xFE9
   398                           wreg	equ	0xFE8
   399                           indf1	equ	0xFE7
   400                           postinc1	equ	0xFE6
   401                           postdec1	equ	0xFE5
   402                           preinc1	equ	0xFE4
   403                           plusw1	equ	0xFE3
   404                           fsr1h	equ	0xFE2
   405                           fsr1l	equ	0xFE1
   406                           bsr	equ	0xFE0
   407                           indf2	equ	0xFDF
   408                           postinc2	equ	0xFDE
   409                           postdec2	equ	0xFDD
   410                           preinc2	equ	0xFDC
   411                           plusw2	equ	0xFDB
   412                           fsr2h	equ	0xFDA
   413                           fsr2l	equ	0xFD9
   414                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      31
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    PORT_REGESTERS	PTR unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    LAT_REGESTERS	PTR unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    TRIS_REGESTERS	PTR unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      1F       1       24.4%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      1F      39        0.0%
DATA                 0      0      1F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue May 16 19:02:44 2023

                     l88 FFB2                      l798 FFB2                      _ret 001F  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main FFB2  
                   fsr1l 0FE1                     start 0000             ___param_bank 0000  
          _LAT_REGESTERS 000B                    ?_main 0000                    _PORTA 0F80  
                  _PORTB 0F81                    _PORTC 0F82                    _PORTD 0F83  
                  _PORTE 0F84                    _TRISA 0F92                    _TRISB 0F93  
                  _TRISC 0F94                    _TRISD 0F95                    _TRISE 0F96  
                  tablat 0FF5          __initialization FFD4             __end_of_main FFB6  
                 ??_main 0000            __activetblptr 0002                   isa$std 0001  
           __pdataCOMRAM 0001                   tblptrh 0FF7                   tblptrl 0FF6  
                 tblptru 0FF8               __accesstop 0080  __end_of__initialization FFF6  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFD4                  __ramtop 1000  
                __ptext0 FFB2     end_of_initialization FFF6            __Lmediumconst 0000  
                postdec1 0FE5                  postinc0 0FEE            __pidataCOMRAM FFB6  
         _PORT_REGESTERS 0001      start_initialization FFD4              __pbssCOMRAM 001F  
              copy_data0 FFE8                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000           _TRIS_REGESTERS 0015  
