
This folder contains the modules for master and slave implemented in SystemVerilog.
