{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574272219977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574272219977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 14:50:19 2019 " "Processing started: Wed Nov 20 14:50:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574272219977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574272219977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DivideConquer4b -c DivideConquer4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off DivideConquer4b -c DivideConquer4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574272219978 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574272220194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideconquer2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divideconquer2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivideConquer2b-Structural " "Found design unit 1: DivideConquer2b-Structural" {  } { { "DivideConquer2b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer2b.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220524 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivideConquer2b " "Found entity 1: DivideConquer2b" {  } { { "DivideConquer2b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer2b.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdder-Behavioral " "Found design unit 1: nBitAdder-Behavioral" {  } { { "nBitAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/nBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220526 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder " "Found entity 1: nBitAdder" {  } { { "nBitAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/nBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "functions.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/functions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "functions.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/functions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-LogicalImplementation " "Found design unit 1: FullAdder-LogicalImplementation" {  } { { "FullAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220530 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideconquer4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divideconquer4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivideConquer4b-Structural " "Found design unit 1: DivideConquer4b-Structural" {  } { { "DivideConquer4b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer4b.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220535 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivideConquer4b " "Found entity 1: DivideConquer4b" {  } { { "DivideConquer4b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer4b.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272220535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272220535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DivideConquer4b " "Elaborating entity \"DivideConquer4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574272220569 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_add DivideConquer4b.vhd(61) " "VHDL Signal Declaration warning at DivideConquer4b.vhd(61): used explicit default value for signal \"zeros_add\" because signal was never assigned a value" {  } { { "DivideConquer4b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer4b.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574272220570 "|DivideConquer4b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivideConquer2b DivideConquer2b:\\converter:mult1 " "Elaborating entity \"DivideConquer2b\" for hierarchy \"DivideConquer2b:\\converter:mult1\"" {  } { { "DivideConquer4b.vhd" "\\converter:mult1" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer4b.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272220589 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_add DivideConquer2b.vhd(53) " "VHDL Signal Declaration warning at DivideConquer2b.vhd(53): used explicit default value for signal \"zeros_add\" because signal was never assigned a value" {  } { { "DivideConquer2b.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer2b.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574272220590 "|DivideConquer4b|DivideConquer2b:\converter:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder DivideConquer2b:\\converter:mult1\|nBitAdder:\\converter:adder1 " "Elaborating entity \"nBitAdder\" for hierarchy \"DivideConquer2b:\\converter:mult1\|nBitAdder:\\converter:adder1\"" {  } { { "DivideConquer2b.vhd" "\\converter:adder1" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer2b.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272220591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder DivideConquer2b:\\converter:mult1\|nBitAdder:\\converter:adder1\|FullAdder:\\nBitLoop:0:jbit " "Elaborating entity \"FullAdder\" for hierarchy \"DivideConquer2b:\\converter:mult1\|nBitAdder:\\converter:adder1\|FullAdder:\\nBitLoop:0:jbit\"" {  } { { "nBitAdder.vhd" "\\nBitLoop:0:jbit" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/nBitAdder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272220592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder nBitAdder:\\converter:adder1 " "Elaborating entity \"nBitAdder\" for hierarchy \"nBitAdder:\\converter:adder1\"" {  } { { "DivideConquer4b.vhd" "\\converter:adder1" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/DivideConquer4b.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272220683 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult1\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult1\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult3\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult1\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult2\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult3\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult3\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult2\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult2\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult4\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult2\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult3\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult4\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult4\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DivideConquer2b:\\converter:mult4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DivideConquer2b:\\converter:mult4\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221084 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574272221084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DivideConquer2b:\\converter:mult1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DivideConquer2b:\\converter:mult1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DivideConquer2b:\\converter:mult1\|lpm_mult:Mult0 " "Instantiated megafunction \"DivideConquer2b:\\converter:mult1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574272221114 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574272221114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c5t " "Found entity 1: mult_c5t" {  } { { "db/mult_c5t.tdf" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer4b/db/mult_c5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574272221160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574272221160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574272221883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574272221883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "366 " "Implemented 366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574272221972 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574272221972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574272221972 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1574272221972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574272221972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574272222013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 14:50:22 2019 " "Processing ended: Wed Nov 20 14:50:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574272222013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574272222013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574272222013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574272222013 ""}
