

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jan 27 18:31:08 2016
#


Top view:               mss_top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.362

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     84.6 MHz      10.000        11.825        -1.825     inferred     Inferred_clkgroup_0
System                                           100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
====================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  0.000       0.782  |  No paths    -      |  No paths    -      |  No paths    -    
mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock  mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  0.000       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                                                                      Arrival          
Instance                                                                                                                Reference                                        Type     Pin     Net                         Time        Slack
                                                                                                                        Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1                                                                       mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       FIC_2_APB_M_PRESET_N_q1     0.061       0.362
mss_top_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1                                                                           mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       POWER_ON_RESET_N_q1         0.061       0.362
mss_top_sb_0.CORERESETP_0.RESET_N_M2F_q1                                                                                mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_q1              0.061       0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0                                                             mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_reg0           0.061       0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.clear_framing_error_reg0                                                             mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_reg0           0.061       0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.make_RX.clear_parity_en_xhdl3                                                        mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_en             0.061       0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.make_RX.clear_parity_en_xhdl3                                                        mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_en             0.061       0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.UG06\.tx_fifo_xhdl79.mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4.data_out_xhdl1[0]     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       tx_dout_reg[0]              0.061       0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.UG06\.tx_fifo_xhdl79.mss_top_sb_CoreUARTapb_1_0_fifo_128x8_pa4.data_out_xhdl1[0]     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       tx_dout_reg[0]              0.061       0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.UG07\.rx_fifo_xhdl80.mss_top_sb_CoreUARTapb_0_0_fifo_128x8_pa4.data_out_xhdl1[0]     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_dout[0]                  0.061       0.362
=======================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                      Required          
Instance                                                        Reference                                        Type     Pin     Net                         Time         Slack
                                                                Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base         mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       FIC_2_APB_M_PRESET_N_q1     0.179        0.362
mss_top_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base             mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       POWER_ON_RESET_N_q1         0.179        0.362
mss_top_sb_0.CORERESETP_0.RESET_N_M2F_clk_base                  mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RESET_N_M2F_q1              0.179        0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.clear_framing_error_reg0     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_en             0.179        0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_en             0.179        0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.clear_parity_reg             mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_reg0           0.179        0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg             mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_reg0           0.179        0.362
mss_top_sb_0.CoreUARTapb_1_0.uUART.make_RX.rx_byte_xhdl5[0]     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_shift[0]                 0.179        0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.make_RX.rx_byte_xhdl5[0]     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_shift[0]                 0.179        0.362
mss_top_sb_0.CoreUARTapb_0_0.uUART.rx_dout_reg[0]               mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_dout[0]                  0.179        0.362
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.362

    Number of logic level(s):                0
    Starting point:                          mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 / Q
    Ending point:                            mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base / D
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1           SLE      Q        Out     0.061     0.061       -         
FIC_2_APB_M_PRESET_N_q1                                     Net      -        -       0.480     -           1         
mss_top_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base     SLE      D        In      -         0.541       -         
======================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                           Arrival          
Instance                                   Reference     Type               Pin        Net                                                    Time        Slack
                                           Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       0.782
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                                         Required          
Instance                        Reference     Type     Pin                Net                                                    Time         Slack
                                Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.CCC_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000        0.782
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.782
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.782

    Number of logic level(s):                0
    Starting point:                          mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            mss_top_sb_0.CCC_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                 RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       0.782     -           1         
mss_top_sb_0.CCC_0.CCC_INST                            CCC                RCOSC_25_50MHZ     In      -         0.782       -         
=====================================================================================================================================



##### END OF TIMING REPORT #####]

