commit 946e7fd5053a218d3907268cd85c9a519561d5d8
Author: Steen Hegelund <steen.hegelund@microchip.com>
Date:   Thu Jun 24 09:07:52 2021 +0200

    net: sparx5: add port module support
    
    This add configuration of the Sparx5 port module instances.
    
    Sparx5 has in total 65 logical ports (denoted D0 to D64) and 33
    physical SerDes connections (S0 to S32).  The 65th port (D64) is fixed
    allocated to SerDes0 (S0). The remaining 64 ports can in various
    multiplexing scenarios be connected to the remaining 32 SerDes using
    QSGMII, or USGMII or USXGMII extenders. 32 of the ports can have a 1:1
    mapping to the 32 SerDes.
    
    Some additional ports (D65 to D69) are internal to the device and do not
    connect to port modules or SerDes macros. For example, internal ports are
    used for frame injection and extraction to the CPU queues.
    
    The 65 logical ports are split up into the following blocks.
    
    - 13 x 5G ports (D0-D11, D64)
    - 32 x 2G5 ports (D16-D47)
    - 12 x 10G ports (D12-D15, D48-D55)
    - 8 x 25G ports (D56-D63)
    
    Each logical port supports different line speeds, and depending on the
    speeds supported, different port modules (MAC+PCS) are needed. A port
    supporting 5 Gbps, 10 Gbps, or 25 Gbps as maximum line speed, will have a
    DEV5G, DEV10G, or DEV25G module to support the 5 Gbps, 10 Gbps (incl 5
    Gbps), or 25 Gbps (including 10 Gbps and 5 Gbps) speeds. As well as, it
    will have a shadow DEV2G5 port module to support the lower speeds
    (10/100/1000/2500Mbps). When a port needs to operate at lower speed and the
    shadow DEV2G5 needs to be connected to its corresponding SerDes
    
    Not all interface modes are supported in this series, but will be added at
    a later stage.
    
    Signed-off-by: Steen Hegelund <steen.hegelund@microchip.com>
    Signed-off-by: Bjarni Jonasson <bjarni.jonasson@microchip.com>
    Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
    Signed-off-by: David S. Miller <davem@davemloft.net>

diff --git a/drivers/net/ethernet/microchip/sparx5/sparx5_phylink.c b/drivers/net/ethernet/microchip/sparx5/sparx5_phylink.c
index 7fedef52d4aa..af70e2795125 100644
--- a/drivers/net/ethernet/microchip/sparx5/sparx5_phylink.c
+++ b/drivers/net/ethernet/microchip/sparx5/sparx5_phylink.c
@@ -12,6 +12,7 @@
 
 #include "sparx5_main_regs.h"
 #include "sparx5_main.h"
+#include "sparx5_port.h"
 
 static bool port_conf_has_changed(struct sparx5_port_config *a, struct sparx5_port_config *b)
 {
@@ -115,6 +116,7 @@ static void sparx5_phylink_mac_link_up(struct phylink_config *config,
 {
 	struct sparx5_port *port = netdev_priv(to_net_dev(config->dev));
 	struct sparx5_port_config conf;
+	int err;
 
 	conf = port->conf;
 	conf.duplex = duplex;
@@ -122,7 +124,10 @@ static void sparx5_phylink_mac_link_up(struct phylink_config *config,
 	conf.pause |= tx_pause ? MLO_PAUSE_TX : 0;
 	conf.pause |= rx_pause ? MLO_PAUSE_RX : 0;
 	conf.speed = speed;
-	/* Port configuration to be added later */
+	/* Configure the port to speed/duplex/pause */
+	err = sparx5_port_config(port->sparx5, port, &conf);
+	if (err)
+		netdev_err(port->ndev, "port config failed: %d\n", err);
 }
 
 static void sparx5_phylink_mac_link_down(struct phylink_config *config,
@@ -140,12 +145,15 @@ static struct sparx5_port *sparx5_pcs_to_port(struct phylink_pcs *pcs)
 static void sparx5_pcs_get_state(struct phylink_pcs *pcs,
 				 struct phylink_link_state *state)
 {
-	/* Getting port status to be added later, just defaults now */
-	state->link = true;
-	state->an_complete = true;
-	state->speed = SPEED_1000;
-	state->duplex = true;
-	state->pause = MLO_PAUSE_AN;
+	struct sparx5_port *port = sparx5_pcs_to_port(pcs);
+	struct sparx5_port_status status;
+
+	sparx5_get_port_status(port->sparx5, port, &status);
+	state->link = status.link && !status.link_down;
+	state->an_complete = status.an_complete;
+	state->speed = status.speed;
+	state->duplex = status.duplex;
+	state->pause = status.pause;
 }
 
 static int sparx5_pcs_config(struct phylink_pcs *pcs,
@@ -176,7 +184,10 @@ static int sparx5_pcs_config(struct phylink_pcs *pcs,
 	}
 	if (!port_conf_has_changed(&port->conf, &conf))
 		return ret;
-	/* PCS configuration added later */
+	/* Enable the PCS matching this interface type */
+	ret = sparx5_port_pcs_set(port->sparx5, port, &conf);
+	if (ret)
+		netdev_err(port->ndev, "port PCS config failed: %d\n", ret);
 	return ret;
 }