{
    "code": "module TopModule (\n    input logic clk,    // Clock input (1-bit, unsigned)\n    input logic d,      // Data input (1-bit, unsigned)\n    output logic q      // Output (1-bit, unsigned)\n);\n\n    initial begin\n        q = 1'b0; // Initialize output to 0\n    end\n\n    always @(posedge clk) begin\n        q <= d; // Capture data on rising edge\n    end\n\n    always @(negedge clk) begin\n        q <= d; // Capture data on falling edge\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}