{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642725555144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642725555147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 03:39:15 2022 " "Processing started: Fri Jan 21 03:39:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642725555147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725555147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off course -c course " "Command: quartus_map --read_settings_files=on --write_settings_files=off course -c course" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725555147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642725555294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642725555294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/_OEVM/course_3/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operation-behav " "Found design unit 1: operation-behav" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560425 ""} { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behav " "Found design unit 1: control_unit-behav" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560426 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mk_work.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mk_work.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk_pack " "Found design unit 1: mk_pack" {  } { { "mk_work.vhd" "" { Text "C:/_OEVM/course_3/mk_work.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mk_pack-body " "Found design unit 2: mk_pack-body" {  } { { "mk_work.vhd" "" { Text "C:/_OEVM/course_3/mk_work.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cp-behav " "Found design unit 1: cp-behav" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560427 ""} { "Info" "ISGN_ENTITY_NAME" "1 cp " "Found entity 1: cp" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/_OEVM/course_3/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642725560428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642725560446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/_OEVM/course_3/cpu.bdf" { { 208 840 1016 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642725560446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit alu:inst\|control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"alu:inst\|control_unit:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/_OEVM/course_3/alu.bdf" { { 192 240 456 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642725560447 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y control_unit.vhd(67) " "VHDL Process Statement warning at control_unit.vhd(67): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] control_unit.vhd(67) " "Inferred latch for \"y\[0\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] control_unit.vhd(67) " "Inferred latch for \"y\[1\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] control_unit.vhd(67) " "Inferred latch for \"y\[2\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] control_unit.vhd(67) " "Inferred latch for \"y\[3\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] control_unit.vhd(67) " "Inferred latch for \"y\[4\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] control_unit.vhd(67) " "Inferred latch for \"y\[5\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] control_unit.vhd(67) " "Inferred latch for \"y\[6\]\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 control_unit.vhd(67) " "Inferred latch for \"next_state.s3\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 control_unit.vhd(67) " "Inferred latch for \"next_state.s2\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 control_unit.vhd(67) " "Inferred latch for \"next_state.s1\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 control_unit.vhd(67) " "Inferred latch for \"next_state.s0\" at control_unit.vhd(67)" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 "|cpu|alu:inst|control_unit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation alu:inst\|operation:inst2 " "Elaborating entity \"operation\" for hierarchy \"alu:inst\|operation:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/_OEVM/course_3/alu.bdf" { { 192 568 744 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642725560448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y operation.vhd(153) " "VHDL Process Statement warning at operation.vhd(153): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642725560451 "|cpu|alu:inst|operation:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x operation.vhd(37) " "VHDL Process Statement warning at operation.vhd(37): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642725560451 "|cpu|alu:inst|operation:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cx operation.vhd(22) " "Output port \"cx\" at operation.vhd(22) has no driver" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642725560452 "|cpu|alu:inst|operation:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] operation.vhd(37) " "Inferred latch for \"x\[2\]\" at operation.vhd(37)" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560452 "|cpu|alu:inst|operation:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] operation.vhd(37) " "Inferred latch for \"x\[4\]\" at operation.vhd(37)" {  } { { "operation.vhd" "" { Text "C:/_OEVM/course_3/operation.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725560452 "|cpu|alu:inst|operation:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp cp:inst14 " "Elaborating entity \"cp\" for hierarchy \"cp:inst14\"" {  } { { "cpu.bdf" "inst14" { Schematic "C:/_OEVM/course_3/cpu.bdf" { { 224 368 576 400 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642725560458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|next_state.s3_397 " "Latch alu:inst\|control_unit:inst\|next_state.s3_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[1\] " "Latch alu:inst\|control_unit:inst\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[2\] " "Latch alu:inst\|control_unit:inst\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[3\] " "Latch alu:inst\|control_unit:inst\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[4\] " "Latch alu:inst\|control_unit:inst\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[5\] " "Latch alu:inst\|control_unit:inst\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[6\] " "Latch alu:inst\|control_unit:inst\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|y\[0\] " "Latch alu:inst\|control_unit:inst\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu:inst\|control_unit:inst\|state.s0 " "Ports D and ENA on the latch are fed by the same signal alu:inst\|control_unit:inst\|state.s0" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|next_state.s2_420 " "Latch alu:inst\|control_unit:inst\|next_state.s2_420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cp:inst14\|cop\[1\] " "Ports D and ENA on the latch are fed by the same signal cp:inst14\|cop\[1\]" {  } { { "cp.vhd" "" { Text "C:/_OEVM/course_3/cp.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|next_state.s1_443 " "Latch alu:inst\|control_unit:inst\|next_state.s1_443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu:inst\|control_unit:inst\|state.s0 " "Ports D and ENA on the latch are fed by the same signal alu:inst\|control_unit:inst\|state.s0" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|control_unit:inst\|next_state.s0_466 " "Latch alu:inst\|control_unit:inst\|next_state.s0_466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu:inst\|control_unit:inst\|state.s0 " "Ports D and ENA on the latch are fed by the same signal alu:inst\|control_unit:inst\|state.s0" {  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642725560789 ""}  } { { "control_unit.vhd" "" { Text "C:/_OEVM/course_3/control_unit.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642725560789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642725560939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642725561251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642725561251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642725561274 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642725561274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642725561274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642725561274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642725561282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 03:39:21 2022 " "Processing ended: Fri Jan 21 03:39:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642725561282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642725561282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642725561282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642725561282 ""}
