
BLDC_Motor_Controller_24V.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006864  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08006998  08006998  00016998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c18  08006c18  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08006c18  08006c18  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c18  08006c18  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c18  08006c18  00016c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c1c  08006c1c  00016c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08006c20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001d8  08006df8  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  08006df8  0002040c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bac7  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001790  00000000  00000000  0002bcc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000420  00000000  00000000  0002d458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000358  00000000  00000000  0002d878  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000914e  00000000  00000000  0002dbd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000063f6  00000000  00000000  00036d1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00028014  00000000  00000000  0003d114  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00065128  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000196c  00000000  00000000  000651a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001d8 	.word	0x200001d8
 800014c:	00000000 	.word	0x00000000
 8000150:	0800697c 	.word	0x0800697c

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001dc 	.word	0x200001dc
 800016c:	0800697c 	.word	0x0800697c

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_frsub>:
 8000ae8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aec:	e002      	b.n	8000af4 <__addsf3>
 8000aee:	bf00      	nop

08000af0 <__aeabi_fsub>:
 8000af0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af4 <__addsf3>:
 8000af4:	0042      	lsls	r2, r0, #1
 8000af6:	bf1f      	itttt	ne
 8000af8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000afc:	ea92 0f03 	teqne	r2, r3
 8000b00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b08:	d06a      	beq.n	8000be0 <__addsf3+0xec>
 8000b0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b12:	bfc1      	itttt	gt
 8000b14:	18d2      	addgt	r2, r2, r3
 8000b16:	4041      	eorgt	r1, r0
 8000b18:	4048      	eorgt	r0, r1
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	bfb8      	it	lt
 8000b1e:	425b      	neglt	r3, r3
 8000b20:	2b19      	cmp	r3, #25
 8000b22:	bf88      	it	hi
 8000b24:	4770      	bxhi	lr
 8000b26:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b2e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b3e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b42:	bf18      	it	ne
 8000b44:	4249      	negne	r1, r1
 8000b46:	ea92 0f03 	teq	r2, r3
 8000b4a:	d03f      	beq.n	8000bcc <__addsf3+0xd8>
 8000b4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b50:	fa41 fc03 	asr.w	ip, r1, r3
 8000b54:	eb10 000c 	adds.w	r0, r0, ip
 8000b58:	f1c3 0320 	rsb	r3, r3, #32
 8000b5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b60:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b64:	d502      	bpl.n	8000b6c <__addsf3+0x78>
 8000b66:	4249      	negs	r1, r1
 8000b68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b6c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b70:	d313      	bcc.n	8000b9a <__addsf3+0xa6>
 8000b72:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b76:	d306      	bcc.n	8000b86 <__addsf3+0x92>
 8000b78:	0840      	lsrs	r0, r0, #1
 8000b7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b7e:	f102 0201 	add.w	r2, r2, #1
 8000b82:	2afe      	cmp	r2, #254	; 0xfe
 8000b84:	d251      	bcs.n	8000c2a <__addsf3+0x136>
 8000b86:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b8e:	bf08      	it	eq
 8000b90:	f020 0001 	biceq.w	r0, r0, #1
 8000b94:	ea40 0003 	orr.w	r0, r0, r3
 8000b98:	4770      	bx	lr
 8000b9a:	0049      	lsls	r1, r1, #1
 8000b9c:	eb40 0000 	adc.w	r0, r0, r0
 8000ba0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	d1ed      	bne.n	8000b86 <__addsf3+0x92>
 8000baa:	fab0 fc80 	clz	ip, r0
 8000bae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bb6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bba:	bfaa      	itet	ge
 8000bbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc0:	4252      	neglt	r2, r2
 8000bc2:	4318      	orrge	r0, r3
 8000bc4:	bfbc      	itt	lt
 8000bc6:	40d0      	lsrlt	r0, r2
 8000bc8:	4318      	orrlt	r0, r3
 8000bca:	4770      	bx	lr
 8000bcc:	f092 0f00 	teq	r2, #0
 8000bd0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd4:	bf06      	itte	eq
 8000bd6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bda:	3201      	addeq	r2, #1
 8000bdc:	3b01      	subne	r3, #1
 8000bde:	e7b5      	b.n	8000b4c <__addsf3+0x58>
 8000be0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000be8:	bf18      	it	ne
 8000bea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bee:	d021      	beq.n	8000c34 <__addsf3+0x140>
 8000bf0:	ea92 0f03 	teq	r2, r3
 8000bf4:	d004      	beq.n	8000c00 <__addsf3+0x10c>
 8000bf6:	f092 0f00 	teq	r2, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	4608      	moveq	r0, r1
 8000bfe:	4770      	bx	lr
 8000c00:	ea90 0f01 	teq	r0, r1
 8000c04:	bf1c      	itt	ne
 8000c06:	2000      	movne	r0, #0
 8000c08:	4770      	bxne	lr
 8000c0a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c0e:	d104      	bne.n	8000c1a <__addsf3+0x126>
 8000c10:	0040      	lsls	r0, r0, #1
 8000c12:	bf28      	it	cs
 8000c14:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c18:	4770      	bx	lr
 8000c1a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c1e:	bf3c      	itt	cc
 8000c20:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c24:	4770      	bxcc	lr
 8000c26:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c32:	4770      	bx	lr
 8000c34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c38:	bf16      	itet	ne
 8000c3a:	4608      	movne	r0, r1
 8000c3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c40:	4601      	movne	r1, r0
 8000c42:	0242      	lsls	r2, r0, #9
 8000c44:	bf06      	itte	eq
 8000c46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4a:	ea90 0f01 	teqeq	r0, r1
 8000c4e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c52:	4770      	bx	lr

08000c54 <__aeabi_ui2f>:
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e004      	b.n	8000c64 <__aeabi_i2f+0x8>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_i2f>:
 8000c5c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c60:	bf48      	it	mi
 8000c62:	4240      	negmi	r0, r0
 8000c64:	ea5f 0c00 	movs.w	ip, r0
 8000c68:	bf08      	it	eq
 8000c6a:	4770      	bxeq	lr
 8000c6c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c70:	4601      	mov	r1, r0
 8000c72:	f04f 0000 	mov.w	r0, #0
 8000c76:	e01c      	b.n	8000cb2 <__aeabi_l2f+0x2a>

08000c78 <__aeabi_ul2f>:
 8000c78:	ea50 0201 	orrs.w	r2, r0, r1
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e00a      	b.n	8000c9c <__aeabi_l2f+0x14>
 8000c86:	bf00      	nop

08000c88 <__aeabi_l2f>:
 8000c88:	ea50 0201 	orrs.w	r2, r0, r1
 8000c8c:	bf08      	it	eq
 8000c8e:	4770      	bxeq	lr
 8000c90:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c94:	d502      	bpl.n	8000c9c <__aeabi_l2f+0x14>
 8000c96:	4240      	negs	r0, r0
 8000c98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c9c:	ea5f 0c01 	movs.w	ip, r1
 8000ca0:	bf02      	ittt	eq
 8000ca2:	4684      	moveq	ip, r0
 8000ca4:	4601      	moveq	r1, r0
 8000ca6:	2000      	moveq	r0, #0
 8000ca8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cac:	bf08      	it	eq
 8000cae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cb6:	fabc f28c 	clz	r2, ip
 8000cba:	3a08      	subs	r2, #8
 8000cbc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc0:	db10      	blt.n	8000ce4 <__aeabi_l2f+0x5c>
 8000cc2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc6:	4463      	add	r3, ip
 8000cc8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	f020 0001 	biceq.w	r0, r0, #1
 8000ce2:	4770      	bx	lr
 8000ce4:	f102 0220 	add.w	r2, r2, #32
 8000ce8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cec:	f1c2 0220 	rsb	r2, r2, #32
 8000cf0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cf8:	eb43 0002 	adc.w	r0, r3, r2
 8000cfc:	bf08      	it	eq
 8000cfe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_fmul>:
 8000d04:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d08:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d12:	ea92 0f0c 	teqne	r2, ip
 8000d16:	ea93 0f0c 	teqne	r3, ip
 8000d1a:	d06f      	beq.n	8000dfc <__aeabi_fmul+0xf8>
 8000d1c:	441a      	add	r2, r3
 8000d1e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d22:	0240      	lsls	r0, r0, #9
 8000d24:	bf18      	it	ne
 8000d26:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2a:	d01e      	beq.n	8000d6a <__aeabi_fmul+0x66>
 8000d2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d30:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d34:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d38:	fba0 3101 	umull	r3, r1, r0, r1
 8000d3c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d40:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d44:	bf3e      	ittt	cc
 8000d46:	0049      	lslcc	r1, r1, #1
 8000d48:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	ea40 0001 	orr.w	r0, r0, r1
 8000d52:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d56:	2afd      	cmp	r2, #253	; 0xfd
 8000d58:	d81d      	bhi.n	8000d96 <__aeabi_fmul+0x92>
 8000d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d62:	bf08      	it	eq
 8000d64:	f020 0001 	biceq.w	r0, r0, #1
 8000d68:	4770      	bx	lr
 8000d6a:	f090 0f00 	teq	r0, #0
 8000d6e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d72:	bf08      	it	eq
 8000d74:	0249      	lsleq	r1, r1, #9
 8000d76:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d7e:	3a7f      	subs	r2, #127	; 0x7f
 8000d80:	bfc2      	ittt	gt
 8000d82:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d86:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8a:	4770      	bxgt	lr
 8000d8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	3a01      	subs	r2, #1
 8000d96:	dc5d      	bgt.n	8000e54 <__aeabi_fmul+0x150>
 8000d98:	f112 0f19 	cmn.w	r2, #25
 8000d9c:	bfdc      	itt	le
 8000d9e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da2:	4770      	bxle	lr
 8000da4:	f1c2 0200 	rsb	r2, r2, #0
 8000da8:	0041      	lsls	r1, r0, #1
 8000daa:	fa21 f102 	lsr.w	r1, r1, r2
 8000dae:	f1c2 0220 	rsb	r2, r2, #32
 8000db2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dba:	f140 0000 	adc.w	r0, r0, #0
 8000dbe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc2:	bf08      	it	eq
 8000dc4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc8:	4770      	bx	lr
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fmul+0xce>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fmul+0xe6>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e78f      	b.n	8000d1c <__aeabi_fmul+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	bf18      	it	ne
 8000e06:	ea93 0f0c 	teqne	r3, ip
 8000e0a:	d00a      	beq.n	8000e22 <__aeabi_fmul+0x11e>
 8000e0c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e10:	bf18      	it	ne
 8000e12:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e16:	d1d8      	bne.n	8000dca <__aeabi_fmul+0xc6>
 8000e18:	ea80 0001 	eor.w	r0, r0, r1
 8000e1c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	bf17      	itett	ne
 8000e28:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e2c:	4608      	moveq	r0, r1
 8000e2e:	f091 0f00 	teqne	r1, #0
 8000e32:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e36:	d014      	beq.n	8000e62 <__aeabi_fmul+0x15e>
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	d101      	bne.n	8000e42 <__aeabi_fmul+0x13e>
 8000e3e:	0242      	lsls	r2, r0, #9
 8000e40:	d10f      	bne.n	8000e62 <__aeabi_fmul+0x15e>
 8000e42:	ea93 0f0c 	teq	r3, ip
 8000e46:	d103      	bne.n	8000e50 <__aeabi_fmul+0x14c>
 8000e48:	024b      	lsls	r3, r1, #9
 8000e4a:	bf18      	it	ne
 8000e4c:	4608      	movne	r0, r1
 8000e4e:	d108      	bne.n	8000e62 <__aeabi_fmul+0x15e>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e60:	4770      	bx	lr
 8000e62:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e66:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6a:	4770      	bx	lr

08000e6c <__aeabi_fdiv>:
 8000e6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e74:	bf1e      	ittt	ne
 8000e76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7a:	ea92 0f0c 	teqne	r2, ip
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d069      	beq.n	8000f58 <__aeabi_fdiv+0xec>
 8000e84:	eba2 0203 	sub.w	r2, r2, r3
 8000e88:	ea80 0c01 	eor.w	ip, r0, r1
 8000e8c:	0249      	lsls	r1, r1, #9
 8000e8e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e92:	d037      	beq.n	8000f04 <__aeabi_fdiv+0x98>
 8000e94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e98:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e9c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea4:	428b      	cmp	r3, r1
 8000ea6:	bf38      	it	cc
 8000ea8:	005b      	lslcc	r3, r3, #1
 8000eaa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eae:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb2:	428b      	cmp	r3, r1
 8000eb4:	bf24      	itt	cs
 8000eb6:	1a5b      	subcs	r3, r3, r1
 8000eb8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ebc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec0:	bf24      	itt	cs
 8000ec2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ec6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eca:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ece:	bf24      	itt	cs
 8000ed0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ed8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000edc:	bf24      	itt	cs
 8000ede:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ee6:	011b      	lsls	r3, r3, #4
 8000ee8:	bf18      	it	ne
 8000eea:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eee:	d1e0      	bne.n	8000eb2 <__aeabi_fdiv+0x46>
 8000ef0:	2afd      	cmp	r2, #253	; 0xfd
 8000ef2:	f63f af50 	bhi.w	8000d96 <__aeabi_fmul+0x92>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000efc:	bf08      	it	eq
 8000efe:	f020 0001 	biceq.w	r0, r0, #1
 8000f02:	4770      	bx	lr
 8000f04:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f08:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f0c:	327f      	adds	r2, #127	; 0x7f
 8000f0e:	bfc2      	ittt	gt
 8000f10:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f14:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f18:	4770      	bxgt	lr
 8000f1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	3a01      	subs	r2, #1
 8000f24:	e737      	b.n	8000d96 <__aeabi_fmul+0x92>
 8000f26:	f092 0f00 	teq	r2, #0
 8000f2a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2e:	bf02      	ittt	eq
 8000f30:	0040      	lsleq	r0, r0, #1
 8000f32:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f36:	3a01      	subeq	r2, #1
 8000f38:	d0f9      	beq.n	8000f2e <__aeabi_fdiv+0xc2>
 8000f3a:	ea40 000c 	orr.w	r0, r0, ip
 8000f3e:	f093 0f00 	teq	r3, #0
 8000f42:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f46:	bf02      	ittt	eq
 8000f48:	0049      	lsleq	r1, r1, #1
 8000f4a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4e:	3b01      	subeq	r3, #1
 8000f50:	d0f9      	beq.n	8000f46 <__aeabi_fdiv+0xda>
 8000f52:	ea41 010c 	orr.w	r1, r1, ip
 8000f56:	e795      	b.n	8000e84 <__aeabi_fdiv+0x18>
 8000f58:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f5c:	ea92 0f0c 	teq	r2, ip
 8000f60:	d108      	bne.n	8000f74 <__aeabi_fdiv+0x108>
 8000f62:	0242      	lsls	r2, r0, #9
 8000f64:	f47f af7d 	bne.w	8000e62 <__aeabi_fmul+0x15e>
 8000f68:	ea93 0f0c 	teq	r3, ip
 8000f6c:	f47f af70 	bne.w	8000e50 <__aeabi_fmul+0x14c>
 8000f70:	4608      	mov	r0, r1
 8000f72:	e776      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000f74:	ea93 0f0c 	teq	r3, ip
 8000f78:	d104      	bne.n	8000f84 <__aeabi_fdiv+0x118>
 8000f7a:	024b      	lsls	r3, r1, #9
 8000f7c:	f43f af4c 	beq.w	8000e18 <__aeabi_fmul+0x114>
 8000f80:	4608      	mov	r0, r1
 8000f82:	e76e      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000f84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f88:	bf18      	it	ne
 8000f8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f8e:	d1ca      	bne.n	8000f26 <__aeabi_fdiv+0xba>
 8000f90:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f94:	f47f af5c 	bne.w	8000e50 <__aeabi_fmul+0x14c>
 8000f98:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f9c:	f47f af3c 	bne.w	8000e18 <__aeabi_fmul+0x114>
 8000fa0:	e75f      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_f2uiz>:
 8000fa4:	0042      	lsls	r2, r0, #1
 8000fa6:	d20e      	bcs.n	8000fc6 <__aeabi_f2uiz+0x22>
 8000fa8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fac:	d30b      	bcc.n	8000fc6 <__aeabi_f2uiz+0x22>
 8000fae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fb2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fb6:	d409      	bmi.n	8000fcc <__aeabi_f2uiz+0x28>
 8000fb8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fc0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fc4:	4770      	bx	lr
 8000fc6:	f04f 0000 	mov.w	r0, #0
 8000fca:	4770      	bx	lr
 8000fcc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fd0:	d101      	bne.n	8000fd6 <__aeabi_f2uiz+0x32>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	d102      	bne.n	8000fdc <__aeabi_f2uiz+0x38>
 8000fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fda:	4770      	bx	lr
 8000fdc:	f04f 0000 	mov.w	r0, #0
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <DMA_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void DMA_Init(DMA_HandleTypeDef *pDMAHandle)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	uint32_t config = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]

	// 1. Calculate the channel index
	if ((uint32_t)(pDMAHandle->Instance) < (uint32_t)(DMA2_Channel1))
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b2a      	ldr	r3, [pc, #168]	; (80010a0 <DMA_Init+0xbc>)
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d80f      	bhi.n	800101c <DMA_Init+0x38>
	{
		/* DMA1 */
		pDMAHandle->ChannelIndex = (((uint32_t)pDMAHandle->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	4b28      	ldr	r3, [pc, #160]	; (80010a4 <DMA_Init+0xc0>)
 8001004:	4413      	add	r3, r2
 8001006:	4a28      	ldr	r2, [pc, #160]	; (80010a8 <DMA_Init+0xc4>)
 8001008:	fba2 2303 	umull	r2, r3, r2, r3
 800100c:	091b      	lsrs	r3, r3, #4
 800100e:	009a      	lsls	r2, r3, #2
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	641a      	str	r2, [r3, #64]	; 0x40
		pDMAHandle->DmaBaseAddress = DMA1;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a25      	ldr	r2, [pc, #148]	; (80010ac <DMA_Init+0xc8>)
 8001018:	63da      	str	r2, [r3, #60]	; 0x3c
 800101a:	e00e      	b.n	800103a <DMA_Init+0x56>
	}
	else
	{
		/* DMA2 */
		pDMAHandle->ChannelIndex = (((uint32_t)pDMAHandle->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b23      	ldr	r3, [pc, #140]	; (80010b0 <DMA_Init+0xcc>)
 8001024:	4413      	add	r3, r2
 8001026:	4a20      	ldr	r2, [pc, #128]	; (80010a8 <DMA_Init+0xc4>)
 8001028:	fba2 2303 	umull	r2, r3, r2, r3
 800102c:	091b      	lsrs	r3, r3, #4
 800102e:	009a      	lsls	r2, r3, #2
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	641a      	str	r2, [r3, #64]	; 0x40
		pDMAHandle->DmaBaseAddress = DMA2;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a1f      	ldr	r2, [pc, #124]	; (80010b4 <DMA_Init+0xd0>)
 8001038:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	// 2. Change DMA peripheral state
	pDMAHandle->State = DMA_STATE_BUSY;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2202      	movs	r2, #2
 800103e:	f883 2020 	strb.w	r2, [r3, #32]

	// 3. Get the CR register value
	config = pDMAHandle->Instance->CCR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	60fb      	str	r3, [r7, #12]

	// 4. Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits
	config &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001050:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001054:	60fb      	str	r3, [r7, #12]
	                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
	                      DMA_CCR_DIR));

	// 5. Prepare the DMA Channel configuration
	config |=  pDMAHandle->Init.Direction		   |
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685a      	ldr	r2, [r3, #4]
				pDMAHandle->Init.PeriphInc           | pDMAHandle->Init.MemInc           |
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	689b      	ldr	r3, [r3, #8]
	config |=  pDMAHandle->Init.Direction		   |
 800105e:	431a      	orrs	r2, r3
				pDMAHandle->Init.PeriphInc           | pDMAHandle->Init.MemInc           |
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	431a      	orrs	r2, r3
				pDMAHandle->Init.PeriphDataAlignment | pDMAHandle->Init.MemDataAlignment |
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691b      	ldr	r3, [r3, #16]
				pDMAHandle->Init.PeriphInc           | pDMAHandle->Init.MemInc           |
 800106a:	431a      	orrs	r2, r3
				pDMAHandle->Init.PeriphDataAlignment | pDMAHandle->Init.MemDataAlignment |
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	431a      	orrs	r2, r3
				pDMAHandle->Init.Mode                | pDMAHandle->Init.Priority;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699b      	ldr	r3, [r3, #24]
				pDMAHandle->Init.PeriphDataAlignment | pDMAHandle->Init.MemDataAlignment |
 8001076:	431a      	orrs	r2, r3
				pDMAHandle->Init.Mode                | pDMAHandle->Init.Priority;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69db      	ldr	r3, [r3, #28]
 800107c:	4313      	orrs	r3, r2
	config |=  pDMAHandle->Init.Direction		   |
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	4313      	orrs	r3, r2
 8001082:	60fb      	str	r3, [r7, #12]

	// 6. Write to DMA Channel CR register
	pDMAHandle->Instance->CCR = config;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	68fa      	ldr	r2, [r7, #12]
 800108a:	601a      	str	r2, [r3, #0]

	// 7. Initialize the DMA state
	pDMAHandle->State = DMA_STATE_READY;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40020407 	.word	0x40020407
 80010a4:	bffdfff8 	.word	0xbffdfff8
 80010a8:	cccccccd 	.word	0xcccccccd
 80010ac:	40020000 	.word	0x40020000
 80010b0:	bffdfbf8 	.word	0xbffdfbf8
 80010b4:	40020400 	.word	0x40020400

080010b8 <DMA_SetConfig>:


static void DMA_SetConfig(DMA_HandleTypeDef *pDMAHandle, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
 80010c4:	603b      	str	r3, [r7, #0]
	// 1. Clear all flags
	pDMAHandle->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << pDMAHandle->ChannelIndex);
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ce:	2101      	movs	r1, #1
 80010d0:	fa01 f202 	lsl.w	r2, r1, r2
 80010d4:	605a      	str	r2, [r3, #4]

	// 2. Configure DMA Channel data length
	pDMAHandle->Instance->CNDTR = DataLength;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	605a      	str	r2, [r3, #4]

	// 3a. Case of Memory to Peripheral
	if((pDMAHandle->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b10      	cmp	r3, #16
 80010e4:	d108      	bne.n	80010f8 <DMA_SetConfig+0x40>
	{
		// Configure DMA Channel destination address
		pDMAHandle->Instance->CPAR = DstAddress;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	609a      	str	r2, [r3, #8]

		// Configure DMA Channel source address
		pDMAHandle->Instance->CMAR = SrcAddress;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	60da      	str	r2, [r3, #12]
		pDMAHandle->Instance->CPAR = SrcAddress;

		// Configure DMA Channel destination address
		pDMAHandle->Instance->CMAR = DstAddress;
	}
}
 80010f6:	e007      	b.n	8001108 <DMA_SetConfig+0x50>
		pDMAHandle->Instance->CPAR = SrcAddress;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68ba      	ldr	r2, [r7, #8]
 80010fe:	609a      	str	r2, [r3, #8]
		pDMAHandle->Instance->CMAR = DstAddress;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	60da      	str	r2, [r3, #12]
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <DMA_Start_IT>:


void DMA_Start_IT(DMA_HandleTypeDef *pDMAHandle, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
 800111e:	603b      	str	r3, [r7, #0]
	// BUSY에서 READY로 안바뀌어서 생기는 문제였다. READY인지 체크하는 조건문을 제거하면 잘됨

	// 1. Disable the peripheral
	DISABLE_DMA(pDMAHandle);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f022 0201 	bic.w	r2, r2, #1
 800112e:	601a      	str	r2, [r3, #0]

	// 2. Configure the source, destination address and the data length & clear flags
	DMA_SetConfig(pDMAHandle, SrcAddress, DstAddress, DataLength);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	68b9      	ldr	r1, [r7, #8]
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff ffbe 	bl	80010b8 <DMA_SetConfig>

	// 3. Enable the transfer complete interrupt and the transfer error interrupt
	DISABLE_DMA_IT(pDMAHandle, DMA_IT_HT);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f022 0204 	bic.w	r2, r2, #4
 800114a:	601a      	str	r2, [r3, #0]
	ENABLE_DMA_IT(pDMAHandle, (DMA_IT_TC));
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f042 0202 	orr.w	r2, r2, #2
 800115a:	601a      	str	r2, [r3, #0]

	// 4. Enable the peripheral
	ENABLE_DMA(pDMAHandle);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0201 	orr.w	r2, r2, #1
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <DMA_IRQ_Handling>:


void DMA_IRQ_Handling(DMA_HandleTypeDef *pDMAHandle)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for DMA */

	uint32_t temp1, temp2;

	// 1. Handle for interrupt generated by Half transfer complete
	temp1 = (pDMAHandle->DmaBaseAddress->ISR & (DMA_FLAG_HT1 << pDMAHandle->ChannelIndex));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	2104      	movs	r1, #4
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	4013      	ands	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
	temp2 = (pDMAHandle->Instance->CCR & DMA_IT_HT);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60bb      	str	r3, [r7, #8]

	if((temp1 != RESET) && (temp2 != RESET))
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 80bf 	beq.w	8001322 <DMA_IRQ_Handling+0x1ae>
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 80bb 	beq.w	8001322 <DMA_IRQ_Handling+0x1ae>
	{
		// 1. Clear the half transfer complete flag
		DMA_CLEAR_FLAG(pDMAHandle, DMA_GET_HT_FLAG_INDEX(pDMAHandle));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b99      	ldr	r3, [pc, #612]	; (8001418 <DMA_IRQ_Handling+0x2a4>)
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d958      	bls.n	800126a <DMA_IRQ_Handling+0xf6>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a97      	ldr	r2, [pc, #604]	; (800141c <DMA_IRQ_Handling+0x2a8>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d04f      	beq.n	8001262 <DMA_IRQ_Handling+0xee>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a96      	ldr	r2, [pc, #600]	; (8001420 <DMA_IRQ_Handling+0x2ac>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d048      	beq.n	800125e <DMA_IRQ_Handling+0xea>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a94      	ldr	r2, [pc, #592]	; (8001424 <DMA_IRQ_Handling+0x2b0>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d040      	beq.n	8001258 <DMA_IRQ_Handling+0xe4>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a93      	ldr	r2, [pc, #588]	; (8001428 <DMA_IRQ_Handling+0x2b4>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d038      	beq.n	8001252 <DMA_IRQ_Handling+0xde>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a91      	ldr	r2, [pc, #580]	; (800142c <DMA_IRQ_Handling+0x2b8>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d030      	beq.n	800124c <DMA_IRQ_Handling+0xd8>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a90      	ldr	r2, [pc, #576]	; (8001430 <DMA_IRQ_Handling+0x2bc>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d028      	beq.n	8001246 <DMA_IRQ_Handling+0xd2>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a87      	ldr	r2, [pc, #540]	; (8001418 <DMA_IRQ_Handling+0x2a4>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d020      	beq.n	8001240 <DMA_IRQ_Handling+0xcc>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a8c      	ldr	r2, [pc, #560]	; (8001434 <DMA_IRQ_Handling+0x2c0>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d019      	beq.n	800123c <DMA_IRQ_Handling+0xc8>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a8a      	ldr	r2, [pc, #552]	; (8001438 <DMA_IRQ_Handling+0x2c4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d012      	beq.n	8001238 <DMA_IRQ_Handling+0xc4>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a89      	ldr	r2, [pc, #548]	; (800143c <DMA_IRQ_Handling+0x2c8>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d00a      	beq.n	8001232 <DMA_IRQ_Handling+0xbe>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a87      	ldr	r2, [pc, #540]	; (8001440 <DMA_IRQ_Handling+0x2cc>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d102      	bne.n	800122c <DMA_IRQ_Handling+0xb8>
 8001226:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800122a:	e01b      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 800122c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001230:	e018      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001236:	e015      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001238:	2340      	movs	r3, #64	; 0x40
 800123a:	e013      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 800123c:	2304      	movs	r3, #4
 800123e:	e011      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001240:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001244:	e00e      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001246:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800124a:	e00b      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 800124c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001250:	e008      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001252:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001256:	e005      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001258:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800125c:	e002      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 800125e:	2340      	movs	r3, #64	; 0x40
 8001260:	e000      	b.n	8001264 <DMA_IRQ_Handling+0xf0>
 8001262:	2304      	movs	r3, #4
 8001264:	4a77      	ldr	r2, [pc, #476]	; (8001444 <DMA_IRQ_Handling+0x2d0>)
 8001266:	6053      	str	r3, [r2, #4]
 8001268:	e057      	b.n	800131a <DMA_IRQ_Handling+0x1a6>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a6b      	ldr	r2, [pc, #428]	; (800141c <DMA_IRQ_Handling+0x2a8>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d04f      	beq.n	8001314 <DMA_IRQ_Handling+0x1a0>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a69      	ldr	r2, [pc, #420]	; (8001420 <DMA_IRQ_Handling+0x2ac>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d048      	beq.n	8001310 <DMA_IRQ_Handling+0x19c>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a68      	ldr	r2, [pc, #416]	; (8001424 <DMA_IRQ_Handling+0x2b0>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d040      	beq.n	800130a <DMA_IRQ_Handling+0x196>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a66      	ldr	r2, [pc, #408]	; (8001428 <DMA_IRQ_Handling+0x2b4>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d038      	beq.n	8001304 <DMA_IRQ_Handling+0x190>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a65      	ldr	r2, [pc, #404]	; (800142c <DMA_IRQ_Handling+0x2b8>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d030      	beq.n	80012fe <DMA_IRQ_Handling+0x18a>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a63      	ldr	r2, [pc, #396]	; (8001430 <DMA_IRQ_Handling+0x2bc>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d028      	beq.n	80012f8 <DMA_IRQ_Handling+0x184>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a5b      	ldr	r2, [pc, #364]	; (8001418 <DMA_IRQ_Handling+0x2a4>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d020      	beq.n	80012f2 <DMA_IRQ_Handling+0x17e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a5f      	ldr	r2, [pc, #380]	; (8001434 <DMA_IRQ_Handling+0x2c0>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d019      	beq.n	80012ee <DMA_IRQ_Handling+0x17a>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a5e      	ldr	r2, [pc, #376]	; (8001438 <DMA_IRQ_Handling+0x2c4>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d012      	beq.n	80012ea <DMA_IRQ_Handling+0x176>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a5c      	ldr	r2, [pc, #368]	; (800143c <DMA_IRQ_Handling+0x2c8>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00a      	beq.n	80012e4 <DMA_IRQ_Handling+0x170>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a5b      	ldr	r2, [pc, #364]	; (8001440 <DMA_IRQ_Handling+0x2cc>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d102      	bne.n	80012de <DMA_IRQ_Handling+0x16a>
 80012d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012dc:	e01b      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80012e2:	e018      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e8:	e015      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012ea:	2340      	movs	r3, #64	; 0x40
 80012ec:	e013      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	e011      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80012f6:	e00e      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012fc:	e00b      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 80012fe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001302:	e008      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 8001304:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001308:	e005      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 800130a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130e:	e002      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 8001310:	2340      	movs	r3, #64	; 0x40
 8001312:	e000      	b.n	8001316 <DMA_IRQ_Handling+0x1a2>
 8001314:	2304      	movs	r3, #4
 8001316:	4a4c      	ldr	r2, [pc, #304]	; (8001448 <DMA_IRQ_Handling+0x2d4>)
 8001318:	6053      	str	r3, [r2, #4]

		// 2. Call Half transfer complete Callback
		pDMAHandle->XferHalfCpltCallback(pDMAHandle);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	4798      	blx	r3
	}

	// 2. Handle for interrupt generated by Full transfer complete
	temp1 = (pDMAHandle->DmaBaseAddress->ISR & (DMA_FLAG_TC1 << pDMAHandle->ChannelIndex));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	2102      	movs	r1, #2
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	4013      	ands	r3, r2
 8001334:	60fb      	str	r3, [r7, #12]
	temp2 = (pDMAHandle->Instance->CCR & DMA_IT_TC);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	60bb      	str	r3, [r7, #8]

	if((temp1 != RESET) && (temp2 != RESET))
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 80dd 	beq.w	8001504 <DMA_IRQ_Handling+0x390>
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80d9 	beq.w	8001504 <DMA_IRQ_Handling+0x390>
	{
		// 1. Change the DMA state
		pDMAHandle->State = DMA_STATE_READY;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 2020 	strb.w	r2, [r3, #32]

		// 2. Clear the transfer complete flag
		DMA_CLEAR_FLAG(pDMAHandle, DMA_GET_TC_FLAG_INDEX(pDMAHandle));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	461a      	mov	r2, r3
 8001360:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <DMA_IRQ_Handling+0x2a4>)
 8001362:	429a      	cmp	r2, r3
 8001364:	d972      	bls.n	800144c <DMA_IRQ_Handling+0x2d8>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a2c      	ldr	r2, [pc, #176]	; (800141c <DMA_IRQ_Handling+0x2a8>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d04f      	beq.n	8001410 <DMA_IRQ_Handling+0x29c>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a2a      	ldr	r2, [pc, #168]	; (8001420 <DMA_IRQ_Handling+0x2ac>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d048      	beq.n	800140c <DMA_IRQ_Handling+0x298>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a29      	ldr	r2, [pc, #164]	; (8001424 <DMA_IRQ_Handling+0x2b0>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d040      	beq.n	8001406 <DMA_IRQ_Handling+0x292>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a27      	ldr	r2, [pc, #156]	; (8001428 <DMA_IRQ_Handling+0x2b4>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d038      	beq.n	8001400 <DMA_IRQ_Handling+0x28c>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a26      	ldr	r2, [pc, #152]	; (800142c <DMA_IRQ_Handling+0x2b8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d030      	beq.n	80013fa <DMA_IRQ_Handling+0x286>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a24      	ldr	r2, [pc, #144]	; (8001430 <DMA_IRQ_Handling+0x2bc>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d028      	beq.n	80013f4 <DMA_IRQ_Handling+0x280>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <DMA_IRQ_Handling+0x2a4>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d020      	beq.n	80013ee <DMA_IRQ_Handling+0x27a>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a20      	ldr	r2, [pc, #128]	; (8001434 <DMA_IRQ_Handling+0x2c0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d019      	beq.n	80013ea <DMA_IRQ_Handling+0x276>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a1f      	ldr	r2, [pc, #124]	; (8001438 <DMA_IRQ_Handling+0x2c4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d012      	beq.n	80013e6 <DMA_IRQ_Handling+0x272>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a1d      	ldr	r2, [pc, #116]	; (800143c <DMA_IRQ_Handling+0x2c8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d00a      	beq.n	80013e0 <DMA_IRQ_Handling+0x26c>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a1c      	ldr	r2, [pc, #112]	; (8001440 <DMA_IRQ_Handling+0x2cc>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d102      	bne.n	80013da <DMA_IRQ_Handling+0x266>
 80013d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d8:	e01b      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013de:	e018      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e4:	e015      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013e6:	2320      	movs	r3, #32
 80013e8:	e013      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013ea:	2302      	movs	r3, #2
 80013ec:	e011      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013f2:	e00e      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013f4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013f8:	e00b      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 80013fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013fe:	e008      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 8001400:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001404:	e005      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 8001406:	f44f 7300 	mov.w	r3, #512	; 0x200
 800140a:	e002      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 800140c:	2320      	movs	r3, #32
 800140e:	e000      	b.n	8001412 <DMA_IRQ_Handling+0x29e>
 8001410:	2302      	movs	r3, #2
 8001412:	4a0c      	ldr	r2, [pc, #48]	; (8001444 <DMA_IRQ_Handling+0x2d0>)
 8001414:	6053      	str	r3, [r2, #4]
 8001416:	e071      	b.n	80014fc <DMA_IRQ_Handling+0x388>
 8001418:	40020080 	.word	0x40020080
 800141c:	40020008 	.word	0x40020008
 8001420:	4002001c 	.word	0x4002001c
 8001424:	40020030 	.word	0x40020030
 8001428:	40020044 	.word	0x40020044
 800142c:	40020058 	.word	0x40020058
 8001430:	4002006c 	.word	0x4002006c
 8001434:	40020408 	.word	0x40020408
 8001438:	4002041c 	.word	0x4002041c
 800143c:	40020430 	.word	0x40020430
 8001440:	40020444 	.word	0x40020444
 8001444:	40020400 	.word	0x40020400
 8001448:	40020000 	.word	0x40020000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a9a      	ldr	r2, [pc, #616]	; (80016bc <DMA_IRQ_Handling+0x548>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d04f      	beq.n	80014f6 <DMA_IRQ_Handling+0x382>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a99      	ldr	r2, [pc, #612]	; (80016c0 <DMA_IRQ_Handling+0x54c>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d048      	beq.n	80014f2 <DMA_IRQ_Handling+0x37e>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a97      	ldr	r2, [pc, #604]	; (80016c4 <DMA_IRQ_Handling+0x550>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d040      	beq.n	80014ec <DMA_IRQ_Handling+0x378>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a96      	ldr	r2, [pc, #600]	; (80016c8 <DMA_IRQ_Handling+0x554>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d038      	beq.n	80014e6 <DMA_IRQ_Handling+0x372>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a94      	ldr	r2, [pc, #592]	; (80016cc <DMA_IRQ_Handling+0x558>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d030      	beq.n	80014e0 <DMA_IRQ_Handling+0x36c>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a93      	ldr	r2, [pc, #588]	; (80016d0 <DMA_IRQ_Handling+0x55c>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d028      	beq.n	80014da <DMA_IRQ_Handling+0x366>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a91      	ldr	r2, [pc, #580]	; (80016d4 <DMA_IRQ_Handling+0x560>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d020      	beq.n	80014d4 <DMA_IRQ_Handling+0x360>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a90      	ldr	r2, [pc, #576]	; (80016d8 <DMA_IRQ_Handling+0x564>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d019      	beq.n	80014d0 <DMA_IRQ_Handling+0x35c>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a8e      	ldr	r2, [pc, #568]	; (80016dc <DMA_IRQ_Handling+0x568>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d012      	beq.n	80014cc <DMA_IRQ_Handling+0x358>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a8d      	ldr	r2, [pc, #564]	; (80016e0 <DMA_IRQ_Handling+0x56c>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d00a      	beq.n	80014c6 <DMA_IRQ_Handling+0x352>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a8b      	ldr	r2, [pc, #556]	; (80016e4 <DMA_IRQ_Handling+0x570>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d102      	bne.n	80014c0 <DMA_IRQ_Handling+0x34c>
 80014ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014be:	e01b      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014c4:	e018      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ca:	e015      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014cc:	2320      	movs	r3, #32
 80014ce:	e013      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014d0:	2302      	movs	r3, #2
 80014d2:	e011      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014d8:	e00e      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014da:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80014de:	e00b      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014e4:	e008      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014ea:	e005      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014f0:	e002      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014f2:	2320      	movs	r3, #32
 80014f4:	e000      	b.n	80014f8 <DMA_IRQ_Handling+0x384>
 80014f6:	2302      	movs	r3, #2
 80014f8:	4a7b      	ldr	r2, [pc, #492]	; (80016e8 <DMA_IRQ_Handling+0x574>)
 80014fa:	6053      	str	r3, [r2, #4]

		// 3. Call Full transfer complete Callback
		pDMAHandle->XferCpltCallback(pDMAHandle);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	4798      	blx	r3
	}

	// 3. Handle for interrupt generated by Transfer error
	temp1 = (pDMAHandle->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << pDMAHandle->ChannelIndex));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	2108      	movs	r1, #8
 8001510:	fa01 f303 	lsl.w	r3, r1, r3
 8001514:	4013      	ands	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]
	temp2 = (pDMAHandle->Instance->CCR & DMA_IT_TE);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	60bb      	str	r3, [r7, #8]

	if((temp1 != RESET) && (temp2 != RESET))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 80c3 	beq.w	80016b2 <DMA_IRQ_Handling+0x53e>
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	2b00      	cmp	r3, #0
 8001530:	f000 80bf 	beq.w	80016b2 <DMA_IRQ_Handling+0x53e>
	{
		// 1. Clear all flags
		DMA_CLEAR_FLAG(pDMAHandle, DMA_GET_GI_FLAG_INDEX(pDMAHandle));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b66      	ldr	r3, [pc, #408]	; (80016d4 <DMA_IRQ_Handling+0x560>)
 800153c:	429a      	cmp	r2, r3
 800153e:	d958      	bls.n	80015f2 <DMA_IRQ_Handling+0x47e>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a5d      	ldr	r2, [pc, #372]	; (80016bc <DMA_IRQ_Handling+0x548>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d04f      	beq.n	80015ea <DMA_IRQ_Handling+0x476>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a5c      	ldr	r2, [pc, #368]	; (80016c0 <DMA_IRQ_Handling+0x54c>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d048      	beq.n	80015e6 <DMA_IRQ_Handling+0x472>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a5a      	ldr	r2, [pc, #360]	; (80016c4 <DMA_IRQ_Handling+0x550>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d040      	beq.n	80015e0 <DMA_IRQ_Handling+0x46c>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a59      	ldr	r2, [pc, #356]	; (80016c8 <DMA_IRQ_Handling+0x554>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d038      	beq.n	80015da <DMA_IRQ_Handling+0x466>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a57      	ldr	r2, [pc, #348]	; (80016cc <DMA_IRQ_Handling+0x558>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d030      	beq.n	80015d4 <DMA_IRQ_Handling+0x460>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a56      	ldr	r2, [pc, #344]	; (80016d0 <DMA_IRQ_Handling+0x55c>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d028      	beq.n	80015ce <DMA_IRQ_Handling+0x45a>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a54      	ldr	r2, [pc, #336]	; (80016d4 <DMA_IRQ_Handling+0x560>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d020      	beq.n	80015c8 <DMA_IRQ_Handling+0x454>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a53      	ldr	r2, [pc, #332]	; (80016d8 <DMA_IRQ_Handling+0x564>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d019      	beq.n	80015c4 <DMA_IRQ_Handling+0x450>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a51      	ldr	r2, [pc, #324]	; (80016dc <DMA_IRQ_Handling+0x568>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d012      	beq.n	80015c0 <DMA_IRQ_Handling+0x44c>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a50      	ldr	r2, [pc, #320]	; (80016e0 <DMA_IRQ_Handling+0x56c>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d00a      	beq.n	80015ba <DMA_IRQ_Handling+0x446>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a4e      	ldr	r2, [pc, #312]	; (80016e4 <DMA_IRQ_Handling+0x570>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d102      	bne.n	80015b4 <DMA_IRQ_Handling+0x440>
 80015ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b2:	e01b      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b8:	e018      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015be:	e015      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015c0:	2310      	movs	r3, #16
 80015c2:	e013      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e011      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015cc:	e00e      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80015d2:	e00b      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d8:	e008      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015de:	e005      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015e4:	e002      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015e6:	2310      	movs	r3, #16
 80015e8:	e000      	b.n	80015ec <DMA_IRQ_Handling+0x478>
 80015ea:	2301      	movs	r3, #1
 80015ec:	4a3f      	ldr	r2, [pc, #252]	; (80016ec <DMA_IRQ_Handling+0x578>)
 80015ee:	6053      	str	r3, [r2, #4]
 80015f0:	e057      	b.n	80016a2 <DMA_IRQ_Handling+0x52e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a31      	ldr	r2, [pc, #196]	; (80016bc <DMA_IRQ_Handling+0x548>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d04f      	beq.n	800169c <DMA_IRQ_Handling+0x528>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a2f      	ldr	r2, [pc, #188]	; (80016c0 <DMA_IRQ_Handling+0x54c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d048      	beq.n	8001698 <DMA_IRQ_Handling+0x524>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a2e      	ldr	r2, [pc, #184]	; (80016c4 <DMA_IRQ_Handling+0x550>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d040      	beq.n	8001692 <DMA_IRQ_Handling+0x51e>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a2c      	ldr	r2, [pc, #176]	; (80016c8 <DMA_IRQ_Handling+0x554>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d038      	beq.n	800168c <DMA_IRQ_Handling+0x518>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a2b      	ldr	r2, [pc, #172]	; (80016cc <DMA_IRQ_Handling+0x558>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d030      	beq.n	8001686 <DMA_IRQ_Handling+0x512>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a29      	ldr	r2, [pc, #164]	; (80016d0 <DMA_IRQ_Handling+0x55c>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d028      	beq.n	8001680 <DMA_IRQ_Handling+0x50c>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a28      	ldr	r2, [pc, #160]	; (80016d4 <DMA_IRQ_Handling+0x560>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d020      	beq.n	800167a <DMA_IRQ_Handling+0x506>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <DMA_IRQ_Handling+0x564>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d019      	beq.n	8001676 <DMA_IRQ_Handling+0x502>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a25      	ldr	r2, [pc, #148]	; (80016dc <DMA_IRQ_Handling+0x568>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d012      	beq.n	8001672 <DMA_IRQ_Handling+0x4fe>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a23      	ldr	r2, [pc, #140]	; (80016e0 <DMA_IRQ_Handling+0x56c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d00a      	beq.n	800166c <DMA_IRQ_Handling+0x4f8>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a22      	ldr	r2, [pc, #136]	; (80016e4 <DMA_IRQ_Handling+0x570>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d102      	bne.n	8001666 <DMA_IRQ_Handling+0x4f2>
 8001660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001664:	e01b      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001666:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800166a:	e018      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 800166c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001670:	e015      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001672:	2310      	movs	r3, #16
 8001674:	e013      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001676:	2301      	movs	r3, #1
 8001678:	e011      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 800167a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800167e:	e00e      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001680:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001684:	e00b      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800168a:	e008      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 800168c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001690:	e005      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001692:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001696:	e002      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 8001698:	2310      	movs	r3, #16
 800169a:	e000      	b.n	800169e <DMA_IRQ_Handling+0x52a>
 800169c:	2301      	movs	r3, #1
 800169e:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <DMA_IRQ_Handling+0x574>)
 80016a0:	6053      	str	r3, [r2, #4]

		// 2. Change the DMA state
		pDMAHandle->State = DMA_STATE_READY;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 2020 	strb.w	r2, [r3, #32]

		// 3. Call Transfer error Callback
		pDMAHandle->XferErrorCallback(pDMAHandle);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	4798      	blx	r3
	}
}
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020008 	.word	0x40020008
 80016c0:	4002001c 	.word	0x4002001c
 80016c4:	40020030 	.word	0x40020030
 80016c8:	40020044 	.word	0x40020044
 80016cc:	40020058 	.word	0x40020058
 80016d0:	4002006c 	.word	0x4002006c
 80016d4:	40020080 	.word	0x40020080
 80016d8:	40020408 	.word	0x40020408
 80016dc:	4002041c 	.word	0x4002041c
 80016e0:	40020430 	.word	0x40020430
 80016e4:	40020444 	.word	0x40020444
 80016e8:	40020000 	.word	0x40020000
 80016ec:	40020400 	.word	0x40020400

080016f0 <GPIO_Init>:
 * 									  																		  *
 **************************************************************************************************************/

/* Initialization and de-initialization functions *****************************/
void GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b089      	sub	sp, #36	; 0x24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
	uint32_t config = 0x0U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
	volatile uint32_t *configRegister;
	uint32_t registerOffset = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]

	// GPIO Clock enable
	GPIOx_ClockEnable(GPIOx);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a96      	ldr	r2, [pc, #600]	; (8001960 <GPIO_Init+0x270>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d106      	bne.n	8001718 <GPIO_Init+0x28>
 800170a:	4b96      	ldr	r3, [pc, #600]	; (8001964 <GPIO_Init+0x274>)
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	4a95      	ldr	r2, [pc, #596]	; (8001964 <GPIO_Init+0x274>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	6193      	str	r3, [r2, #24]
 8001716:	e03c      	b.n	8001792 <GPIO_Init+0xa2>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a93      	ldr	r2, [pc, #588]	; (8001968 <GPIO_Init+0x278>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d106      	bne.n	800172e <GPIO_Init+0x3e>
 8001720:	4b90      	ldr	r3, [pc, #576]	; (8001964 <GPIO_Init+0x274>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a8f      	ldr	r2, [pc, #572]	; (8001964 <GPIO_Init+0x274>)
 8001726:	f043 0308 	orr.w	r3, r3, #8
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	e031      	b.n	8001792 <GPIO_Init+0xa2>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a8e      	ldr	r2, [pc, #568]	; (800196c <GPIO_Init+0x27c>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d106      	bne.n	8001744 <GPIO_Init+0x54>
 8001736:	4b8b      	ldr	r3, [pc, #556]	; (8001964 <GPIO_Init+0x274>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	4a8a      	ldr	r2, [pc, #552]	; (8001964 <GPIO_Init+0x274>)
 800173c:	f043 0310 	orr.w	r3, r3, #16
 8001740:	6193      	str	r3, [r2, #24]
 8001742:	e026      	b.n	8001792 <GPIO_Init+0xa2>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a8a      	ldr	r2, [pc, #552]	; (8001970 <GPIO_Init+0x280>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d106      	bne.n	800175a <GPIO_Init+0x6a>
 800174c:	4b85      	ldr	r3, [pc, #532]	; (8001964 <GPIO_Init+0x274>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a84      	ldr	r2, [pc, #528]	; (8001964 <GPIO_Init+0x274>)
 8001752:	f043 0320 	orr.w	r3, r3, #32
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	e01b      	b.n	8001792 <GPIO_Init+0xa2>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a85      	ldr	r2, [pc, #532]	; (8001974 <GPIO_Init+0x284>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d106      	bne.n	8001770 <GPIO_Init+0x80>
 8001762:	4b80      	ldr	r3, [pc, #512]	; (8001964 <GPIO_Init+0x274>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	4a7f      	ldr	r2, [pc, #508]	; (8001964 <GPIO_Init+0x274>)
 8001768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800176c:	6193      	str	r3, [r2, #24]
 800176e:	e010      	b.n	8001792 <GPIO_Init+0xa2>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4a81      	ldr	r2, [pc, #516]	; (8001978 <GPIO_Init+0x288>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d106      	bne.n	8001786 <GPIO_Init+0x96>
 8001778:	4b7a      	ldr	r3, [pc, #488]	; (8001964 <GPIO_Init+0x274>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a79      	ldr	r2, [pc, #484]	; (8001964 <GPIO_Init+0x274>)
 800177e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	e005      	b.n	8001792 <GPIO_Init+0xa2>
 8001786:	4b77      	ldr	r3, [pc, #476]	; (8001964 <GPIO_Init+0x274>)
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	4a76      	ldr	r2, [pc, #472]	; (8001964 <GPIO_Init+0x274>)
 800178c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001790:	6193      	str	r3, [r2, #24]

	for(uint8_t position = 0; position < 16; position++)
 8001792:	2300      	movs	r3, #0
 8001794:	76fb      	strb	r3, [r7, #27]
 8001796:	e1d0      	b.n	8001b3a <GPIO_Init+0x44a>
	{
		if( GPIO_Init->Pin & (1 << position) )
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	7efa      	ldrb	r2, [r7, #27]
 800179e:	2101      	movs	r1, #1
 80017a0:	fa01 f202 	lsl.w	r2, r1, r2
 80017a4:	4013      	ands	r3, r2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 81c0 	beq.w	8001b2c <GPIO_Init+0x43c>
		{
			/*------------------------- GPIO Port Configuration --------------------*/

			switch(GPIO_Init->Mode)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b11      	cmp	r3, #17
 80017b2:	d039      	beq.n	8001828 <GPIO_Init+0x138>
 80017b4:	2b11      	cmp	r3, #17
 80017b6:	d807      	bhi.n	80017c8 <GPIO_Init+0xd8>
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d016      	beq.n	80017ea <GPIO_Init+0xfa>
 80017bc:	2b01      	cmp	r3, #1
 80017be:	f0c0 8090 	bcc.w	80018e2 <GPIO_Init+0x1f2>
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d04f      	beq.n	8001866 <GPIO_Init+0x176>
 80017c6:	e0bd      	b.n	8001944 <GPIO_Init+0x254>
 80017c8:	4a6c      	ldr	r2, [pc, #432]	; (800197c <GPIO_Init+0x28c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	f000 8089 	beq.w	80018e2 <GPIO_Init+0x1f2>
 80017d0:	4a6a      	ldr	r2, [pc, #424]	; (800197c <GPIO_Init+0x28c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d802      	bhi.n	80017dc <GPIO_Init+0xec>
 80017d6:	2b12      	cmp	r3, #18
 80017d8:	d064      	beq.n	80018a4 <GPIO_Init+0x1b4>
 80017da:	e0b3      	b.n	8001944 <GPIO_Init+0x254>
 80017dc:	4a68      	ldr	r2, [pc, #416]	; (8001980 <GPIO_Init+0x290>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d07f      	beq.n	80018e2 <GPIO_Init+0x1f2>
 80017e2:	4a68      	ldr	r2, [pc, #416]	; (8001984 <GPIO_Init+0x294>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d07c      	beq.n	80018e2 <GPIO_Init+0x1f2>
 80017e8:	e0ac      	b.n	8001944 <GPIO_Init+0x254>
			{
				case GPIO_MODE_OUTPUT_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d104      	bne.n	80017fc <GPIO_Init+0x10c>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	61fb      	str	r3, [r7, #28]
 80017fa:	e010      	b.n	800181e <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d104      	bne.n	800180e <GPIO_Init+0x11e>
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	e007      	b.n	800181e <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	2b03      	cmp	r3, #3
 8001814:	d103      	bne.n	800181e <GPIO_Init+0x12e>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	f043 0303 	orr.w	r3, r3, #3
 800181c:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output push-pull
					config &= ~(0x3 << 2);
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f023 030c 	bic.w	r3, r3, #12
 8001824:	61fb      	str	r3, [r7, #28]


					break;
 8001826:	e08d      	b.n	8001944 <GPIO_Init+0x254>
				}

				case GPIO_MODE_OUTPUT_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b02      	cmp	r3, #2
 800182e:	d104      	bne.n	800183a <GPIO_Init+0x14a>
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f043 0302 	orr.w	r3, r3, #2
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	e010      	b.n	800185c <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d104      	bne.n	800184c <GPIO_Init+0x15c>
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	e007      	b.n	800185c <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	2b03      	cmp	r3, #3
 8001852:	d103      	bne.n	800185c <GPIO_Init+0x16c>
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f043 0303 	orr.w	r3, r3, #3
 800185a:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output open-drain
					config |= (0x1 << 2);
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	61fb      	str	r3, [r7, #28]

					break;
 8001864:	e06e      	b.n	8001944 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d104      	bne.n	8001878 <GPIO_Init+0x188>
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	f043 0302 	orr.w	r3, r3, #2
 8001874:	61fb      	str	r3, [r7, #28]
 8001876:	e010      	b.n	800189a <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d104      	bne.n	800188a <GPIO_Init+0x19a>
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	61fb      	str	r3, [r7, #28]
 8001888:	e007      	b.n	800189a <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d103      	bne.n	800189a <GPIO_Init+0x1aa>
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	f043 0303 	orr.w	r3, r3, #3
 8001898:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output push-pull
					config |= (0x1 << 3);
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	f043 0308 	orr.w	r3, r3, #8
 80018a0:	61fb      	str	r3, [r7, #28]

					break;
 80018a2:	e04f      	b.n	8001944 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d104      	bne.n	80018b6 <GPIO_Init+0x1c6>
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	f043 0302 	orr.w	r3, r3, #2
 80018b2:	61fb      	str	r3, [r7, #28]
 80018b4:	e010      	b.n	80018d8 <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d104      	bne.n	80018c8 <GPIO_Init+0x1d8>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	61fb      	str	r3, [r7, #28]
 80018c6:	e007      	b.n	80018d8 <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d103      	bne.n	80018d8 <GPIO_Init+0x1e8>
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f043 0303 	orr.w	r3, r3, #3
 80018d6:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output open-drain
					config |= (0x3 << 2);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f043 030c 	orr.w	r3, r3, #12
 80018de:	61fb      	str	r3, [r7, #28]

					break;
 80018e0:	e030      	b.n	8001944 <GPIO_Init+0x254>
				case GPIO_MODE_IT_RISING :
				case GPIO_MODE_IT_FALLING :
				case GPIO_MODE_IT_RISING_FALLING :
				{
					// Configure MODE field to input mode
					config &= ~(0x3 << 0);
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	f023 0303 	bic.w	r3, r3, #3
 80018e8:	61fb      	str	r3, [r7, #28]

					if(GPIO_Init->Pull == GPIO_NOPULL)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d104      	bne.n	80018fc <GPIO_Init+0x20c>
					{
						config |= (0x1 << 2);
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	61fb      	str	r3, [r7, #28]
					{
						config |= (0x1 << 3);
						GPIOx->BRR |= (0x1 << position);
					}

					break;
 80018fa:	e022      	b.n	8001942 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLUP)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d10d      	bne.n	8001920 <GPIO_Init+0x230>
						config |= (0x1 << 3);
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f043 0308 	orr.w	r3, r3, #8
 800190a:	61fb      	str	r3, [r7, #28]
						GPIOx->BSRR |= (0x1 << position);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	7efa      	ldrb	r2, [r7, #27]
 8001912:	2101      	movs	r1, #1
 8001914:	fa01 f202 	lsl.w	r2, r1, r2
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	611a      	str	r2, [r3, #16]
					break;
 800191e:	e010      	b.n	8001942 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLDOWN)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d10c      	bne.n	8001942 <GPIO_Init+0x252>
						config |= (0x1 << 3);
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	f043 0308 	orr.w	r3, r3, #8
 800192e:	61fb      	str	r3, [r7, #28]
						GPIOx->BRR |= (0x1 << position);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	7efa      	ldrb	r2, [r7, #27]
 8001936:	2101      	movs	r1, #1
 8001938:	fa01 f202 	lsl.w	r2, r1, r2
 800193c:	431a      	orrs	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	615a      	str	r2, [r3, #20]
					break;
 8001942:	bf00      	nop
				}

			}


			configRegister = (position < 8) ? &(GPIOx->CRL) : &(GPIOx->CRH);
 8001944:	7efb      	ldrb	r3, [r7, #27]
 8001946:	2b07      	cmp	r3, #7
 8001948:	d801      	bhi.n	800194e <GPIO_Init+0x25e>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	e001      	b.n	8001952 <GPIO_Init+0x262>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3304      	adds	r3, #4
 8001952:	613b      	str	r3, [r7, #16]
			registerOffset = (position < 8) ? (4 * position) : (4 * (position - 8));
 8001954:	7efb      	ldrb	r3, [r7, #27]
 8001956:	2b07      	cmp	r3, #7
 8001958:	d816      	bhi.n	8001988 <GPIO_Init+0x298>
 800195a:	7efb      	ldrb	r3, [r7, #27]
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	e016      	b.n	800198e <GPIO_Init+0x29e>
 8001960:	40010800 	.word	0x40010800
 8001964:	40021000 	.word	0x40021000
 8001968:	40010c00 	.word	0x40010c00
 800196c:	40011000 	.word	0x40011000
 8001970:	40011400 	.word	0x40011400
 8001974:	40011800 	.word	0x40011800
 8001978:	40011c00 	.word	0x40011c00
 800197c:	10110000 	.word	0x10110000
 8001980:	10210000 	.word	0x10210000
 8001984:	10310000 	.word	0x10310000
 8001988:	7efb      	ldrb	r3, [r7, #27]
 800198a:	3b08      	subs	r3, #8
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	617b      	str	r3, [r7, #20]

			MODIFY_REG( (*configRegister), (0xF << registerOffset), (config << registerOffset) );
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	210f      	movs	r1, #15
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	fa01 f202 	lsl.w	r2, r1, r2
 800199c:	43d2      	mvns	r2, r2
 800199e:	401a      	ands	r2, r3
 80019a0:	69f9      	ldr	r1, [r7, #28]
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	fa01 f303 	lsl.w	r3, r1, r3
 80019a8:	431a      	orrs	r2, r3
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	601a      	str	r2, [r3, #0]


			/*------------------------- EXTI Mode Configuration --------------------*/
			if( (GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE )
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 80b8 	beq.w	8001b2c <GPIO_Init+0x43c>
			{
				RCC_AFIO_CLK_ENABLE();
 80019bc:	4b63      	ldr	r3, [pc, #396]	; (8001b4c <GPIO_Init+0x45c>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	4a62      	ldr	r2, [pc, #392]	; (8001b4c <GPIO_Init+0x45c>)
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	6193      	str	r3, [r2, #24]

				int exti_sel, exti_pos;
				exti_sel = position / 4;
 80019c8:	7efb      	ldrb	r3, [r7, #27]
 80019ca:	089b      	lsrs	r3, r3, #2
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	60fb      	str	r3, [r7, #12]
				exti_pos = position % 4;
 80019d0:	7efb      	ldrb	r3, [r7, #27]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	60bb      	str	r3, [r7, #8]

				MODIFY_REG(AFIO->EXTICR[exti_sel], (0xF << (4 * exti_pos)), (GET_GPIOCODE(GPIOx) << (4 * exti_pos)));
 80019d8:	4a5d      	ldr	r2, [pc, #372]	; (8001b50 <GPIO_Init+0x460>)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3302      	adds	r3, #2
 80019de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	210f      	movs	r1, #15
 80019e8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ec:	43d2      	mvns	r2, r2
 80019ee:	401a      	ands	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4958      	ldr	r1, [pc, #352]	; (8001b54 <GPIO_Init+0x464>)
 80019f4:	428b      	cmp	r3, r1
 80019f6:	d01f      	beq.n	8001a38 <GPIO_Init+0x348>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4957      	ldr	r1, [pc, #348]	; (8001b58 <GPIO_Init+0x468>)
 80019fc:	428b      	cmp	r3, r1
 80019fe:	d019      	beq.n	8001a34 <GPIO_Init+0x344>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4956      	ldr	r1, [pc, #344]	; (8001b5c <GPIO_Init+0x46c>)
 8001a04:	428b      	cmp	r3, r1
 8001a06:	d013      	beq.n	8001a30 <GPIO_Init+0x340>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4955      	ldr	r1, [pc, #340]	; (8001b60 <GPIO_Init+0x470>)
 8001a0c:	428b      	cmp	r3, r1
 8001a0e:	d00d      	beq.n	8001a2c <GPIO_Init+0x33c>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4954      	ldr	r1, [pc, #336]	; (8001b64 <GPIO_Init+0x474>)
 8001a14:	428b      	cmp	r3, r1
 8001a16:	d007      	beq.n	8001a28 <GPIO_Init+0x338>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4953      	ldr	r1, [pc, #332]	; (8001b68 <GPIO_Init+0x478>)
 8001a1c:	428b      	cmp	r3, r1
 8001a1e:	d101      	bne.n	8001a24 <GPIO_Init+0x334>
 8001a20:	2305      	movs	r3, #5
 8001a22:	e00a      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a24:	2306      	movs	r3, #6
 8001a26:	e008      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a28:	2304      	movs	r3, #4
 8001a2a:	e006      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e004      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a30:	2302      	movs	r3, #2
 8001a32:	e002      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a34:	2301      	movs	r3, #1
 8001a36:	e000      	b.n	8001a3a <GPIO_Init+0x34a>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	0089      	lsls	r1, r1, #2
 8001a3e:	408b      	lsls	r3, r1
 8001a40:	4943      	ldr	r1, [pc, #268]	; (8001b50 <GPIO_Init+0x460>)
 8001a42:	431a      	orrs	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	3302      	adds	r3, #2
 8001a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Configure the interrupt mask */
				if( (GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT )
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00a      	beq.n	8001a6e <GPIO_Init+0x37e>
				{
					SET_BIT(EXTI->IMR, (1 << position));
 8001a58:	4b44      	ldr	r3, [pc, #272]	; (8001b6c <GPIO_Init+0x47c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	7efa      	ldrb	r2, [r7, #27]
 8001a5e:	2101      	movs	r1, #1
 8001a60:	fa01 f202 	lsl.w	r2, r1, r2
 8001a64:	4611      	mov	r1, r2
 8001a66:	4a41      	ldr	r2, [pc, #260]	; (8001b6c <GPIO_Init+0x47c>)
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	e00a      	b.n	8001a84 <GPIO_Init+0x394>
				}
				else
				{
					CLEAR_BIT(EXTI->IMR, (1 << position));
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <GPIO_Init+0x47c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	7efa      	ldrb	r2, [r7, #27]
 8001a74:	2101      	movs	r1, #1
 8001a76:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7a:	43d2      	mvns	r2, r2
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	4a3b      	ldr	r2, [pc, #236]	; (8001b6c <GPIO_Init+0x47c>)
 8001a80:	400b      	ands	r3, r1
 8001a82:	6013      	str	r3, [r2, #0]
				}

				/* Configure the event mask */
				if( (GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT )
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00a      	beq.n	8001aa6 <GPIO_Init+0x3b6>
				{
					SET_BIT(EXTI->EMR, (1 << position));
 8001a90:	4b36      	ldr	r3, [pc, #216]	; (8001b6c <GPIO_Init+0x47c>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	7efa      	ldrb	r2, [r7, #27]
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	4a33      	ldr	r2, [pc, #204]	; (8001b6c <GPIO_Init+0x47c>)
 8001aa0:	430b      	orrs	r3, r1
 8001aa2:	6053      	str	r3, [r2, #4]
 8001aa4:	e00a      	b.n	8001abc <GPIO_Init+0x3cc>
				}
				else
				{
					CLEAR_BIT(EXTI->EMR, (1 << position));
 8001aa6:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <GPIO_Init+0x47c>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	7efa      	ldrb	r2, [r7, #27]
 8001aac:	2101      	movs	r1, #1
 8001aae:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab2:	43d2      	mvns	r2, r2
 8001ab4:	4611      	mov	r1, r2
 8001ab6:	4a2d      	ldr	r2, [pc, #180]	; (8001b6c <GPIO_Init+0x47c>)
 8001ab8:	400b      	ands	r3, r1
 8001aba:	6053      	str	r3, [r2, #4]
				}

				/* Enable or disable the rising trigger */
				if( (GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE )
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00a      	beq.n	8001ade <GPIO_Init+0x3ee>
				{
					SET_BIT(EXTI->RTSR, (1 << position));
 8001ac8:	4b28      	ldr	r3, [pc, #160]	; (8001b6c <GPIO_Init+0x47c>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	7efa      	ldrb	r2, [r7, #27]
 8001ace:	2101      	movs	r1, #1
 8001ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	4a25      	ldr	r2, [pc, #148]	; (8001b6c <GPIO_Init+0x47c>)
 8001ad8:	430b      	orrs	r3, r1
 8001ada:	6093      	str	r3, [r2, #8]
 8001adc:	e00a      	b.n	8001af4 <GPIO_Init+0x404>
				}
				else
				{
					CLEAR_BIT(EXTI->RTSR, (1 << position));
 8001ade:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <GPIO_Init+0x47c>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	7efa      	ldrb	r2, [r7, #27]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aea:	43d2      	mvns	r2, r2
 8001aec:	4611      	mov	r1, r2
 8001aee:	4a1f      	ldr	r2, [pc, #124]	; (8001b6c <GPIO_Init+0x47c>)
 8001af0:	400b      	ands	r3, r1
 8001af2:	6093      	str	r3, [r2, #8]
				}

				/* Enable or disable the falling trigger */
				if( (GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE )
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00a      	beq.n	8001b16 <GPIO_Init+0x426>
				{
					SET_BIT(EXTI->FTSR, (1 << position));
 8001b00:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <GPIO_Init+0x47c>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	7efa      	ldrb	r2, [r7, #27]
 8001b06:	2101      	movs	r1, #1
 8001b08:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4a17      	ldr	r2, [pc, #92]	; (8001b6c <GPIO_Init+0x47c>)
 8001b10:	430b      	orrs	r3, r1
 8001b12:	60d3      	str	r3, [r2, #12]
 8001b14:	e00a      	b.n	8001b2c <GPIO_Init+0x43c>
				}
				else
				{
					CLEAR_BIT(EXTI->FTSR, (1 << position));
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <GPIO_Init+0x47c>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	7efa      	ldrb	r2, [r7, #27]
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b22:	43d2      	mvns	r2, r2
 8001b24:	4611      	mov	r1, r2
 8001b26:	4a11      	ldr	r2, [pc, #68]	; (8001b6c <GPIO_Init+0x47c>)
 8001b28:	400b      	ands	r3, r1
 8001b2a:	60d3      	str	r3, [r2, #12]

			}

		}

		config = 0x0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
		registerOffset = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
	for(uint8_t position = 0; position < 16; position++)
 8001b34:	7efb      	ldrb	r3, [r7, #27]
 8001b36:	3301      	adds	r3, #1
 8001b38:	76fb      	strb	r3, [r7, #27]
 8001b3a:	7efb      	ldrb	r3, [r7, #27]
 8001b3c:	2b0f      	cmp	r3, #15
 8001b3e:	f67f ae2b 	bls.w	8001798 <GPIO_Init+0xa8>
	}
}
 8001b42:	bf00      	nop
 8001b44:	3724      	adds	r7, #36	; 0x24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40010000 	.word	0x40010000
 8001b54:	40010800 	.word	0x40010800
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	40011000 	.word	0x40011000
 8001b60:	40011400 	.word	0x40011400
 8001b64:	40011800 	.word	0x40011800
 8001b68:	40011c00 	.word	0x40011c00
 8001b6c:	40010400 	.word	0x40010400

08001b70 <GPIO_WritePin>:
	else									return GPIO_PIN_RESET;
}


void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t PinState)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	807b      	strh	r3, [r7, #2]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	707b      	strb	r3, [r7, #1]
	if(PinState == GPIO_PIN_SET)
 8001b80:	787b      	ldrb	r3, [r7, #1]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d106      	bne.n	8001b94 <GPIO_WritePin+0x24>
	{
		GPIOx->BSRR |= GPIO_Pin;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691a      	ldr	r2, [r3, #16]
 8001b8a:	887b      	ldrh	r3, [r7, #2]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	611a      	str	r2, [r3, #16]
	}
	else
	{
		GPIOx->BSRR |= ((uint32_t)GPIO_Pin << 16);
	}
}
 8001b92:	e006      	b.n	8001ba2 <GPIO_WritePin+0x32>
		GPIOx->BSRR |= ((uint32_t)GPIO_Pin << 16);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	041b      	lsls	r3, r3, #16
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	611a      	str	r2, [r3, #16]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr

08001bac <GPIO_ModifyPin>:


void GPIO_ModifyPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin_To_Set, uint16_t GPIO_Pin_To_Reset)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	807b      	strh	r3, [r7, #2]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	803b      	strh	r3, [r7, #0]
	uint32_t config = 0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]

	config = ((uint32_t)GPIO_Pin_To_Reset << 16U) | (GPIO_Pin_To_Set);
 8001bc0:	883b      	ldrh	r3, [r7, #0]
 8001bc2:	041a      	lsls	r2, r3, #16
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]

	GPIOx->BSRR |= config;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691a      	ldr	r2, [r3, #16]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	431a      	orrs	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	611a      	str	r2, [r3, #16]
}
 8001bd6:	bf00      	nop
 8001bd8:	3714      	adds	r7, #20
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <EXTI_IRQHandling>:
	}
}


void EXTI_IRQHandling(uint32_t GPIO_Pin)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for EXTI */
	uint32_t extiSrcPin;

	extiSrcPin = EXTI->PR & GPIO_Pin;
 8001be8:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <EXTI_IRQHandling+0x34>)
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]

	if(extiSrcPin != 0)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d008      	beq.n	8001c0a <EXTI_IRQHandling+0x2a>
	{
		EXTI->PR |= extiSrcPin;		// Clear the pending event from EXTI line
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <EXTI_IRQHandling+0x34>)
 8001bfa:	695a      	ldr	r2, [r3, #20]
 8001bfc:	4905      	ldr	r1, [pc, #20]	; (8001c14 <EXTI_IRQHandling+0x34>)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	614b      	str	r3, [r1, #20]
		EXTI_Callback(extiSrcPin);		// Call EXTI_Callback function
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f002 fd7d 	bl	8004704 <EXTI_Callback>
	}
}
 8001c0a:	bf00      	nop
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40010400 	.word	0x40010400

08001c18 <RCC_OscConfig>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d011      	beq.n	8001c50 <RCC_OscConfig+0x38>
	{
		if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c34:	d10c      	bne.n	8001c50 <RCC_OscConfig+0x38>
		{
			SET_BIT(RCC->CR, RCC_CR_HSEON);				// Enable HSE
 8001c36:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a1e      	ldr	r2, [pc, #120]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c40:	6013      	str	r3, [r2, #0]
			WAIT_FLAG_SET(RCC->CR, RCC_CR_HSERDY);		// Wait until HSERDY flag is set
 8001c42:	bf00      	nop
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f9      	beq.n	8001c44 <RCC_OscConfig+0x2c>
		}
	}

	/*-------------------------------- PLL Configuration -----------------------*/
	if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d128      	bne.n	8001caa <RCC_OscConfig+0x92>
	{
		// 1. Disable PLL
		CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001c58:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a15      	ldr	r2, [pc, #84]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c62:	6013      	str	r3, [r2, #0]

		// 2. Check whether PLLSOURCE is HSE or not
		if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6c:	d105      	bne.n	8001c7a <RCC_OscConfig+0x62>
		{
			// Configure HSEPredivValue
			CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE);
 8001c6e:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4a10      	ldr	r2, [pc, #64]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c74:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001c78:	6053      	str	r3, [r2, #4]
		}

		// 3. Configure PLL source and PLL multiplication factor
		MODIFY_REG( RCC->CFGR, ( (RCC_CFGR_PLLSRC) | (RCC_CFGR_PLLMULL) ), ( (RCC_PLLSOURCE_HSE) | (RCC_OscInitStruct->PLL.PLLMUL) ) );
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	4313      	orrs	r3, r2
 8001c88:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c8e:	6053      	str	r3, [r2, #4]

		// 4. Enable PLL
		SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001c96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c9a:	6013      	str	r3, [r2, #0]

		// 5. Wait until PLL is ready
		WAIT_FLAG_SET(RCC->CR, RCC_CR_PLLRDY);
 8001c9c:	bf00      	nop
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <RCC_OscConfig+0x9c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f9      	beq.n	8001c9e <RCC_OscConfig+0x86>
	}
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	40021000 	.word	0x40021000

08001cb8 <RCC_ClockConfig>:



void RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
	// 1. Configure FLASH Latency
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLatency);
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	; (8001d34 <RCC_ClockConfig+0x7c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f023 0207 	bic.w	r2, r3, #7
 8001cca:	491a      	ldr	r1, [pc, #104]	; (8001d34 <RCC_ClockConfig+0x7c>)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]

	// 2. Configure APB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd2:	4b19      	ldr	r3, [pc, #100]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	4916      	ldr	r1, [pc, #88]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	604b      	str	r3, [r1, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_ClkInitStruct->APB2CLKDivider);
 8001ce4:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	4911      	ldr	r1, [pc, #68]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	604b      	str	r3, [r1, #4]

	// 3. Configure AHB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf6:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	490d      	ldr	r1, [pc, #52]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]

	// 4. Configure SYSCLK
	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d08:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f023 0203 	bic.w	r2, r3, #3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	4908      	ldr	r1, [pc, #32]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	604b      	str	r3, [r1, #4]

	// 5. Wait until SYSCLK is PLLCLK
	WAIT_FLAG_SET(RCC->CFGR, RCC_CFGR_SWS_PLL);
 8001d1a:	bf00      	nop
 8001d1c:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <RCC_ClockConfig+0x80>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f9      	beq.n	8001d1c <RCC_ClockConfig+0x64>
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40022000 	.word	0x40022000
 8001d38:	40021000 	.word	0x40021000

08001d3c <RCC_GetPLLOutputClock>:
}



uint32_t RCC_GetPLLOutputClock(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
	uint8_t PLLMulFactor;
	uint8_t tmp;
	uint32_t PLLOutputClock;

	// 1. Check PLL On
	if( !((RCC->CR & RCC_CR_PLLON) && (RCC->CR & RCC_CR_PLLRDY)) )
 8001d42:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <RCC_GetPLLOutputClock+0x70>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <RCC_GetPLLOutputClock+0x1e>
 8001d4e:	4b17      	ldr	r3, [pc, #92]	; (8001dac <RCC_GetPLLOutputClock+0x70>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <RCC_GetPLLOutputClock+0x22>
	{
		// When PLL is Off
		return 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e020      	b.n	8001da0 <RCC_GetPLLOutputClock+0x64>
	}

	// 2. Check PLL source
	if( RCC->CFGR & RCC_CFGR_PLLSRC )
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <RCC_GetPLLOutputClock+0x70>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d002      	beq.n	8001d70 <RCC_GetPLLOutputClock+0x34>
	{
		// PLL source is HSE oscillator clock
		PLLInputClock = 8000000U;
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <RCC_GetPLLOutputClock+0x74>)
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	e001      	b.n	8001d74 <RCC_GetPLLOutputClock+0x38>
	}
	else
	{
		// PLL source is HSI oscillator clock / 2
		PLLInputClock = (8000000U / 2);
 8001d70:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <RCC_GetPLLOutputClock+0x78>)
 8001d72:	60fb      	str	r3, [r7, #12]
	}

	// 3. Check PLL multiplication factor
	tmp = (RCC->CFGR & RCC_CFGR_PLLMULL) >> 18;
 8001d74:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <RCC_GetPLLOutputClock+0x70>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	0c9b      	lsrs	r3, r3, #18
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f003 030f 	and.w	r3, r3, #15
 8001d80:	72bb      	strb	r3, [r7, #10]

	if(tmp == 0xF)
 8001d82:	7abb      	ldrb	r3, [r7, #10]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d102      	bne.n	8001d8e <RCC_GetPLLOutputClock+0x52>
	{
		PLLMulFactor = 16;
 8001d88:	2310      	movs	r3, #16
 8001d8a:	72fb      	strb	r3, [r7, #11]
 8001d8c:	e002      	b.n	8001d94 <RCC_GetPLLOutputClock+0x58>
	}
	else
	{
		PLLMulFactor = tmp + 2;
 8001d8e:	7abb      	ldrb	r3, [r7, #10]
 8001d90:	3302      	adds	r3, #2
 8001d92:	72fb      	strb	r3, [r7, #11]
	}

	// 4. Calculate PLL output clock
	PLLOutputClock = PLLInputClock * PLLMulFactor;
 8001d94:	7afa      	ldrb	r2, [r7, #11]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	fb02 f303 	mul.w	r3, r2, r3
 8001d9c:	607b      	str	r3, [r7, #4]


	return PLLOutputClock;
 8001d9e:	687b      	ldr	r3, [r7, #4]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	007a1200 	.word	0x007a1200
 8001db4:	003d0900 	.word	0x003d0900

08001db8 <RCC_GetPCLKxValue>:



uint32_t RCC_GetPCLKxValue(uint8_t pclkType)
{
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b08d      	sub	sp, #52	; 0x34
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	uint8_t sysclkSrcType;
	uint32_t sysclkValue;
	uint32_t pclkValue;

	// 1. Check current system clock
	sysclkSrcType = (RCC->CFGR >> 2) & 0x3;
 8001dc2:	4b4e      	ldr	r3, [pc, #312]	; (8001efc <RCC_GetPCLKxValue+0x144>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if(sysclkSrcType == 0)
 8001dd2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <RCC_GetPCLKxValue+0x28>
	{
		// System clock source is HSI
		sysclkValue = 8000000;
 8001dda:	4b49      	ldr	r3, [pc, #292]	; (8001f00 <RCC_GetPCLKxValue+0x148>)
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dde:	e00d      	b.n	8001dfc <RCC_GetPCLKxValue+0x44>
	}
	else if(sysclkSrcType == 1)
 8001de0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d102      	bne.n	8001dee <RCC_GetPCLKxValue+0x36>
	{
		// System clock source is HSE
		sysclkValue = 8000000;
 8001de8:	4b45      	ldr	r3, [pc, #276]	; (8001f00 <RCC_GetPCLKxValue+0x148>)
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dec:	e006      	b.n	8001dfc <RCC_GetPCLKxValue+0x44>
	}
	else if(sysclkSrcType == 2)
 8001dee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d102      	bne.n	8001dfc <RCC_GetPCLKxValue+0x44>
	{
		// System clock source is PLL output
		sysclkValue = RCC_GetPLLOutputClock();
 8001df6:	f7ff ffa1 	bl	8001d3c <RCC_GetPLLOutputClock>
 8001dfa:	62f8      	str	r0, [r7, #44]	; 0x2c
	}

	// 2. Check AHB prescaler value
	uint8_t ahbPrsc;
	uint16_t ahbPrscTable[8] = {2, 4, 8, 16, 64, 128, 256, 512};
 8001dfc:	4b41      	ldr	r3, [pc, #260]	; (8001f04 <RCC_GetPCLKxValue+0x14c>)
 8001dfe:	f107 0410 	add.w	r4, r7, #16
 8001e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t tmp;

	tmp = (RCC->CFGR >> 4) & 0xF;
 8001e08:	4b3c      	ldr	r3, [pc, #240]	; (8001efc <RCC_GetPCLKxValue+0x144>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	091b      	lsrs	r3, r3, #4
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	f003 030f 	and.w	r3, r3, #15
 8001e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if(tmp < 8)
 8001e18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e1c:	2b07      	cmp	r3, #7
 8001e1e:	d803      	bhi.n	8001e28 <RCC_GetPCLKxValue+0x70>
	{
		ahbPrsc = 1;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001e26:	e00a      	b.n	8001e3e <RCC_GetPCLKxValue+0x86>
	}
	else
	{
		ahbPrsc = ahbPrscTable[(tmp-8)];
 8001e28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e2c:	3b08      	subs	r3, #8
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001e34:	4413      	add	r3, r2
 8001e36:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001e3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	// 3. Check APB prescaler value
	uint8_t apb1Prsc, apb2Prsc;
	uint8_t apbPrscTable[4] = {2, 4, 8, 16};
 8001e3e:	4b32      	ldr	r3, [pc, #200]	; (8001f08 <RCC_GetPCLKxValue+0x150>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	60fb      	str	r3, [r7, #12]

	if(pclkType == PCLK1)
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d11a      	bne.n	8001e80 <RCC_GetPCLKxValue+0xc8>
	{
		tmp = (RCC->CFGR >> 8) & 0x7;
 8001e4a:	4b2c      	ldr	r3, [pc, #176]	; (8001efc <RCC_GetPCLKxValue+0x144>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		if(tmp < 4)		apb1Prsc = 1;
 8001e5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d803      	bhi.n	8001e6a <RCC_GetPCLKxValue+0xb2>
 8001e62:	2301      	movs	r3, #1
 8001e64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001e68:	e027      	b.n	8001eba <RCC_GetPCLKxValue+0x102>
		else			apb1Prsc = apbPrscTable[(tmp - 4)];
 8001e6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e6e:	3b04      	subs	r3, #4
 8001e70:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001e74:	4413      	add	r3, r2
 8001e76:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001e7e:	e01c      	b.n	8001eba <RCC_GetPCLKxValue+0x102>
	}
	else if(pclkType == PCLK2)
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d119      	bne.n	8001eba <RCC_GetPCLKxValue+0x102>
	{
		tmp = (RCC->CFGR >> 11) & 0x7;
 8001e86:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <RCC_GetPCLKxValue+0x144>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	0adb      	lsrs	r3, r3, #11
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		if(tmp < 4)		apb2Prsc = 1;
 8001e96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e9a:	2b03      	cmp	r3, #3
 8001e9c:	d803      	bhi.n	8001ea6 <RCC_GetPCLKxValue+0xee>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001ea4:	e009      	b.n	8001eba <RCC_GetPCLKxValue+0x102>
		else			apb2Prsc = apbPrscTable[(tmp - 4)];
 8001ea6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001eaa:	3b04      	subs	r3, #4
 8001eac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001eb6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	}

	// 4. Calculate System clock value
	if(pclkType == PCLK1)			pclkValue = (sysclkValue / ahbPrsc) / apb1Prsc;
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10a      	bne.n	8001ed6 <RCC_GetPCLKxValue+0x11e>
 8001ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ec4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ec6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ed4:	e00c      	b.n	8001ef0 <RCC_GetPCLKxValue+0x138>
	else if(pclkType == PCLK2)		pclkValue = (sysclkValue / ahbPrsc) / apb2Prsc;
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d109      	bne.n	8001ef0 <RCC_GetPCLKxValue+0x138>
 8001edc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ee0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ee2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eee:	62bb      	str	r3, [r7, #40]	; 0x28


	return pclkValue; // [MHz]
 8001ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3734      	adds	r7, #52	; 0x34
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd90      	pop	{r4, r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000
 8001f00:	007a1200 	.word	0x007a1200
 8001f04:	08006998 	.word	0x08006998
 8001f08:	080069a8 	.word	0x080069a8

08001f0c <TIM_Base_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void TIM_Base_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	7f1b      	ldrb	r3, [r3, #28]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10b      	bne.n	8001f36 <TIM_Base_Init+0x2a>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_Base_MspInit(pTIMHandle->Instance);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f001 ffae 	bl	8003e84 <TIM_Base_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f81f 	bl	8001f6c <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	771a      	strb	r2, [r3, #28]
 8001f34:	e000      	b.n	8001f38 <TIM_Base_Init+0x2c>
		return;
 8001f36:	bf00      	nop
}
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <TIM_PWM_Init>:
}



void TIM_PWM_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	7f1b      	ldrb	r3, [r3, #28]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d109      	bne.n	8001f64 <TIM_PWM_Init+0x26>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_PWM_MspInit(pTIMHandle);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f001 ffaf 	bl	8003eb4 <TIM_PWM_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f808 	bl	8001f6c <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	771a      	strb	r2, [r3, #28]
 8001f62:	e000      	b.n	8001f66 <TIM_PWM_Init+0x28>
		return;
 8001f64:	bf00      	nop
}
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <TIM_Base_SetConfig>:
	 */
}


void TIM_Base_SetConfig(TIM_HandleTypeDef *pTIMHandle)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]

	// 1. Configure counter mode
	temp |= pTIMHandle->Init.CounterMode;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]

	// 2. Decide the use of Auto-reload preload
	temp |= pTIMHandle->Init.AutoReloadPreload;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]

	MODIFY_REG(pTIMHandle->Instance->CR1, (TIM_CR1_DIR | TIM_CR1_CMS | TIM_CR1_ARPE), temp);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	601a      	str	r2, [r3, #0]

	// 3. Configure ARR value
	pTIMHandle->Instance->ARR = (uint32_t)pTIMHandle->Init.Period;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	68d2      	ldr	r2, [r2, #12]
 8001fa8:	62da      	str	r2, [r3, #44]	; 0x2c

	// 4. Configure Prescaler value
	pTIMHandle->Instance->PSC = pTIMHandle->Init.Prescaler;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6852      	ldr	r2, [r2, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28

	// 5. Configure Repetition counter value
	pTIMHandle->Instance->RCR = pTIMHandle->Init.RepetitionCounter;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6952      	ldr	r2, [r2, #20]
 8001fbc:	631a      	str	r2, [r3, #48]	; 0x30

	// 6. Generate update event to reload some registers
	pTIMHandle->Instance->EGR |= TIM_EGR_UG;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f042 0201 	orr.w	r2, r2, #1
 8001fcc:	615a      	str	r2, [r3, #20]
}
 8001fce:	bf00      	nop
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <TIM_PWM_ConfigChannel>:


void TIM_PWM_ConfigChannel(TIM_HandleTypeDef *pTIMHandle, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	switch (Channel)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	f200 80d3 	bhi.w	8002192 <TIM_PWM_ConfigChannel+0x1ba>
 8001fec:	a201      	add	r2, pc, #4	; (adr r2, 8001ff4 <TIM_PWM_ConfigChannel+0x1c>)
 8001fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff2:	bf00      	nop
 8001ff4:	08002029 	.word	0x08002029
 8001ff8:	08002193 	.word	0x08002193
 8001ffc:	08002193 	.word	0x08002193
 8002000:	08002193 	.word	0x08002193
 8002004:	08002081 	.word	0x08002081
 8002008:	08002193 	.word	0x08002193
 800200c:	08002193 	.word	0x08002193
 8002010:	08002193 	.word	0x08002193
 8002014:	080020dd 	.word	0x080020dd
 8002018:	08002193 	.word	0x08002193
 800201c:	08002193 	.word	0x08002193
 8002020:	08002193 	.word	0x08002193
 8002024:	08002137 	.word	0x08002137
	{
		case TIM_CHANNEL_1:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC1E;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6a1a      	ldr	r2, [r3, #32]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC1S | TIM_CCMR1_OC1M), sConfig->OCMode);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC1P, sConfig->OCPolarity);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f023 0102 	bic.w	r1, r3, #2
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR1 = sConfig->Pulse;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	6852      	ldr	r2, [r2, #4]
 800206c:	635a      	str	r2, [r3, #52]	; 0x34

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	699a      	ldr	r2, [r3, #24]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f042 0208 	orr.w	r2, r2, #8
 800207c:	619a      	str	r2, [r3, #24]

			break;
 800207e:	e089      	b.n	8002194 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_2:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC2E;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6a1a      	ldr	r2, [r3, #32]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 0210 	bic.w	r2, r2, #16
 800208e:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC2S | TIM_CCMR1_OC2M), (sConfig->OCMode << 8U));
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	021a      	lsls	r2, r3, #8
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC2P, (sConfig->OCPolarity << 4U));
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	f023 0120 	bic.w	r1, r3, #32
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	011a      	lsls	r2, r3, #4
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR2 = sConfig->Pulse;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	6852      	ldr	r2, [r2, #4]
 80020c8:	639a      	str	r2, [r3, #56]	; 0x38

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	699a      	ldr	r2, [r3, #24]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020d8:	619a      	str	r2, [r3, #24]

			break;
 80020da:	e05b      	b.n	8002194 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_3:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC3E;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6a1a      	ldr	r2, [r3, #32]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020ea:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC3S | TIM_CCMR2_OC3M), sConfig->OCMode);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC3P, (sConfig->OCPolarity << 8U));
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	021a      	lsls	r2, r3, #8
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR3 = sConfig->Pulse;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	6852      	ldr	r2, [r2, #4]
 8002122:	63da      	str	r2, [r3, #60]	; 0x3c

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	69da      	ldr	r2, [r3, #28]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0208 	orr.w	r2, r2, #8
 8002132:	61da      	str	r2, [r3, #28]

			break;
 8002134:	e02e      	b.n	8002194 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_4:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC4E;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6a1a      	ldr	r2, [r3, #32]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002144:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC4S | TIM_CCMR2_OC4M), (sConfig->OCMode << 8U));
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	021a      	lsls	r2, r3, #8
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC4P, (sConfig->OCPolarity << 12U));
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	031a      	lsls	r2, r3, #12
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR4 = sConfig->Pulse;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	6852      	ldr	r2, [r2, #4]
 800217e:	641a      	str	r2, [r3, #64]	; 0x40

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	69da      	ldr	r2, [r3, #28]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800218e:	61da      	str	r2, [r3, #28]

			break;
 8002190:	e000      	b.n	8002194 <TIM_PWM_ConfigChannel+0x1bc>
		}
		default :
			break;
 8002192:	bf00      	nop
	}
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop

080021a0 <TIM_PeripheralClockControl>:


void TIM_PeripheralClockControl(TIM_TypeDef *TIMx, uint8_t En_or_Di)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	460b      	mov	r3, r1
 80021aa:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 80021ac:	78fb      	ldrb	r3, [r7, #3]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d157      	bne.n	8002262 <TIM_PeripheralClockControl+0xc2>
	{
		if(TIMx == TIM1)		RCC_TIM1_CLK_ENABLE();
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a5a      	ldr	r2, [pc, #360]	; (8002320 <TIM_PeripheralClockControl+0x180>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d106      	bne.n	80021c8 <TIM_PeripheralClockControl+0x28>
 80021ba:	4b5a      	ldr	r3, [pc, #360]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	4a59      	ldr	r2, [pc, #356]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021c4:	6193      	str	r3, [r2, #24]
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
	}
}
 80021c6:	e0a6      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_ENABLE();
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ce:	d106      	bne.n	80021de <TIM_PeripheralClockControl+0x3e>
 80021d0:	4b54      	ldr	r3, [pc, #336]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	4a53      	ldr	r2, [pc, #332]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	61d3      	str	r3, [r2, #28]
}
 80021dc:	e09b      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_ENABLE();
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a51      	ldr	r2, [pc, #324]	; (8002328 <TIM_PeripheralClockControl+0x188>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d106      	bne.n	80021f4 <TIM_PeripheralClockControl+0x54>
 80021e6:	4b4f      	ldr	r3, [pc, #316]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021e8:	69db      	ldr	r3, [r3, #28]
 80021ea:	4a4e      	ldr	r2, [pc, #312]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	61d3      	str	r3, [r2, #28]
}
 80021f2:	e090      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_ENABLE();
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a4d      	ldr	r2, [pc, #308]	; (800232c <TIM_PeripheralClockControl+0x18c>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d106      	bne.n	800220a <TIM_PeripheralClockControl+0x6a>
 80021fc:	4b49      	ldr	r3, [pc, #292]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80021fe:	69db      	ldr	r3, [r3, #28]
 8002200:	4a48      	ldr	r2, [pc, #288]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	61d3      	str	r3, [r2, #28]
}
 8002208:	e085      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_ENABLE();
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a48      	ldr	r2, [pc, #288]	; (8002330 <TIM_PeripheralClockControl+0x190>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d106      	bne.n	8002220 <TIM_PeripheralClockControl+0x80>
 8002212:	4b44      	ldr	r3, [pc, #272]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	4a43      	ldr	r2, [pc, #268]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002218:	f043 0308 	orr.w	r3, r3, #8
 800221c:	61d3      	str	r3, [r2, #28]
}
 800221e:	e07a      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_ENABLE();
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a44      	ldr	r2, [pc, #272]	; (8002334 <TIM_PeripheralClockControl+0x194>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d106      	bne.n	8002236 <TIM_PeripheralClockControl+0x96>
 8002228:	4b3e      	ldr	r3, [pc, #248]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	4a3d      	ldr	r2, [pc, #244]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800222e:	f043 0310 	orr.w	r3, r3, #16
 8002232:	61d3      	str	r3, [r2, #28]
}
 8002234:	e06f      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_ENABLE();
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a3f      	ldr	r2, [pc, #252]	; (8002338 <TIM_PeripheralClockControl+0x198>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d106      	bne.n	800224c <TIM_PeripheralClockControl+0xac>
 800223e:	4b39      	ldr	r3, [pc, #228]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	4a38      	ldr	r2, [pc, #224]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002244:	f043 0320 	orr.w	r3, r3, #32
 8002248:	61d3      	str	r3, [r2, #28]
}
 800224a:	e064      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_ENABLE();
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a3b      	ldr	r2, [pc, #236]	; (800233c <TIM_PeripheralClockControl+0x19c>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d160      	bne.n	8002316 <TIM_PeripheralClockControl+0x176>
 8002254:	4b33      	ldr	r3, [pc, #204]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	4a32      	ldr	r2, [pc, #200]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800225a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800225e:	6193      	str	r3, [r2, #24]
}
 8002260:	e059      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
	else if(En_or_Di == DISABLE)
 8002262:	78fb      	ldrb	r3, [r7, #3]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d156      	bne.n	8002316 <TIM_PeripheralClockControl+0x176>
		if(TIMx == TIM1)		RCC_TIM1_CLK_DISABLE();
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a2d      	ldr	r2, [pc, #180]	; (8002320 <TIM_PeripheralClockControl+0x180>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d106      	bne.n	800227e <TIM_PeripheralClockControl+0xde>
 8002270:	4b2c      	ldr	r3, [pc, #176]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	4a2b      	ldr	r2, [pc, #172]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002276:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800227a:	6193      	str	r3, [r2, #24]
}
 800227c:	e04b      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_DISABLE();
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002284:	d106      	bne.n	8002294 <TIM_PeripheralClockControl+0xf4>
 8002286:	4b27      	ldr	r3, [pc, #156]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a26      	ldr	r2, [pc, #152]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800228c:	f023 0301 	bic.w	r3, r3, #1
 8002290:	61d3      	str	r3, [r2, #28]
}
 8002292:	e040      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_DISABLE();
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a24      	ldr	r2, [pc, #144]	; (8002328 <TIM_PeripheralClockControl+0x188>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d106      	bne.n	80022aa <TIM_PeripheralClockControl+0x10a>
 800229c:	4b21      	ldr	r3, [pc, #132]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	4a20      	ldr	r2, [pc, #128]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022a2:	f023 0302 	bic.w	r3, r3, #2
 80022a6:	61d3      	str	r3, [r2, #28]
}
 80022a8:	e035      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_DISABLE();
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a1f      	ldr	r2, [pc, #124]	; (800232c <TIM_PeripheralClockControl+0x18c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d106      	bne.n	80022c0 <TIM_PeripheralClockControl+0x120>
 80022b2:	4b1c      	ldr	r3, [pc, #112]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022b8:	f023 0304 	bic.w	r3, r3, #4
 80022bc:	61d3      	str	r3, [r2, #28]
}
 80022be:	e02a      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a1b      	ldr	r2, [pc, #108]	; (8002330 <TIM_PeripheralClockControl+0x190>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d106      	bne.n	80022d6 <TIM_PeripheralClockControl+0x136>
 80022c8:	4b16      	ldr	r3, [pc, #88]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	4a15      	ldr	r2, [pc, #84]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022ce:	f023 0308 	bic.w	r3, r3, #8
 80022d2:	61d3      	str	r3, [r2, #28]
}
 80022d4:	e01f      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a16      	ldr	r2, [pc, #88]	; (8002334 <TIM_PeripheralClockControl+0x194>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d106      	bne.n	80022ec <TIM_PeripheralClockControl+0x14c>
 80022de:	4b11      	ldr	r3, [pc, #68]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	4a10      	ldr	r2, [pc, #64]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022e4:	f023 0310 	bic.w	r3, r3, #16
 80022e8:	61d3      	str	r3, [r2, #28]
}
 80022ea:	e014      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a12      	ldr	r2, [pc, #72]	; (8002338 <TIM_PeripheralClockControl+0x198>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d106      	bne.n	8002302 <TIM_PeripheralClockControl+0x162>
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 80022fa:	f023 0320 	bic.w	r3, r3, #32
 80022fe:	61d3      	str	r3, [r2, #28]
}
 8002300:	e009      	b.n	8002316 <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a0d      	ldr	r2, [pc, #52]	; (800233c <TIM_PeripheralClockControl+0x19c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d105      	bne.n	8002316 <TIM_PeripheralClockControl+0x176>
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	4a05      	ldr	r2, [pc, #20]	; (8002324 <TIM_PeripheralClockControl+0x184>)
 8002310:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002314:	6193      	str	r3, [r2, #24]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	40012c00 	.word	0x40012c00
 8002324:	40021000 	.word	0x40021000
 8002328:	40000400 	.word	0x40000400
 800232c:	40000800 	.word	0x40000800
 8002330:	40000c00 	.word	0x40000c00
 8002334:	40001000 	.word	0x40001000
 8002338:	40001400 	.word	0x40001400
 800233c:	40013400 	.word	0x40013400

08002340 <TIM_PWM_Start>:


void TIM_PWM_Start(TIM_HandleTypeDef *pTIMHandle, uint32_t Channel)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
	// Enable the channel
	if(Channel == TIM_CHANNEL_1)		pTIMHandle->Instance->CCER |= TIM_CCER_CC1E;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d108      	bne.n	8002362 <TIM_PWM_Start+0x22>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6a1a      	ldr	r2, [r3, #32]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	621a      	str	r2, [r3, #32]
 8002360:	e022      	b.n	80023a8 <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_2)	pTIMHandle->Instance->CCER |= TIM_CCER_CC2E;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b04      	cmp	r3, #4
 8002366:	d108      	bne.n	800237a <TIM_PWM_Start+0x3a>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6a1a      	ldr	r2, [r3, #32]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f042 0210 	orr.w	r2, r2, #16
 8002376:	621a      	str	r2, [r3, #32]
 8002378:	e016      	b.n	80023a8 <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_3)	pTIMHandle->Instance->CCER |= TIM_CCER_CC3E;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	2b08      	cmp	r3, #8
 800237e:	d108      	bne.n	8002392 <TIM_PWM_Start+0x52>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a1a      	ldr	r2, [r3, #32]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800238e:	621a      	str	r2, [r3, #32]
 8002390:	e00a      	b.n	80023a8 <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_4)	pTIMHandle->Instance->CCER |= TIM_CCER_CC4E;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	2b0c      	cmp	r3, #12
 8002396:	d107      	bne.n	80023a8 <TIM_PWM_Start+0x68>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6a1a      	ldr	r2, [r3, #32]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023a6:	621a      	str	r2, [r3, #32]

	// Enable the Main output
	pTIMHandle->Instance->BDTR |= TIM_BDTR_MOE;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023b6:	645a      	str	r2, [r3, #68]	; 0x44

	// Enable the TIM1
	pTIMHandle->Instance->CR1 |= TIM_CR1_CEN;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bc80      	pop	{r7}
 80023d0:	4770      	bx	lr
	...

080023d4 <TIM_IRQHandling>:



void TIM_IRQHandling(TIM_HandleTypeDef *pTIMHandle)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for TIM */

	uint32_t temp1, temp2;

	// 1. Handle for interrupt generated by Update Event
	temp1 = READ_BIT(pTIMHandle->Instance->SR, TIM_SR_UIF);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
	temp2 = READ_BIT(pTIMHandle->Instance->DIER, TIM_DIER_UIE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	60bb      	str	r3, [r7, #8]

	if(temp1 && temp2)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00b      	beq.n	8002412 <TIM_IRQHandling+0x3e>
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <TIM_IRQHandling+0x3e>
	{
		// This interrupt is generated by Update Event
		CLEAR_FLAG(TIM6->SR, TIM_SR_UIF);
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <TIM_IRQHandling+0x48>)
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	4a05      	ldr	r2, [pc, #20]	; (800241c <TIM_IRQHandling+0x48>)
 8002406:	f023 0301 	bic.w	r3, r3, #1
 800240a:	6113      	str	r3, [r2, #16]

		TIM_PeriodElapsedCallback(pTIMHandle);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f002 f857 	bl	80044c0 <TIM_PeriodElapsedCallback>
	}
}
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40001000 	.word	0x40001000

08002420 <USART_Init>:
static void UART_DMAError(DMA_HandleTypeDef *pDMAHandle);



void USART_Init(UART_HandleTypeDef *pUSARTHandle)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	// Temporary register for USART configuration
	uint32_t config = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]

	// Init the Low level hardware of USART : GPIO, CLOCK
	USART_MspInit(pUSARTHandle);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f001 fc95 	bl	8003d5c <USART_MspInit>

	// USARTx Disable for configuration
	USART_PeripheralControl(pUSARTHandle->Instance, DISABLE);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2100      	movs	r1, #0
 8002438:	4618      	mov	r0, r3
 800243a:	f000 f8db 	bl	80025f4 <USART_PeripheralControl>

	/* --------------------- USART_CR1 configuration --------------------- */

	// 1. Enable USART Tx and Rx engines according to the Mode configuration item
	config |= (uint32_t)pUSARTHandle->Init.Mode | pUSARTHandle->Init.WordLength | pUSARTHandle->Init.Parity;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4313      	orrs	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR1, (uint32_t)(USART_CR1_TE | USART_CR1_RE | USART_CR1_M | USART_CR1_PCE | USART_CR1_PS), config);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800245e:	f023 030c 	bic.w	r3, r3, #12
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	68f9      	ldr	r1, [r7, #12]
 8002468:	430b      	orrs	r3, r1
 800246a:	60d3      	str	r3, [r2, #12]
	config = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_CR2 configuration --------------------- */
	config |= (uint32_t)pUSARTHandle->Init.StopBits;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR2, (uint32_t)USART_CR2_STOP, config);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	430a      	orrs	r2, r1
 800248c:	611a      	str	r2, [r3, #16]
	config = 0;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_CR3 configuration --------------------- */
	config |= (uint32_t)pUSARTHandle->Init.HwFlowCtl;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4313      	orrs	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR3, (uint32_t)(USART_CR3_CTSE | USART_CR3_RTSE), config);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	615a      	str	r2, [r3, #20]
	config = 0;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_BRR configuration --------------------- */
	USART_SetBaudRate(pUSARTHandle->Instance, pUSARTHandle->Init.BaudRate);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	4619      	mov	r1, r3
 80024be:	4610      	mov	r0, r2
 80024c0:	f000 f8b6 	bl	8002630 <USART_SetBaudRate>


	// USARTx Enable for configuration
	USART_PeripheralControl(pUSARTHandle->Instance, ENABLE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2101      	movs	r1, #1
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f892 	bl	80025f4 <USART_PeripheralControl>

	// Init the USART state
	pUSARTHandle->State = USART_STATE_READY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 80024d8:	bf00      	nop
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <USART_PeripheralClockControl>:
}



void USART_PeripheralClockControl(USART_TypeDef *USARTx, uint8_t En_or_Di)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d136      	bne.n	8002560 <USART_PeripheralClockControl+0x80>
	{
		if(USARTx == USART1)		RCC_USART1_CLK_ENABLE();
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a39      	ldr	r2, [pc, #228]	; (80025dc <USART_PeripheralClockControl+0xfc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d106      	bne.n	8002508 <USART_PeripheralClockControl+0x28>
 80024fa:	4b39      	ldr	r3, [pc, #228]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	4a38      	ldr	r2, [pc, #224]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002500:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002504:	6193      	str	r3, [r2, #24]
		else if(USARTx == USART2)	RCC_USART2_CLK_DISABLE();
		else if(USARTx == USART3)	RCC_USART3_CLK_DISABLE();
		else if(USARTx == UART4)	RCC_UART4_CLK_DISABLE();
		else if(USARTx == UART5)	RCC_UART5_CLK_DISABLE();
	}
}
 8002506:	e064      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART2)	RCC_USART2_CLK_ENABLE();
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a36      	ldr	r2, [pc, #216]	; (80025e4 <USART_PeripheralClockControl+0x104>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d106      	bne.n	800251e <USART_PeripheralClockControl+0x3e>
 8002510:	4b33      	ldr	r3, [pc, #204]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	4a32      	ldr	r2, [pc, #200]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002516:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800251a:	61d3      	str	r3, [r2, #28]
}
 800251c:	e059      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART3)	RCC_USART3_CLK_ENABLE();
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a31      	ldr	r2, [pc, #196]	; (80025e8 <USART_PeripheralClockControl+0x108>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d106      	bne.n	8002534 <USART_PeripheralClockControl+0x54>
 8002526:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4a2d      	ldr	r2, [pc, #180]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 800252c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002530:	61d3      	str	r3, [r2, #28]
}
 8002532:	e04e      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART4)	RCC_UART4_CLK_ENABLE();
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a2d      	ldr	r2, [pc, #180]	; (80025ec <USART_PeripheralClockControl+0x10c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d106      	bne.n	800254a <USART_PeripheralClockControl+0x6a>
 800253c:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	4a27      	ldr	r2, [pc, #156]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002542:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002546:	61d3      	str	r3, [r2, #28]
}
 8002548:	e043      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART5)	RCC_UART5_CLK_ENABLE();
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a28      	ldr	r2, [pc, #160]	; (80025f0 <USART_PeripheralClockControl+0x110>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d13f      	bne.n	80025d2 <USART_PeripheralClockControl+0xf2>
 8002552:	4b23      	ldr	r3, [pc, #140]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	4a22      	ldr	r2, [pc, #136]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800255c:	61d3      	str	r3, [r2, #28]
}
 800255e:	e038      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
	else if(En_or_Di == DISABLE)
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d135      	bne.n	80025d2 <USART_PeripheralClockControl+0xf2>
		if(USARTx == USART1)		RCC_USART1_CLK_DISABLE();
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a1c      	ldr	r2, [pc, #112]	; (80025dc <USART_PeripheralClockControl+0xfc>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d106      	bne.n	800257c <USART_PeripheralClockControl+0x9c>
 800256e:	4b1c      	ldr	r3, [pc, #112]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	4a1b      	ldr	r2, [pc, #108]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002574:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002578:	6193      	str	r3, [r2, #24]
}
 800257a:	e02a      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART2)	RCC_USART2_CLK_DISABLE();
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a19      	ldr	r2, [pc, #100]	; (80025e4 <USART_PeripheralClockControl+0x104>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d106      	bne.n	8002592 <USART_PeripheralClockControl+0xb2>
 8002584:	4b16      	ldr	r3, [pc, #88]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	4a15      	ldr	r2, [pc, #84]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 800258a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800258e:	61d3      	str	r3, [r2, #28]
}
 8002590:	e01f      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART3)	RCC_USART3_CLK_DISABLE();
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <USART_PeripheralClockControl+0x108>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d106      	bne.n	80025a8 <USART_PeripheralClockControl+0xc8>
 800259a:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	4a10      	ldr	r2, [pc, #64]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80025a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025a4:	61d3      	str	r3, [r2, #28]
}
 80025a6:	e014      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART4)	RCC_UART4_CLK_DISABLE();
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a10      	ldr	r2, [pc, #64]	; (80025ec <USART_PeripheralClockControl+0x10c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d106      	bne.n	80025be <USART_PeripheralClockControl+0xde>
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	4a0a      	ldr	r2, [pc, #40]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80025b6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80025ba:	61d3      	str	r3, [r2, #28]
}
 80025bc:	e009      	b.n	80025d2 <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART5)	RCC_UART5_CLK_DISABLE();
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a0b      	ldr	r2, [pc, #44]	; (80025f0 <USART_PeripheralClockControl+0x110>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d105      	bne.n	80025d2 <USART_PeripheralClockControl+0xf2>
 80025c6:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	4a05      	ldr	r2, [pc, #20]	; (80025e0 <USART_PeripheralClockControl+0x100>)
 80025cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80025d0:	61d3      	str	r3, [r2, #28]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	40013800 	.word	0x40013800
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40004400 	.word	0x40004400
 80025e8:	40004800 	.word	0x40004800
 80025ec:	40004c00 	.word	0x40004c00
 80025f0:	40005000 	.word	0x40005000

080025f4 <USART_PeripheralControl>:


void USART_PeripheralControl(USART_TypeDef *USARTx, uint8_t En_or_Di)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)				SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002600:	78fb      	ldrb	r3, [r7, #3]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d106      	bne.n	8002614 <USART_PeripheralControl+0x20>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	60da      	str	r2, [r3, #12]
	else if(En_or_Di == DISABLE)		CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
}
 8002612:	e008      	b.n	8002626 <USART_PeripheralControl+0x32>
	else if(En_or_Di == DISABLE)		CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8002614:	78fb      	ldrb	r3, [r7, #3]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d105      	bne.n	8002626 <USART_PeripheralControl+0x32>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	60da      	str	r2, [r3, #12]
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <USART_SetBaudRate>:


void USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t BaudRate)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b089      	sub	sp, #36	; 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
	uint32_t usartDiv;
	uint32_t mantissa, fraction;
	uint8_t tmp;

	// 1. Get PCLK of USARTx
	if(USARTx == USART1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a2b      	ldr	r2, [pc, #172]	; (80026ec <USART_SetBaudRate+0xbc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d104      	bne.n	800264c <USART_SetBaudRate+0x1c>
	{
		// Case of USART1
		pclk = RCC_GetPCLKxValue(PCLK2);
 8002642:	2001      	movs	r0, #1
 8002644:	f7ff fbb8 	bl	8001db8 <RCC_GetPCLKxValue>
 8002648:	61f8      	str	r0, [r7, #28]
 800264a:	e003      	b.n	8002654 <USART_SetBaudRate+0x24>
	}
	else
	{
		// Case of USART2/3/4/5
		pclk = RCC_GetPCLKxValue(PCLK1);
 800264c:	2000      	movs	r0, #0
 800264e:	f7ff fbb3 	bl	8001db8 <RCC_GetPCLKxValue>
 8002652:	61f8      	str	r0, [r7, #28]
	}

	// 2. Calculate USARTDIV vlaue by given PCLK, BaudRate
	usartDiv = ((float)pclk / (16 * BaudRate)) * 100;
 8002654:	69f8      	ldr	r0, [r7, #28]
 8002656:	f7fe fafd 	bl	8000c54 <__aeabi_ui2f>
 800265a:	4604      	mov	r4, r0
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	4618      	mov	r0, r3
 8002662:	f7fe faf7 	bl	8000c54 <__aeabi_ui2f>
 8002666:	4603      	mov	r3, r0
 8002668:	4619      	mov	r1, r3
 800266a:	4620      	mov	r0, r4
 800266c:	f7fe fbfe 	bl	8000e6c <__aeabi_fdiv>
 8002670:	4603      	mov	r3, r0
 8002672:	491f      	ldr	r1, [pc, #124]	; (80026f0 <USART_SetBaudRate+0xc0>)
 8002674:	4618      	mov	r0, r3
 8002676:	f7fe fb45 	bl	8000d04 <__aeabi_fmul>
 800267a:	4603      	mov	r3, r0
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fc91 	bl	8000fa4 <__aeabi_f2uiz>
 8002682:	4603      	mov	r3, r0
 8002684:	61bb      	str	r3, [r7, #24]

	// 3. Extract Mantissa part from USARTDIV
	mantissa = usartDiv / 100;
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4a1a      	ldr	r2, [pc, #104]	; (80026f4 <USART_SetBaudRate+0xc4>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	095b      	lsrs	r3, r3, #5
 8002690:	617b      	str	r3, [r7, #20]

	// 4. Extract Fraction part from USARTDIV
	tmp = usartDiv - (mantissa * 100);
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	4619      	mov	r1, r3
 800269c:	0089      	lsls	r1, r1, #2
 800269e:	440b      	add	r3, r1
 80026a0:	4619      	mov	r1, r3
 80026a2:	0088      	lsls	r0, r1, #2
 80026a4:	4619      	mov	r1, r3
 80026a6:	4603      	mov	r3, r0
 80026a8:	440b      	add	r3, r1
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	74fb      	strb	r3, [r7, #19]

	fraction = (uint8_t)((((tmp * 16) + 50) / 100) & 0xF);
 80026b2:	7cfb      	ldrb	r3, [r7, #19]
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	3332      	adds	r3, #50	; 0x32
 80026b8:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <USART_SetBaudRate+0xc4>)
 80026ba:	fb82 1203 	smull	r1, r2, r2, r3
 80026be:	1152      	asrs	r2, r2, #5
 80026c0:	17db      	asrs	r3, r3, #31
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	60fb      	str	r3, [r7, #12]

	// 5. Write Mantissa part and Fraction part value to USART_BRR
	CLEAR_REG(USARTx->BRR);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]

	USARTx->BRR |= ((mantissa << 4) | fraction);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	0119      	lsls	r1, r3, #4
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	430b      	orrs	r3, r1
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	609a      	str	r2, [r3, #8]
}
 80026e4:	bf00      	nop
 80026e6:	3724      	adds	r7, #36	; 0x24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd90      	pop	{r4, r7, pc}
 80026ec:	40013800 	.word	0x40013800
 80026f0:	42c80000 	.word	0x42c80000
 80026f4:	51eb851f 	.word	0x51eb851f

080026f8 <UART_Transmit_DMA>:
	return pUSARTHandle->State;
}


void UART_Transmit_DMA(UART_HandleTypeDef *pUSARTHandle, uint8_t *pData, uint16_t Size)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	4613      	mov	r3, r2
 8002704:	80fb      	strh	r3, [r7, #6]
	uint32_t *tmp;

	pUSARTHandle->pTxBuffPtr = pData;
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	621a      	str	r2, [r3, #32]
	pUSARTHandle->TxXferSize = Size;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	88fa      	ldrh	r2, [r7, #6]
 8002710:	849a      	strh	r2, [r3, #36]	; 0x24
	pUSARTHandle->TxXferCount = Size;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	88fa      	ldrh	r2, [r7, #6]
 8002716:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Set the UART DMA transfer complete callback */
	pUSARTHandle->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	4a17      	ldr	r2, [pc, #92]	; (800277c <UART_Transmit_DMA+0x84>)
 800271e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
	pUSARTHandle->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	4a16      	ldr	r2, [pc, #88]	; (8002780 <UART_Transmit_DMA+0x88>)
 8002726:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
	pUSARTHandle->hdmatx->XferErrorCallback = UART_DMAError;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	4a15      	ldr	r2, [pc, #84]	; (8002784 <UART_Transmit_DMA+0x8c>)
 800272e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
	pUSARTHandle->hdmatx->XferAbortCallback = NULL;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	2200      	movs	r2, #0
 8002736:	635a      	str	r2, [r3, #52]	; 0x34

	/* Enable the UART transmit DMA channel */
	tmp = (uint32_t *)&pData;
 8002738:	f107 0308 	add.w	r3, r7, #8
 800273c:	617b      	str	r3, [r7, #20]
	DMA_Start_IT(pUSARTHandle->hdmatx, *(uint32_t *)tmp, (uint32_t)&pUSARTHandle->Instance->DR, Size);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	6819      	ldr	r1, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	3304      	adds	r3, #4
 800274c:	461a      	mov	r2, r3
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	f7fe fcdf 	bl	8001112 <DMA_Start_IT>

	/* Clear the TC flag in the SR register by writing 0 to it */
	CLEAR_FLAG(pUSARTHandle->Instance->SR, UART_FLAG_TC);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002762:	601a      	str	r2, [r3, #0]

	/* Enable the DMA transfer for transmit request by setting the DMAT bit
	   in the UART CR3 register */
	SET_BIT(pUSARTHandle->Instance->CR3, USART_CR3_DMAT);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002772:	615a      	str	r2, [r3, #20]
}
 8002774:	bf00      	nop
 8002776:	3718      	adds	r7, #24
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	080027bf 	.word	0x080027bf
 8002780:	080027db 	.word	0x080027db
 8002784:	080027f7 	.word	0x080027f7

08002788 <UART_TxCpltCallback>:


__weak void UART_TxCpltCallback(UART_HandleTypeDef *pUSARTHandle)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(pUSARTHandle);
	/* NOTE: This function should not be modified, when the callback is needed,
		   the UART_TxCpltCallback could be implemented in the user file
	*/
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <UART_TxHalfCpltCallback>:


__weak void UART_TxHalfCpltCallback(UART_HandleTypeDef *pUSARTHandle)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(pUSARTHandle);
  /* NOTE: This function should not be modified, when the callback is needed,
           the UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <UART_ErrorCallback>:


__weak void UART_ErrorCallback(UART_HandleTypeDef *pUSARTHandle)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(pUSARTHandle);
  /* NOTE: This function should not be modified, when the callback is needed,
           the UART_ErrorCallback could be implemented in the user file
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <UART_DMATransmitCplt>:
}



static void UART_DMATransmitCplt(DMA_HandleTypeDef *pDMAHandle)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *pUSARTHandle = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)pDMAHandle)->Parent;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	60fb      	str	r3, [r7, #12]

	UART_TxCpltCallback(pUSARTHandle);
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f7ff ffdb 	bl	8002788 <UART_TxCpltCallback>
}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <UART_DMATxHalfCplt>:


static void UART_DMATxHalfCplt(DMA_HandleTypeDef *pDMAHandle)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *pUSARTHandle = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)pDMAHandle)->Parent;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	60fb      	str	r3, [r7, #12]

	UART_TxHalfCpltCallback(pUSARTHandle);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff ffd6 	bl	800279a <UART_TxHalfCpltCallback>
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <UART_DMAError>:


static void UART_DMAError(DMA_HandleTypeDef *pDMAHandle)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *pUSARTHandle = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)pDMAHandle)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	60fb      	str	r3, [r7, #12]

	UART_ErrorCallback(pUSARTHandle);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff ffd1 	bl	80027ac <UART_ErrorCallback>
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <BLDC_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void BLDC_Init(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
	// Init the Low level hardware of BLDC : GPIO, EXTI, TIMER
	BLDC_MspInit(pBLDCHandle);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f001 fbc2 	bl	8003fa4 <BLDC_MspInit>

}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <BLDC_Drive>:
	 */
}


void BLDC_Drive(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	switch(pBLDCHandle->HallPhase)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002836:	3b01      	subs	r3, #1
 8002838:	2b05      	cmp	r3, #5
 800283a:	d87b      	bhi.n	8002934 <BLDC_Drive+0x10c>
 800283c:	a201      	add	r2, pc, #4	; (adr r2, 8002844 <BLDC_Drive+0x1c>)
 800283e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002842:	bf00      	nop
 8002844:	08002911 	.word	0x08002911
 8002848:	08002881 	.word	0x08002881
 800284c:	0800285d 	.word	0x0800285d
 8002850:	080028c9 	.word	0x080028c9
 8002854:	080028ed 	.word	0x080028ed
 8002858:	080028a5 	.word	0x080028a5
	{
		case Phase1:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step5(pBLDCHandle);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002862:	2b00      	cmp	r3, #0
 8002864:	d103      	bne.n	800286e <BLDC_Drive+0x46>
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fb0a 	bl	8002e80 <BLDC_Step5>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step2(pBLDCHandle);
			break;
 800286c:	e064      	b.n	8002938 <BLDC_Drive+0x110>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step2(pBLDCHandle);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002874:	2b01      	cmp	r3, #1
 8002876:	d15f      	bne.n	8002938 <BLDC_Drive+0x110>
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 fa59 	bl	8002d30 <BLDC_Step2>
			break;
 800287e:	e05b      	b.n	8002938 <BLDC_Drive+0x110>
		}

		case Phase2:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step4(pBLDCHandle);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002886:	2b00      	cmp	r3, #0
 8002888:	d103      	bne.n	8002892 <BLDC_Drive+0x6a>
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 fac0 	bl	8002e10 <BLDC_Step4>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step1(pBLDCHandle);
			break;
 8002890:	e054      	b.n	800293c <BLDC_Drive+0x114>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step1(pBLDCHandle);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002898:	2b01      	cmp	r3, #1
 800289a:	d14f      	bne.n	800293c <BLDC_Drive+0x114>
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 fa0f 	bl	8002cc0 <BLDC_Step1>
			break;
 80028a2:	e04b      	b.n	800293c <BLDC_Drive+0x114>
		}

		case Phase3:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step3(pBLDCHandle);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d103      	bne.n	80028b6 <BLDC_Drive+0x8e>
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fa76 	bl	8002da0 <BLDC_Step3>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step6(pBLDCHandle);
			break;
 80028b4:	e044      	b.n	8002940 <BLDC_Drive+0x118>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step6(pBLDCHandle);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d13f      	bne.n	8002940 <BLDC_Drive+0x118>
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 fb15 	bl	8002ef0 <BLDC_Step6>
			break;
 80028c6:	e03b      	b.n	8002940 <BLDC_Drive+0x118>
		}

		case Phase4:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step2(pBLDCHandle);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <BLDC_Drive+0xb2>
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa2c 	bl	8002d30 <BLDC_Step2>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step5(pBLDCHandle);
			break;
 80028d8:	e034      	b.n	8002944 <BLDC_Drive+0x11c>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step5(pBLDCHandle);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d12f      	bne.n	8002944 <BLDC_Drive+0x11c>
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 facb 	bl	8002e80 <BLDC_Step5>
			break;
 80028ea:	e02b      	b.n	8002944 <BLDC_Drive+0x11c>
		}

		case Phase5:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step1(pBLDCHandle);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d103      	bne.n	80028fe <BLDC_Drive+0xd6>
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f9e2 	bl	8002cc0 <BLDC_Step1>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step4(pBLDCHandle);
			break;
 80028fc:	e024      	b.n	8002948 <BLDC_Drive+0x120>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step4(pBLDCHandle);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002904:	2b01      	cmp	r3, #1
 8002906:	d11f      	bne.n	8002948 <BLDC_Drive+0x120>
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 fa81 	bl	8002e10 <BLDC_Step4>
			break;
 800290e:	e01b      	b.n	8002948 <BLDC_Drive+0x120>
		}

		case Phase6:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step6(pBLDCHandle);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002916:	2b00      	cmp	r3, #0
 8002918:	d103      	bne.n	8002922 <BLDC_Drive+0xfa>
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fae8 	bl	8002ef0 <BLDC_Step6>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step3(pBLDCHandle);
			break;
 8002920:	e014      	b.n	800294c <BLDC_Drive+0x124>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step3(pBLDCHandle);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002928:	2b01      	cmp	r3, #1
 800292a:	d10f      	bne.n	800294c <BLDC_Drive+0x124>
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 fa37 	bl	8002da0 <BLDC_Step3>
			break;
 8002932:	e00b      	b.n	800294c <BLDC_Drive+0x124>
		}

		default :
			break;
 8002934:	bf00      	nop
 8002936:	e00a      	b.n	800294e <BLDC_Drive+0x126>
			break;
 8002938:	bf00      	nop
 800293a:	e008      	b.n	800294e <BLDC_Drive+0x126>
			break;
 800293c:	bf00      	nop
 800293e:	e006      	b.n	800294e <BLDC_Drive+0x126>
			break;
 8002940:	bf00      	nop
 8002942:	e004      	b.n	800294e <BLDC_Drive+0x126>
			break;
 8002944:	bf00      	nop
 8002946:	e002      	b.n	800294e <BLDC_Drive+0x126>
			break;
 8002948:	bf00      	nop
 800294a:	e000      	b.n	800294e <BLDC_Drive+0x126>
			break;
 800294c:	bf00      	nop
	}
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop

08002958 <BLDC_Get_Speed>:


void BLDC_Get_Speed(BLDC_HandleTypeDef *pBLDCHandle, double Ts)
{
 8002958:	b5b0      	push	{r4, r5, r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	e9c7 2300 	strd	r2, r3, [r7]
	int16_t deltaHallCount;

	deltaHallCount = pBLDCHandle->HallCount - pBLDCHandle->OldHallCount;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800296e:	b29b      	uxth	r3, r3
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	b29b      	uxth	r3, r3
 8002974:	82fb      	strh	r3, [r7, #22]
	pBLDCHandle->OldHallCount = pBLDCHandle->HallCount;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	65da      	str	r2, [r3, #92]	; 0x5c

	pBLDCHandle->CurSpeed = 60. * (double)deltaHallCount / (pBLDCHandle->MotorPoleNum * pBLDCHandle->MotorGearRatio * 3.) / Ts;
 800297e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002982:	4618      	mov	r0, r3
 8002984:	f7fd fd4e 	bl	8000424 <__aeabi_i2d>
 8002988:	f04f 0200 	mov.w	r2, #0
 800298c:	4b17      	ldr	r3, [pc, #92]	; (80029ec <BLDC_Get_Speed+0x94>)
 800298e:	f7fd fdb3 	bl	80004f8 <__aeabi_dmul>
 8002992:	4603      	mov	r3, r0
 8002994:	460c      	mov	r4, r1
 8002996:	4625      	mov	r5, r4
 8002998:	461c      	mov	r4, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029a0:	461a      	mov	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029a8:	fb03 f302 	mul.w	r3, r3, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fd39 	bl	8000424 <__aeabi_i2d>
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	4b0e      	ldr	r3, [pc, #56]	; (80029f0 <BLDC_Get_Speed+0x98>)
 80029b8:	f7fd fd9e 	bl	80004f8 <__aeabi_dmul>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4620      	mov	r0, r4
 80029c2:	4629      	mov	r1, r5
 80029c4:	f7fd fec2 	bl	800074c <__aeabi_ddiv>
 80029c8:	4603      	mov	r3, r0
 80029ca:	460c      	mov	r4, r1
 80029cc:	4618      	mov	r0, r3
 80029ce:	4621      	mov	r1, r4
 80029d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029d4:	f7fd feba 	bl	800074c <__aeabi_ddiv>
 80029d8:	4603      	mov	r3, r0
 80029da:	460c      	mov	r4, r1
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bdb0      	pop	{r4, r5, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	404e0000 	.word	0x404e0000
 80029f0:	40080000 	.word	0x40080000

080029f4 <BLDC_Get_Position>:


void BLDC_Get_Position(BLDC_HandleTypeDef *pBLDCHandle)
{
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	switch(pBLDCHandle->HallPhase)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a02:	3b01      	subs	r3, #1
 8002a04:	2b05      	cmp	r3, #5
 8002a06:	f200 8093 	bhi.w	8002b30 <BLDC_Get_Position+0x13c>
 8002a0a:	a201      	add	r2, pc, #4	; (adr r2, 8002a10 <BLDC_Get_Position+0x1c>)
 8002a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a10:	08002b05 	.word	0x08002b05
 8002a14:	08002a55 	.word	0x08002a55
 8002a18:	08002a29 	.word	0x08002a29
 8002a1c:	08002aad 	.word	0x08002aad
 8002a20:	08002ad9 	.word	0x08002ad9
 8002a24:	08002a81 	.word	0x08002a81
	{
		case Phase1:
		{
			if(pBLDCHandle->OldHallPhase == Phase2)				pBLDCHandle->HallCount++;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d105      	bne.n	8002a3e <BLDC_Get_Position+0x4a>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase6)		pBLDCHandle->HallCount--;
			break;
 8002a3c:	e07a      	b.n	8002b34 <BLDC_Get_Position+0x140>
			else if(pBLDCHandle->OldHallPhase == Phase6)		pBLDCHandle->HallCount--;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d175      	bne.n	8002b34 <BLDC_Get_Position+0x140>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4c:	1e5a      	subs	r2, r3, #1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002a52:	e06f      	b.n	8002b34 <BLDC_Get_Position+0x140>
		}
		case Phase2:
		{
			if(pBLDCHandle->OldHallPhase == Phase3)				pBLDCHandle->HallCount++;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a5a:	2b06      	cmp	r3, #6
 8002a5c:	d105      	bne.n	8002a6a <BLDC_Get_Position+0x76>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase1)		pBLDCHandle->HallCount--;
			break;
 8002a68:	e066      	b.n	8002b38 <BLDC_Get_Position+0x144>
			else if(pBLDCHandle->OldHallPhase == Phase1)		pBLDCHandle->HallCount--;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d161      	bne.n	8002b38 <BLDC_Get_Position+0x144>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a78:	1e5a      	subs	r2, r3, #1
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002a7e:	e05b      	b.n	8002b38 <BLDC_Get_Position+0x144>
		}
		case Phase3:
		{
			if(pBLDCHandle->OldHallPhase == Phase4)				pBLDCHandle->HallCount++;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d105      	bne.n	8002a96 <BLDC_Get_Position+0xa2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8e:	1c5a      	adds	r2, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase2)		pBLDCHandle->HallCount--;
			break;
 8002a94:	e052      	b.n	8002b3c <BLDC_Get_Position+0x148>
			else if(pBLDCHandle->OldHallPhase == Phase2)		pBLDCHandle->HallCount--;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d14d      	bne.n	8002b3c <BLDC_Get_Position+0x148>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa4:	1e5a      	subs	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002aaa:	e047      	b.n	8002b3c <BLDC_Get_Position+0x148>
		}
		case Phase4:
		{
			if(pBLDCHandle->OldHallPhase == Phase5)				pBLDCHandle->HallCount++;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002ab2:	2b05      	cmp	r3, #5
 8002ab4:	d105      	bne.n	8002ac2 <BLDC_Get_Position+0xce>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase3)		pBLDCHandle->HallCount--;
			break;
 8002ac0:	e03e      	b.n	8002b40 <BLDC_Get_Position+0x14c>
			else if(pBLDCHandle->OldHallPhase == Phase3)		pBLDCHandle->HallCount--;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002ac8:	2b06      	cmp	r3, #6
 8002aca:	d139      	bne.n	8002b40 <BLDC_Get_Position+0x14c>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad0:	1e5a      	subs	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002ad6:	e033      	b.n	8002b40 <BLDC_Get_Position+0x14c>
		}
		case Phase5:
		{
			if(pBLDCHandle->OldHallPhase == Phase6)				pBLDCHandle->HallCount++;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d105      	bne.n	8002aee <BLDC_Get_Position+0xfa>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase4)		pBLDCHandle->HallCount--;
			break;
 8002aec:	e02a      	b.n	8002b44 <BLDC_Get_Position+0x150>
			else if(pBLDCHandle->OldHallPhase == Phase4)		pBLDCHandle->HallCount--;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	d125      	bne.n	8002b44 <BLDC_Get_Position+0x150>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afc:	1e5a      	subs	r2, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002b02:	e01f      	b.n	8002b44 <BLDC_Get_Position+0x150>
		}
		case Phase6:
		{
			if(pBLDCHandle->OldHallPhase == Phase1)				pBLDCHandle->HallCount++;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d105      	bne.n	8002b1a <BLDC_Get_Position+0x126>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase5)		pBLDCHandle->HallCount--;
			break;
 8002b18:	e016      	b.n	8002b48 <BLDC_Get_Position+0x154>
			else if(pBLDCHandle->OldHallPhase == Phase5)		pBLDCHandle->HallCount--;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d111      	bne.n	8002b48 <BLDC_Get_Position+0x154>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b28:	1e5a      	subs	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002b2e:	e00b      	b.n	8002b48 <BLDC_Get_Position+0x154>
		}
		default :
			break;
 8002b30:	bf00      	nop
 8002b32:	e00a      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b34:	bf00      	nop
 8002b36:	e008      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b38:	bf00      	nop
 8002b3a:	e006      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b3c:	bf00      	nop
 8002b3e:	e004      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b40:	bf00      	nop
 8002b42:	e002      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b44:	bf00      	nop
 8002b46:	e000      	b.n	8002b4a <BLDC_Get_Position+0x156>
			break;
 8002b48:	bf00      	nop
	}

	pBLDCHandle->CurPosition = (pBLDCHandle->HallCount) * (pBLDCHandle->MotorResolution);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fd fc68 	bl	8000424 <__aeabi_i2d>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8002b5a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4623      	mov	r3, r4
 8002b62:	f7fd fcc9 	bl	80004f8 <__aeabi_dmul>
 8002b66:	4603      	mov	r3, r0
 8002b68:	460c      	mov	r4, r1
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	pBLDCHandle->OldHallPhase = pBLDCHandle->HallPhase;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd90      	pop	{r4, r7, pc}

08002b84 <BLDC_BootstrapCap_Charge>:


void BLDC_BootstrapCap_Charge(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
	// 1. Clear GPIO pin of Top side(UT, VT, WT) and Disable All PWM channels
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Top, pBLDCHandle->Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6858      	ldr	r0, [r3, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	2200      	movs	r2, #0
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f7fe ffe9 	bl	8001b70 <GPIO_WritePin>
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6a1a      	ldr	r2, [r3, #32]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0201 	bic.w	r2, r2, #1
 8002bb0:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6a1a      	ldr	r2, [r3, #32]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0210 	bic.w	r2, r2, #16
 8002bc4:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6a1a      	ldr	r2, [r3, #32]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bd8:	621a      	str	r2, [r3, #32]
	Delay_ms(10);
 8002bda:	200a      	movs	r0, #10
 8002bdc:	f000 fef8 	bl	80039d0 <Delay_ms>

	// 2. Re-initialize GPIO pins from TIM PWM channels to GPIO Output mode
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8002be0:	f107 0308 	add.w	r3, r7, #8
 8002be4:	2210      	movs	r2, #16
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f001 fe81 	bl	80048f0 <memset>

	// 3. Re-initialize GPIO pins to GPIO Output mode
	GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	60bb      	str	r3, [r7, #8]
	GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
	GPIOInit.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	613b      	str	r3, [r7, #16]
	GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
	GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f107 0208 	add.w	r2, r7, #8
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fe fd70 	bl	80016f0 <GPIO_Init>
	Delay_ms(10);
 8002c10:	200a      	movs	r0, #10
 8002c12:	f000 fedd 	bl	80039d0 <Delay_ms>

	// 4. Charge Bootstrap Capacitor for 10ms
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_SET);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6898      	ldr	r0, [r3, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	2201      	movs	r2, #1
 8002c22:	4619      	mov	r1, r3
 8002c24:	f7fe ffa4 	bl	8001b70 <GPIO_WritePin>
	Delay_ms(10);
 8002c28:	200a      	movs	r0, #10
 8002c2a:	f000 fed1 	bl	80039d0 <Delay_ms>
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6898      	ldr	r0, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	f7fe ff98 	bl	8001b70 <GPIO_WritePin>

	// 5. Re-initialize GPIO pins from GPIO Output mode to TIM PWM channels
	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8002c40:	f107 0308 	add.w	r3, r7, #8
 8002c44:	2210      	movs	r2, #16
 8002c46:	2100      	movs	r1, #0
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 fe51 	bl	80048f0 <memset>

	GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	60bb      	str	r3, [r7, #8]
	GPIOInit.Mode = GPIO_MODE_AF_PP;
 8002c54:	2302      	movs	r3, #2
 8002c56:	60fb      	str	r3, [r7, #12]
	GPIOInit.Pull = GPIO_NOPULL;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	613b      	str	r3, [r7, #16]
	GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	617b      	str	r3, [r7, #20]
	GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f107 0208 	add.w	r2, r7, #8
 8002c68:	4611      	mov	r1, r2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fe fd40 	bl	80016f0 <GPIO_Init>
	Delay_ms(10);
 8002c70:	200a      	movs	r0, #10
 8002c72:	f000 fead 	bl	80039d0 <Delay_ms>

	// 6. Enable All PWM channels
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6a1a      	ldr	r2, [r3, #32]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f042 0201 	orr.w	r2, r2, #1
 8002c88:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6a1a      	ldr	r2, [r3, #32]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f042 0210 	orr.w	r2, r2, #16
 8002c9c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6a1a      	ldr	r2, [r3, #32]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cb0:	621a      	str	r2, [r3, #32]
	Delay_ms(10);
 8002cb2:	200a      	movs	r0, #10
 8002cb4:	f000 fe8c 	bl	80039d0 <Delay_ms>
}
 8002cb8:	bf00      	nop
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <BLDC_Step1>:


void BLDC_Step1(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	// 1. UT Logic On (PB0)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_UT, (pBLDCHandle->Init.GPIO_Pin_VT | pBLDCHandle->Init.GPIO_Pin_WT));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	b299      	uxth	r1, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4812      	ldr	r0, [pc, #72]	; (8002d2c <BLDC_Step1+0x6c>)
 8002ce2:	f7fe ff63 	bl	8001bac <GPIO_ModifyPin>

	// 2. VB PWM On (PB7)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6a1a      	ldr	r2, [r3, #32]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0201 	bic.w	r2, r2, #1
 8002cf8:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6a1a      	ldr	r2, [r3, #32]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d0c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6a1a      	ldr	r2, [r3, #32]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f042 0210 	orr.w	r2, r2, #16
 8002d20:	621a      	str	r2, [r3, #32]
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40010c00 	.word	0x40010c00

08002d30 <BLDC_Step2>:


void BLDC_Step2(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	// 1. WT Logic On (PB2)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_WT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_VT));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	b299      	uxth	r1, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4812      	ldr	r0, [pc, #72]	; (8002d9c <BLDC_Step2+0x6c>)
 8002d52:	f7fe ff2b 	bl	8001bac <GPIO_ModifyPin>

	// 2. VB PWM On (PB7)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6a1a      	ldr	r2, [r3, #32]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0201 	bic.w	r2, r2, #1
 8002d68:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6a1a      	ldr	r2, [r3, #32]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d7c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6a1a      	ldr	r2, [r3, #32]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f042 0210 	orr.w	r2, r2, #16
 8002d90:	621a      	str	r2, [r3, #32]
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40010c00 	.word	0x40010c00

08002da0 <BLDC_Step3>:


void BLDC_Step3(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
	// 1. WT Logic On (PB2)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_WT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_VT));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dac:	b299      	uxth	r1, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4812      	ldr	r0, [pc, #72]	; (8002e0c <BLDC_Step3+0x6c>)
 8002dc2:	f7fe fef3 	bl	8001bac <GPIO_ModifyPin>

	// 2. UB PWM On (PB6)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6a1a      	ldr	r2, [r3, #32]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0210 	bic.w	r2, r2, #16
 8002dd8:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6a1a      	ldr	r2, [r3, #32]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dec:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6a1a      	ldr	r2, [r3, #32]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0201 	orr.w	r2, r2, #1
 8002e00:	621a      	str	r2, [r3, #32]
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40010c00 	.word	0x40010c00

08002e10 <BLDC_Step4>:


void BLDC_Step4(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	// 1. VT Logic On (PB1)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_VT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_WT));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	b299      	uxth	r1, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4812      	ldr	r0, [pc, #72]	; (8002e7c <BLDC_Step4+0x6c>)
 8002e32:	f7fe febb 	bl	8001bac <GPIO_ModifyPin>

	// 2. UB PWM On (PB6)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6a1a      	ldr	r2, [r3, #32]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0210 	bic.w	r2, r2, #16
 8002e48:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6a1a      	ldr	r2, [r3, #32]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e5c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6a1a      	ldr	r2, [r3, #32]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 0201 	orr.w	r2, r2, #1
 8002e70:	621a      	str	r2, [r3, #32]
}
 8002e72:	bf00      	nop
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40010c00 	.word	0x40010c00

08002e80 <BLDC_Step5>:


void BLDC_Step5(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
	// 1. VT Logic On (PB1)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_VT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_WT));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	b299      	uxth	r1, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	4812      	ldr	r0, [pc, #72]	; (8002eec <BLDC_Step5+0x6c>)
 8002ea2:	f7fe fe83 	bl	8001bac <GPIO_ModifyPin>

	// 2. WB PWM On (PB8)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6a1a      	ldr	r2, [r3, #32]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6a1a      	ldr	r2, [r3, #32]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0210 	bic.w	r2, r2, #16
 8002ecc:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6a1a      	ldr	r2, [r3, #32]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ee0:	621a      	str	r2, [r3, #32]
}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40010c00 	.word	0x40010c00

08002ef0 <BLDC_Step6>:


void BLDC_Step6(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
	// 1. UT Logic On (PB0)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_UT, (pBLDCHandle->Init.GPIO_Pin_VT | pBLDCHandle->Init.GPIO_Pin_WT));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	b299      	uxth	r1, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4812      	ldr	r0, [pc, #72]	; (8002f5c <BLDC_Step6+0x6c>)
 8002f12:	f7fe fe4b 	bl	8001bac <GPIO_ModifyPin>

	// 2. WB PWM On (PB8)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6a1a      	ldr	r2, [r3, #32]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0201 	bic.w	r2, r2, #1
 8002f28:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6a1a      	ldr	r2, [r3, #32]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0210 	bic.w	r2, r2, #16
 8002f3c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6a1a      	ldr	r2, [r3, #32]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f50:	621a      	str	r2, [r3, #32]
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40010c00 	.word	0x40010c00

08002f60 <BLDC_CalculatePID>:
 * 										   BLDC APIs related to PID control									  *
 * 										   																	  *
 **************************************************************************************************************/

void BLDC_CalculatePID(BLDC_HandleTypeDef *pBLDCHandle, double refValue, double curValue, double dt)
{
 8002f60:	b5b0      	push	{r4, r5, r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	e9c7 2300 	strd	r2, r3, [r7]
	pBLDCHandle->Error = refValue - curValue;
 8002f6c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f74:	f7fd f908 	bl	8000188 <__aeabi_dsub>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8

	pBLDCHandle->P_term = pBLDCHandle->Kp * pBLDCHandle->Error;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	e9d3 012c 	ldrd	r0, r1, [r3, #176]	; 0xb0
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 8002f8e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002f92:	461a      	mov	r2, r3
 8002f94:	4623      	mov	r3, r4
 8002f96:	f7fd faaf 	bl	80004f8 <__aeabi_dmul>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	460c      	mov	r4, r1
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	e9c2 3436 	strd	r3, r4, [r2, #216]	; 0xd8
	pBLDCHandle->I_term += pBLDCHandle->Ki * pBLDCHandle->Error * dt;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	e9d3 4538 	ldrd	r4, r5, [r3, #224]	; 0xe0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	e9d3 012e 	ldrd	r0, r1, [r3, #184]	; 0xb8
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8002fb6:	f7fd fa9f 	bl	80004f8 <__aeabi_dmul>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4610      	mov	r0, r2
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fc6:	f7fd fa97 	bl	80004f8 <__aeabi_dmul>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4620      	mov	r0, r4
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	f7fd f8db 	bl	800018c <__adddf3>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	460c      	mov	r4, r1
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	e9c2 3438 	strd	r3, r4, [r2, #224]	; 0xe0
	pBLDCHandle->D_term = pBLDCHandle->Kd * (pBLDCHandle->Error - pBLDCHandle->PrvError) / dt;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	e9d3 2334 	ldrd	r2, r3, [r3, #208]	; 0xd0
 8002ff2:	f7fd f8c9 	bl	8000188 <__aeabi_dsub>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4620      	mov	r0, r4
 8002ffc:	4629      	mov	r1, r5
 8002ffe:	f7fd fa7b 	bl	80004f8 <__aeabi_dmul>
 8003002:	4603      	mov	r3, r0
 8003004:	460c      	mov	r4, r1
 8003006:	4618      	mov	r0, r3
 8003008:	4621      	mov	r1, r4
 800300a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800300e:	f7fd fb9d 	bl	800074c <__aeabi_ddiv>
 8003012:	4603      	mov	r3, r0
 8003014:	460c      	mov	r4, r1
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	e9c2 343a 	strd	r3, r4, [r2, #232]	; 0xe8

	pBLDCHandle->PwmPID = pBLDCHandle->P_term + pBLDCHandle->I_term + pBLDCHandle->D_term;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	e9d3 0136 	ldrd	r0, r1, [r3, #216]	; 0xd8
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f103 04e0 	add.w	r4, r3, #224	; 0xe0
 8003028:	e9d4 3400 	ldrd	r3, r4, [r4]
 800302c:	461a      	mov	r2, r3
 800302e:	4623      	mov	r3, r4
 8003030:	f7fd f8ac 	bl	800018c <__adddf3>
 8003034:	4603      	mov	r3, r0
 8003036:	460c      	mov	r4, r1
 8003038:	4618      	mov	r0, r3
 800303a:	4621      	mov	r1, r4
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 8003042:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003046:	461a      	mov	r2, r3
 8003048:	4623      	mov	r3, r4
 800304a:	f7fd f89f 	bl	800018c <__adddf3>
 800304e:	4603      	mov	r3, r0
 8003050:	460c      	mov	r4, r1
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	e9c2 343c 	strd	r3, r4, [r2, #240]	; 0xf0

	pBLDCHandle->PrvError = pBLDCHandle->Error;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 800305e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	e9c2 3434 	strd	r3, r4, [r2, #208]	; 0xd0
}
 8003068:	bf00      	nop
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bdb0      	pop	{r4, r5, r7, pc}

08003070 <BLDC_SpeedPID>:



void BLDC_SpeedPID(BLDC_HandleTypeDef *pBLDCHandle, double dt)
{
 8003070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003072:	b08b      	sub	sp, #44	; 0x2c
 8003074:	af04      	add	r7, sp, #16
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	e9c7 2300 	strd	r2, r3, [r7]
	/* Get PWM duty cycle which is calculated by Error value and PID gain */
	BLDC_CalculatePID(pBLDCHandle, pBLDCHandle->RefSpeed, pBLDCHandle->CurSpeed, dt);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	e9d3 561a 	ldrd	r5, r6, [r3, #104]	; 0x68
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8003088:	e9d4 3400 	ldrd	r3, r4, [r4]
 800308c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003090:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8003094:	e9cd 3400 	strd	r3, r4, [sp]
 8003098:	462a      	mov	r2, r5
 800309a:	4633      	mov	r3, r6
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f7ff ff5f 	bl	8002f60 <BLDC_CalculatePID>

	/* Figure out Rotation direction */
	if(pBLDCHandle->PwmPID >= 0)		pBLDCHandle->RotationDir = CW;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 80030a8:	f04f 0200 	mov.w	r2, #0
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	f7fd fca8 	bl	8000a04 <__aeabi_dcmpge>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <BLDC_SpeedPID+0x54>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80030c2:	e00f      	b.n	80030e4 <BLDC_SpeedPID+0x74>
	else if(pBLDCHandle->PwmPID < 0)	pBLDCHandle->RotationDir = CCW;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	f7fd fc83 	bl	80009dc <__aeabi_dcmplt>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <BLDC_SpeedPID+0x74>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Saturate PWM duty if it exceeds the limit of PWM duty value */
	uint16_t PwmPID_ABS = (uint16_t)(abs(pBLDCHandle->PwmPID));
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 80030ea:	e9d4 3400 	ldrd	r3, r4, [r4]
 80030ee:	4618      	mov	r0, r3
 80030f0:	4621      	mov	r1, r4
 80030f2:	f7fd fcb1 	bl	8000a58 <__aeabi_d2iz>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	bfb8      	it	lt
 80030fc:	425b      	neglt	r3, r3
 80030fe:	82fb      	strh	r3, [r7, #22]

	if(PwmPID_ABS > 95)		PwmPID_ABS = 95;
 8003100:	8afb      	ldrh	r3, [r7, #22]
 8003102:	2b5f      	cmp	r3, #95	; 0x5f
 8003104:	d901      	bls.n	800310a <BLDC_SpeedPID+0x9a>
 8003106:	235f      	movs	r3, #95	; 0x5f
 8003108:	82fb      	strh	r3, [r7, #22]

	SetPwmDuty(pBLDCHandle, PwmPID_ABS);
 800310a:	8afb      	ldrh	r3, [r7, #22]
 800310c:	4619      	mov	r1, r3
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f001 fb7d 	bl	800480e <SetPwmDuty>
}
 8003114:	bf00      	nop
 8003116:	371c      	adds	r7, #28
 8003118:	46bd      	mov	sp, r7
 800311a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800311c <BLDC_PositionPID>:


void BLDC_PositionPID(BLDC_HandleTypeDef *pBLDCHandle, double dt)
{
 800311c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003120:	b08f      	sub	sp, #60	; 0x3c
 8003122:	af04      	add	r7, sp, #16
 8003124:	6278      	str	r0, [r7, #36]	; 0x24
 8003126:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* Calculate Trajectory Position for given Reference position, Current position, Vmax, Acceleration values  */
	BLDC_CalculateTrajectoryPosition(pBLDCHandle, dt);
 800312a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800312e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003130:	f000 f8b2 	bl	8003298 <BLDC_CalculateTrajectoryPosition>

	/* Get PWM duty cycle which is calculated by Error value and PID gain */
	//BLDC_CalculatePID(pBLDCHandle, pBLDCHandle->RefPosition, pBLDCHandle->CurPosition, dt);
	BLDC_CalculatePID(pBLDCHandle, pBLDCHandle->TrjCurPosition, pBLDCHandle->CurPosition, dt);
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	e9d3 5622 	ldrd	r5, r6, [r3, #136]	; 0x88
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	e9d3 121c 	ldrd	r1, r2, [r3, #112]	; 0x70
 8003140:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003144:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003148:	e9cd 1200 	strd	r1, r2, [sp]
 800314c:	462a      	mov	r2, r5
 800314e:	4633      	mov	r3, r6
 8003150:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003152:	f7ff ff05 	bl	8002f60 <BLDC_CalculatePID>

	static double maxPidLimit = 3600.;
	static double minPidLimit = (3600 * 0.00);

	/* Limit the PID control output */
	if(pBLDCHandle->PwmPID > maxPidLimit)					pBLDCHandle->PwmPID = maxPidLimit;
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 800315c:	4b4c      	ldr	r3, [pc, #304]	; (8003290 <BLDC_PositionPID+0x174>)
 800315e:	cb18      	ldmia	r3, {r3, r4}
 8003160:	461a      	mov	r2, r3
 8003162:	4623      	mov	r3, r4
 8003164:	f7fd fc58 	bl	8000a18 <__aeabi_dcmpgt>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <BLDC_PositionPID+0x5e>
 800316e:	4b48      	ldr	r3, [pc, #288]	; (8003290 <BLDC_PositionPID+0x174>)
 8003170:	cb18      	ldmia	r3, {r3, r4}
 8003172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003174:	e9c2 343c 	strd	r3, r4, [r2, #240]	; 0xf0
 8003178:	e017      	b.n	80031aa <BLDC_PositionPID+0x8e>
	else if(pBLDCHandle->PwmPID < (-1) * maxPidLimit)		pBLDCHandle->PwmPID = (-1) * maxPidLimit;
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 8003180:	4b43      	ldr	r3, [pc, #268]	; (8003290 <BLDC_PositionPID+0x174>)
 8003182:	cb18      	ldmia	r3, {r3, r4}
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003190:	f7fd fc24 	bl	80009dc <__aeabi_dcmplt>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <BLDC_PositionPID+0x8e>
 800319a:	4b3d      	ldr	r3, [pc, #244]	; (8003290 <BLDC_PositionPID+0x174>)
 800319c:	cb18      	ldmia	r3, {r3, r4}
 800319e:	469a      	mov	sl, r3
 80031a0:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	e9c3 ab3c 	strd	sl, fp, [r3, #240]	; 0xf0


	if(pBLDCHandle->PwmPID >= 0)
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	f7fd fc24 	bl	8000a04 <__aeabi_dcmpge>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d024      	beq.n	800320c <BLDC_PositionPID+0xf0>
	{
		pBLDCHandle->RotationDir = CW;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		if(pBLDCHandle->PwmPID < minPidLimit)			pBLDCHandle->PwmPID = minPidLimit;
 80031ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031cc:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 80031d0:	4b30      	ldr	r3, [pc, #192]	; (8003294 <BLDC_PositionPID+0x178>)
 80031d2:	cb18      	ldmia	r3, {r3, r4}
 80031d4:	461a      	mov	r2, r3
 80031d6:	4623      	mov	r3, r4
 80031d8:	f7fd fc00 	bl	80009dc <__aeabi_dcmplt>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d004      	beq.n	80031ec <BLDC_PositionPID+0xd0>
 80031e2:	4b2c      	ldr	r3, [pc, #176]	; (8003294 <BLDC_PositionPID+0x178>)
 80031e4:	cb18      	ldmia	r3, {r3, r4}
 80031e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e8:	e9c2 343c 	strd	r3, r4, [r2, #240]	; 0xf0

		SetPwmDuty(pBLDCHandle, (uint16_t)(pBLDCHandle->PwmPID));	// 5% 여유 필요한가
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 80031f2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80031f6:	4618      	mov	r0, r3
 80031f8:	4621      	mov	r1, r4
 80031fa:	f7fd fc55 	bl	8000aa8 <__aeabi_d2uiz>
 80031fe:	4603      	mov	r3, r0
 8003200:	b29b      	uxth	r3, r3
 8003202:	4619      	mov	r1, r3
 8003204:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003206:	f001 fb02 	bl	800480e <SetPwmDuty>

		if(pBLDCHandle->PwmPID > (-1) * minPidLimit)	pBLDCHandle->PwmPID = (-1) * minPidLimit;

		SetPwmDuty(pBLDCHandle, (uint16_t)((-1) * pBLDCHandle->PwmPID));
	}
}
 800320a:	e03b      	b.n	8003284 <BLDC_PositionPID+0x168>
	else if(pBLDCHandle->PwmPID < 0)
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	f7fd fbdf 	bl	80009dc <__aeabi_dcmplt>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d100      	bne.n	8003226 <BLDC_PositionPID+0x10a>
}
 8003224:	e02e      	b.n	8003284 <BLDC_PositionPID+0x168>
		pBLDCHandle->RotationDir = CCW;
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		if(pBLDCHandle->PwmPID > (-1) * minPidLimit)	pBLDCHandle->PwmPID = (-1) * minPidLimit;
 800322e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003230:	e9d3 013c 	ldrd	r0, r1, [r3, #240]	; 0xf0
 8003234:	4b17      	ldr	r3, [pc, #92]	; (8003294 <BLDC_PositionPID+0x178>)
 8003236:	cb18      	ldmia	r3, {r3, r4}
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003244:	f7fd fbe8 	bl	8000a18 <__aeabi_dcmpgt>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d007      	beq.n	800325e <BLDC_PositionPID+0x142>
 800324e:	4b11      	ldr	r3, [pc, #68]	; (8003294 <BLDC_PositionPID+0x178>)
 8003250:	cb18      	ldmia	r3, {r3, r4}
 8003252:	4698      	mov	r8, r3
 8003254:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	e9c3 893c 	strd	r8, r9, [r3, #240]	; 0xf0
		SetPwmDuty(pBLDCHandle, (uint16_t)((-1) * pBLDCHandle->PwmPID));
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 8003264:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003268:	603b      	str	r3, [r7, #0]
 800326a:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 800326e:	607b      	str	r3, [r7, #4]
 8003270:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003274:	f7fd fc18 	bl	8000aa8 <__aeabi_d2uiz>
 8003278:	4603      	mov	r3, r0
 800327a:	b29b      	uxth	r3, r3
 800327c:	4619      	mov	r1, r3
 800327e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003280:	f001 fac5 	bl	800480e <SetPwmDuty>
}
 8003284:	bf00      	nop
 8003286:	372c      	adds	r7, #44	; 0x2c
 8003288:	46bd      	mov	sp, r7
 800328a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800328e:	bf00      	nop
 8003290:	20000000 	.word	0x20000000
 8003294:	200001f8 	.word	0x200001f8

08003298 <BLDC_CalculateTrajectoryPosition>:


void BLDC_CalculateTrajectoryPosition(BLDC_HandleTypeDef *pBLDCHandle, double dt)
{
 8003298:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800329c:	b08d      	sub	sp, #52	; 0x34
 800329e:	af00      	add	r7, sp, #0
 80032a0:	60f8      	str	r0, [r7, #12]
 80032a2:	e9c7 2300 	strd	r2, r3, [r7]
	double remainingPos;
	int rotationDir;
	int accelDir;

	/* Calculate the Total Reference Position value to Move */
	deltaRefPos = pBLDCHandle->RefPosition - pBLDCHandle->PrvRefPosition;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80032b2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80032b6:	461a      	mov	r2, r3
 80032b8:	4623      	mov	r3, r4
 80032ba:	f7fc ff65 	bl	8000188 <__aeabi_dsub>
 80032be:	4603      	mov	r3, r0
 80032c0:	460c      	mov	r4, r1
 80032c2:	e9c7 3408 	strd	r3, r4, [r7, #32]

	/* Calculate the Position value to Move in Acceleration interval */
	accelIntervalPos = (0.5) * (pBLDCHandle->TrjRefMaxSpeed * pBLDCHandle->TrjRefMaxSpeed) / pBLDCHandle->TrjRefAcceleration;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f103 0498 	add.w	r4, r3, #152	; 0x98
 80032d2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80032d6:	461a      	mov	r2, r3
 80032d8:	4623      	mov	r3, r4
 80032da:	f7fd f90d 	bl	80004f8 <__aeabi_dmul>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	4618      	mov	r0, r3
 80032e4:	4621      	mov	r1, r4
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	4baa      	ldr	r3, [pc, #680]	; (8003594 <BLDC_CalculateTrajectoryPosition+0x2fc>)
 80032ec:	f7fd f904 	bl	80004f8 <__aeabi_dmul>
 80032f0:	4603      	mov	r3, r0
 80032f2:	460c      	mov	r4, r1
 80032f4:	4618      	mov	r0, r3
 80032f6:	4621      	mov	r1, r4
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 80032fe:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003302:	461a      	mov	r2, r3
 8003304:	4623      	mov	r3, r4
 8003306:	f7fd fa21 	bl	800074c <__aeabi_ddiv>
 800330a:	4603      	mov	r3, r0
 800330c:	460c      	mov	r4, r1
 800330e:	e9c7 3406 	strd	r3, r4, [r7, #24]

	/* Calculate the Remaining Position value */
	remainingPos = pBLDCHandle->RefPosition - pBLDCHandle->CurPosition;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f103 0470 	add.w	r4, r3, #112	; 0x70
 800331e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003322:	461a      	mov	r2, r3
 8003324:	4623      	mov	r3, r4
 8003326:	f7fc ff2f 	bl	8000188 <__aeabi_dsub>
 800332a:	4603      	mov	r3, r0
 800332c:	460c      	mov	r4, r1
 800332e:	e9c7 3404 	strd	r3, r4, [r7, #16]

	/* Figure out the Direction to Rotate */
	if(remainingPos >= 0)			rotationDir = CW;
 8003332:	f04f 0200 	mov.w	r2, #0
 8003336:	f04f 0300 	mov.w	r3, #0
 800333a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800333e:	f7fd fb61 	bl	8000a04 <__aeabi_dcmpge>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <BLDC_CalculateTrajectoryPosition+0xb6>
 8003348:	2300      	movs	r3, #0
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800334c:	e00c      	b.n	8003368 <BLDC_CalculateTrajectoryPosition+0xd0>
	else if(remainingPos < 0)		rotationDir = CCW;
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800335a:	f7fd fb3f 	bl	80009dc <__aeabi_dcmplt>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <BLDC_CalculateTrajectoryPosition+0xd0>
 8003364:	2301      	movs	r3, #1
 8003366:	62fb      	str	r3, [r7, #44]	; 0x2c


	/* When the Speed profile is Trapezoidal */
	if( accelIntervalPos < (0.5 * deltaRefPos) )
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	4b89      	ldr	r3, [pc, #548]	; (8003594 <BLDC_CalculateTrajectoryPosition+0x2fc>)
 800336e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003372:	f7fd f8c1 	bl	80004f8 <__aeabi_dmul>
 8003376:	4603      	mov	r3, r0
 8003378:	460c      	mov	r4, r1
 800337a:	461a      	mov	r2, r3
 800337c:	4623      	mov	r3, r4
 800337e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003382:	f7fd fb2b 	bl	80009dc <__aeabi_dcmplt>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d029      	beq.n	80033e0 <BLDC_CalculateTrajectoryPosition+0x148>
	{
		if( (pBLDCHandle->CurPosition - pBLDCHandle->PrvRefPosition) < accelIntervalPos )			accelDir = 1;		// Motor is in Acceleration interval
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8003398:	e9d4 3400 	ldrd	r3, r4, [r4]
 800339c:	461a      	mov	r2, r3
 800339e:	4623      	mov	r3, r4
 80033a0:	f7fc fef2 	bl	8000188 <__aeabi_dsub>
 80033a4:	4603      	mov	r3, r0
 80033a6:	460c      	mov	r4, r1
 80033a8:	461a      	mov	r2, r3
 80033aa:	4623      	mov	r3, r4
 80033ac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033b0:	f7fd fb32 	bl	8000a18 <__aeabi_dcmpgt>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <BLDC_CalculateTrajectoryPosition+0x128>
 80033ba:	2301      	movs	r3, #1
 80033bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80033be:	e049      	b.n	8003454 <BLDC_CalculateTrajectoryPosition+0x1bc>
		else if( remainingPos > accelIntervalPos )													accelDir = 0;		// Motor is in Constant Velocity interval
 80033c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033c8:	f7fd fb26 	bl	8000a18 <__aeabi_dcmpgt>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <BLDC_CalculateTrajectoryPosition+0x140>
 80033d2:	2300      	movs	r3, #0
 80033d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80033d6:	e03d      	b.n	8003454 <BLDC_CalculateTrajectoryPosition+0x1bc>
		else																						accelDir = -1;		// Motor is in Deceleration interval
 80033d8:	f04f 33ff 	mov.w	r3, #4294967295
 80033dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80033de:	e039      	b.n	8003454 <BLDC_CalculateTrajectoryPosition+0x1bc>
	}
	/* When the Speed profile is Isosceles triangle */
	else if( accelIntervalPos >= (0.5 * deltaRefPos) )
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	4b6b      	ldr	r3, [pc, #428]	; (8003594 <BLDC_CalculateTrajectoryPosition+0x2fc>)
 80033e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80033ea:	f7fd f885 	bl	80004f8 <__aeabi_dmul>
 80033ee:	4603      	mov	r3, r0
 80033f0:	460c      	mov	r4, r1
 80033f2:	461a      	mov	r2, r3
 80033f4:	4623      	mov	r3, r4
 80033f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80033fa:	f7fd fb03 	bl	8000a04 <__aeabi_dcmpge>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d027      	beq.n	8003454 <BLDC_CalculateTrajectoryPosition+0x1bc>
	{
		if( (pBLDCHandle->CurPosition - pBLDCHandle->PrvRefPosition) < (0.5 * deltaRefPos) )		accelDir = 1;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8003410:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003414:	461a      	mov	r2, r3
 8003416:	4623      	mov	r3, r4
 8003418:	f7fc feb6 	bl	8000188 <__aeabi_dsub>
 800341c:	4603      	mov	r3, r0
 800341e:	460c      	mov	r4, r1
 8003420:	4698      	mov	r8, r3
 8003422:	46a1      	mov	r9, r4
 8003424:	f04f 0200 	mov.w	r2, #0
 8003428:	4b5a      	ldr	r3, [pc, #360]	; (8003594 <BLDC_CalculateTrajectoryPosition+0x2fc>)
 800342a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800342e:	f7fd f863 	bl	80004f8 <__aeabi_dmul>
 8003432:	4603      	mov	r3, r0
 8003434:	460c      	mov	r4, r1
 8003436:	461a      	mov	r2, r3
 8003438:	4623      	mov	r3, r4
 800343a:	4640      	mov	r0, r8
 800343c:	4649      	mov	r1, r9
 800343e:	f7fd facd 	bl	80009dc <__aeabi_dcmplt>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <BLDC_CalculateTrajectoryPosition+0x1b6>
 8003448:	2301      	movs	r3, #1
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
 800344c:	e002      	b.n	8003454 <BLDC_CalculateTrajectoryPosition+0x1bc>
		else																						accelDir = -1;
 800344e:	f04f 33ff 	mov.w	r3, #4294967295
 8003452:	62bb      	str	r3, [r7, #40]	; 0x28
	}


	switch (accelDir)
 8003454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003456:	2b00      	cmp	r3, #0
 8003458:	d012      	beq.n	8003480 <BLDC_CalculateTrajectoryPosition+0x1e8>
 800345a:	2b01      	cmp	r3, #1
 800345c:	d003      	beq.n	8003466 <BLDC_CalculateTrajectoryPosition+0x1ce>
 800345e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003462:	d015      	beq.n	8003490 <BLDC_CalculateTrajectoryPosition+0x1f8>
			pBLDCHandle->TrjDtAcceleration = (-1) * pBLDCHandle->TrjRefAcceleration * dt;
			break;
		}

		default :
			break;
 8003464:	e028      	b.n	80034b8 <BLDC_CalculateTrajectoryPosition+0x220>
			pBLDCHandle->TrjDtAcceleration = pBLDCHandle->TrjRefAcceleration * dt;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 800346c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003470:	f7fd f842 	bl	80004f8 <__aeabi_dmul>
 8003474:	4603      	mov	r3, r0
 8003476:	460c      	mov	r4, r1
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
			break;
 800347e:	e01b      	b.n	80034b8 <BLDC_CalculateTrajectoryPosition+0x220>
			pBLDCHandle->TrjDtAcceleration = 0;
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	f04f 0400 	mov.w	r4, #0
 800348a:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
			break;
 800348e:	e013      	b.n	80034b8 <BLDC_CalculateTrajectoryPosition+0x220>
			pBLDCHandle->TrjDtAcceleration = (-1) * pBLDCHandle->TrjRefAcceleration * dt;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8003496:	e9d4 3400 	ldrd	r3, r4, [r4]
 800349a:	461d      	mov	r5, r3
 800349c:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 80034a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034a4:	4628      	mov	r0, r5
 80034a6:	4631      	mov	r1, r6
 80034a8:	f7fd f826 	bl	80004f8 <__aeabi_dmul>
 80034ac:	4603      	mov	r3, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
			break;
 80034b6:	bf00      	nop
	}


	pBLDCHandle->TrjCurSpeed += pBLDCHandle->TrjDtAcceleration;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f103 04a8 	add.w	r4, r3, #168	; 0xa8
 80034c4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034c8:	461a      	mov	r2, r3
 80034ca:	4623      	mov	r3, r4
 80034cc:	f7fc fe5e 	bl	800018c <__adddf3>
 80034d0:	4603      	mov	r3, r0
 80034d2:	460c      	mov	r4, r1
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90


	switch (rotationDir)
 80034da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d002      	beq.n	80034e6 <BLDC_CalculateTrajectoryPosition+0x24e>
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d059      	beq.n	8003598 <BLDC_CalculateTrajectoryPosition+0x300>

			break;
		}

		default :
			break;
 80034e4:	e0ae      	b.n	8003644 <BLDC_CalculateTrajectoryPosition+0x3ac>
			if(pBLDCHandle->TrjCurPosition >= pBLDCHandle->RefPosition)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f103 0478 	add.w	r4, r3, #120	; 0x78
 80034f2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034f6:	461a      	mov	r2, r3
 80034f8:	4623      	mov	r3, r4
 80034fa:	f7fd fa83 	bl	8000a04 <__aeabi_dcmpge>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d016      	beq.n	8003532 <BLDC_CalculateTrajectoryPosition+0x29a>
				pBLDCHandle->TrjCurSpeed = 0;
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	f04f 0300 	mov.w	r3, #0
 800350a:	f04f 0400 	mov.w	r4, #0
 800350e:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
				pBLDCHandle->TrjDtAcceleration = 0;
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	f04f 0300 	mov.w	r3, #0
 8003518:	f04f 0400 	mov.w	r4, #0
 800351c:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
				pBLDCHandle->PrvRefPosition = pBLDCHandle->RefPosition;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8003526:	e9d4 3400 	ldrd	r3, r4, [r4]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			break;
 8003530:	e088      	b.n	8003644 <BLDC_CalculateTrajectoryPosition+0x3ac>
				pBLDCHandle->TrjCurPosition += (0.5) * dt * ((2 * pBLDCHandle->TrjCurSpeed) - pBLDCHandle->TrjDtAcceleration);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	4b15      	ldr	r3, [pc, #84]	; (8003594 <BLDC_CalculateTrajectoryPosition+0x2fc>)
 800353e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003542:	f7fc ffd9 	bl	80004f8 <__aeabi_dmul>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4690      	mov	r8, r2
 800354c:	4699      	mov	r9, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	f7fc fe18 	bl	800018c <__adddf3>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	4610      	mov	r0, r2
 8003562:	4619      	mov	r1, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	; 0xa8
 800356a:	f7fc fe0d 	bl	8000188 <__aeabi_dsub>
 800356e:	4602      	mov	r2, r0
 8003570:	460b      	mov	r3, r1
 8003572:	4640      	mov	r0, r8
 8003574:	4649      	mov	r1, r9
 8003576:	f7fc ffbf 	bl	80004f8 <__aeabi_dmul>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4620      	mov	r0, r4
 8003580:	4629      	mov	r1, r5
 8003582:	f7fc fe03 	bl	800018c <__adddf3>
 8003586:	4603      	mov	r3, r0
 8003588:	460c      	mov	r4, r1
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			break;
 8003590:	e058      	b.n	8003644 <BLDC_CalculateTrajectoryPosition+0x3ac>
 8003592:	bf00      	nop
 8003594:	3fe00000 	.word	0x3fe00000
			if(pBLDCHandle->TrjCurPosition <= pBLDCHandle->RefPosition)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f103 0478 	add.w	r4, r3, #120	; 0x78
 80035a4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80035a8:	461a      	mov	r2, r3
 80035aa:	4623      	mov	r3, r4
 80035ac:	f7fd fa20 	bl	80009f0 <__aeabi_dcmple>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d016      	beq.n	80035e4 <BLDC_CalculateTrajectoryPosition+0x34c>
				pBLDCHandle->TrjCurSpeed = 0;
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	f04f 0400 	mov.w	r4, #0
 80035c0:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
				pBLDCHandle->TrjDtAcceleration = 0;
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	f04f 0300 	mov.w	r3, #0
 80035ca:	f04f 0400 	mov.w	r4, #0
 80035ce:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
				pBLDCHandle->PrvRefPosition = pBLDCHandle->RefPosition;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f103 0478 	add.w	r4, r3, #120	; 0x78
 80035d8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
			break;
 80035e2:	e02e      	b.n	8003642 <BLDC_CalculateTrajectoryPosition+0x3aa>
				pBLDCHandle->TrjCurPosition += (0.5) * dt * ((2 * pBLDCHandle->TrjCurSpeed) - pBLDCHandle->TrjDtAcceleration);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <BLDC_CalculateTrajectoryPosition+0x3b8>)
 80035f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80035f4:	f7fc ff80 	bl	80004f8 <__aeabi_dmul>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4690      	mov	r8, r2
 80035fe:	4699      	mov	r9, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	f7fc fdbf 	bl	800018c <__adddf3>
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	4610      	mov	r0, r2
 8003614:	4619      	mov	r1, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	; 0xa8
 800361c:	f7fc fdb4 	bl	8000188 <__aeabi_dsub>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	4640      	mov	r0, r8
 8003626:	4649      	mov	r1, r9
 8003628:	f7fc ff66 	bl	80004f8 <__aeabi_dmul>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4620      	mov	r0, r4
 8003632:	4629      	mov	r1, r5
 8003634:	f7fc fdaa 	bl	800018c <__adddf3>
 8003638:	4603      	mov	r3, r0
 800363a:	460c      	mov	r4, r1
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
			break;
 8003642:	bf00      	nop
	}
}
 8003644:	bf00      	nop
 8003646:	3734      	adds	r7, #52	; 0x34
 8003648:	46bd      	mov	sp, r7
 800364a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800364e:	bf00      	nop
 8003650:	3fe00000 	.word	0x3fe00000

08003654 <NVIC_IRQConfig>:
 *												User Common Function												*
 * 																											  		*
 ********************************************************************************************************************/

void NVIC_IRQConfig(uint8_t IRQNumber, uint8_t IRQPriority, uint8_t En_or_Di)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	71fb      	strb	r3, [r7, #7]
 800365e:	460b      	mov	r3, r1
 8003660:	71bb      	strb	r3, [r7, #6]
 8003662:	4613      	mov	r3, r2
 8003664:	717b      	strb	r3, [r7, #5]
	if(En_or_Di == ENABLE)
 8003666:	797b      	ldrb	r3, [r7, #5]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d11d      	bne.n	80036a8 <NVIC_IRQConfig+0x54>
	{
		if(IRQNumber < 32)
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	2b1f      	cmp	r3, #31
 8003670:	d80a      	bhi.n	8003688 <NVIC_IRQConfig+0x34>
		{
			// IRQ0 ~ IRQ31
			NVIC->ISER[0] |= (1 << IRQNumber);
 8003672:	4b2b      	ldr	r3, [pc, #172]	; (8003720 <NVIC_IRQConfig+0xcc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	79fa      	ldrb	r2, [r7, #7]
 8003678:	2101      	movs	r1, #1
 800367a:	fa01 f202 	lsl.w	r2, r1, r2
 800367e:	4611      	mov	r1, r2
 8003680:	4a27      	ldr	r2, [pc, #156]	; (8003720 <NVIC_IRQConfig+0xcc>)
 8003682:	430b      	orrs	r3, r1
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	e033      	b.n	80036f0 <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	2b3b      	cmp	r3, #59	; 0x3b
 800368c:	d830      	bhi.n	80036f0 <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ISER[1] |= (1 << (IRQNumber % 32));
 800368e:	4b24      	ldr	r3, [pc, #144]	; (8003720 <NVIC_IRQConfig+0xcc>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	79fa      	ldrb	r2, [r7, #7]
 8003694:	f002 021f 	and.w	r2, r2, #31
 8003698:	2101      	movs	r1, #1
 800369a:	fa01 f202 	lsl.w	r2, r1, r2
 800369e:	4611      	mov	r1, r2
 80036a0:	4a1f      	ldr	r2, [pc, #124]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036a2:	430b      	orrs	r3, r1
 80036a4:	6053      	str	r3, [r2, #4]
 80036a6:	e023      	b.n	80036f0 <NVIC_IRQConfig+0x9c>
		}

	}
	else if(En_or_Di == DISABLE)
 80036a8:	797b      	ldrb	r3, [r7, #5]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d120      	bne.n	80036f0 <NVIC_IRQConfig+0x9c>
	{
		if(IRQNumber < 32)
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	2b1f      	cmp	r3, #31
 80036b2:	d80c      	bhi.n	80036ce <NVIC_IRQConfig+0x7a>
		{
			// IRQ0 ~ IRQ31
			NVIC->ICER[0] |= (1 << IRQNumber);
 80036b4:	4b1a      	ldr	r3, [pc, #104]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036ba:	79fa      	ldrb	r2, [r7, #7]
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f202 	lsl.w	r2, r1, r2
 80036c2:	4611      	mov	r1, r2
 80036c4:	4a16      	ldr	r2, [pc, #88]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036c6:	430b      	orrs	r3, r1
 80036c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80036cc:	e010      	b.n	80036f0 <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	2b3b      	cmp	r3, #59	; 0x3b
 80036d2:	d80d      	bhi.n	80036f0 <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ICER[1] |= (1 << (IRQNumber % 32));
 80036d4:	4b12      	ldr	r3, [pc, #72]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036da:	79fa      	ldrb	r2, [r7, #7]
 80036dc:	f002 021f 	and.w	r2, r2, #31
 80036e0:	2101      	movs	r1, #1
 80036e2:	fa01 f202 	lsl.w	r2, r1, r2
 80036e6:	4611      	mov	r1, r2
 80036e8:	4a0d      	ldr	r2, [pc, #52]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036ea:	430b      	orrs	r3, r1
 80036ec:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		}
	}

	// IRQ Priority configuration
	NVIC->IPR[IRQNumber] |= (IRQPriority << 4);
 80036f0:	4a0b      	ldr	r2, [pc, #44]	; (8003720 <NVIC_IRQConfig+0xcc>)
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	4413      	add	r3, r2
 80036f6:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	b25a      	sxtb	r2, r3
 80036fe:	79bb      	ldrb	r3, [r7, #6]
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	b25b      	sxtb	r3, r3
 8003704:	4313      	orrs	r3, r2
 8003706:	b259      	sxtb	r1, r3
 8003708:	4a05      	ldr	r2, [pc, #20]	; (8003720 <NVIC_IRQConfig+0xcc>)
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	b2c9      	uxtb	r1, r1
 800370e:	4413      	add	r3, r2
 8003710:	460a      	mov	r2, r1
 8003712:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr
 8003720:	e000e100 	.word	0xe000e100

08003724 <SystemClock_Config>:


void SystemClock_Config(uint8_t clockFreq)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b092      	sub	sp, #72	; 0x48
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef oscInit;
	RCC_ClkInitTypeDef clkInit;

	uint8_t FLatency = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	memset(&oscInit, 0, sizeof(oscInit));
 8003734:	f107 031c 	add.w	r3, r7, #28
 8003738:	2228      	movs	r2, #40	; 0x28
 800373a:	2100      	movs	r1, #0
 800373c:	4618      	mov	r0, r3
 800373e:	f001 f8d7 	bl	80048f0 <memset>
	memset(&clkInit, 0, sizeof(clkInit));
 8003742:	f107 0308 	add.w	r3, r7, #8
 8003746:	2214      	movs	r2, #20
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f001 f8d0 	bl	80048f0 <memset>

	oscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003750:	2301      	movs	r3, #1
 8003752:	61fb      	str	r3, [r7, #28]
	oscInit.HSEState = RCC_HSE_ON;
 8003754:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003758:	623b      	str	r3, [r7, #32]
	oscInit.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800375a:	2300      	movs	r3, #0
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
	oscInit.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800375e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003762:	63fb      	str	r3, [r7, #60]	; 0x3c
	oscInit.PLL.PLLState = RCC_PLL_ON;
 8003764:	2302      	movs	r3, #2
 8003766:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clockFreq)
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	3b10      	subs	r3, #16
 800376c:	2b38      	cmp	r3, #56	; 0x38
 800376e:	f200 8101 	bhi.w	8003974 <SystemClock_Config+0x250>
 8003772:	a201      	add	r2, pc, #4	; (adr r2, 8003778 <SystemClock_Config+0x54>)
 8003774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003778:	0800385d 	.word	0x0800385d
 800377c:	08003975 	.word	0x08003975
 8003780:	08003975 	.word	0x08003975
 8003784:	08003975 	.word	0x08003975
 8003788:	08003975 	.word	0x08003975
 800378c:	08003975 	.word	0x08003975
 8003790:	08003975 	.word	0x08003975
 8003794:	08003975 	.word	0x08003975
 8003798:	0800387d 	.word	0x0800387d
 800379c:	08003975 	.word	0x08003975
 80037a0:	08003975 	.word	0x08003975
 80037a4:	08003975 	.word	0x08003975
 80037a8:	08003975 	.word	0x08003975
 80037ac:	08003975 	.word	0x08003975
 80037b0:	08003975 	.word	0x08003975
 80037b4:	08003975 	.word	0x08003975
 80037b8:	0800389f 	.word	0x0800389f
 80037bc:	08003975 	.word	0x08003975
 80037c0:	08003975 	.word	0x08003975
 80037c4:	08003975 	.word	0x08003975
 80037c8:	08003975 	.word	0x08003975
 80037cc:	08003975 	.word	0x08003975
 80037d0:	08003975 	.word	0x08003975
 80037d4:	08003975 	.word	0x08003975
 80037d8:	080038c1 	.word	0x080038c1
 80037dc:	08003975 	.word	0x08003975
 80037e0:	08003975 	.word	0x08003975
 80037e4:	08003975 	.word	0x08003975
 80037e8:	08003975 	.word	0x08003975
 80037ec:	08003975 	.word	0x08003975
 80037f0:	08003975 	.word	0x08003975
 80037f4:	08003975 	.word	0x08003975
 80037f8:	080038e5 	.word	0x080038e5
 80037fc:	08003975 	.word	0x08003975
 8003800:	08003975 	.word	0x08003975
 8003804:	08003975 	.word	0x08003975
 8003808:	08003975 	.word	0x08003975
 800380c:	08003975 	.word	0x08003975
 8003810:	08003975 	.word	0x08003975
 8003814:	08003975 	.word	0x08003975
 8003818:	08003909 	.word	0x08003909
 800381c:	08003975 	.word	0x08003975
 8003820:	08003975 	.word	0x08003975
 8003824:	08003975 	.word	0x08003975
 8003828:	08003975 	.word	0x08003975
 800382c:	08003975 	.word	0x08003975
 8003830:	08003975 	.word	0x08003975
 8003834:	08003975 	.word	0x08003975
 8003838:	0800392d 	.word	0x0800392d
 800383c:	08003975 	.word	0x08003975
 8003840:	08003975 	.word	0x08003975
 8003844:	08003975 	.word	0x08003975
 8003848:	08003975 	.word	0x08003975
 800384c:	08003975 	.word	0x08003975
 8003850:	08003975 	.word	0x08003975
 8003854:	08003975 	.word	0x08003975
 8003858:	08003951 	.word	0x08003951
	{
		case SYSCLK_FREQ_16MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL2;
 800385c:	2300      	movs	r3, #0
 800385e:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003860:	230f      	movs	r3, #15
 8003862:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003864:	2302      	movs	r3, #2
 8003866:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 16MHz
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 8003870:	2300      	movs	r3, #0
 8003872:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8003874:	2300      	movs	r3, #0
 8003876:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800387a:	e07c      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_24MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL3;
 800387c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003880:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003882:	230f      	movs	r3, #15
 8003884:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003886:	2302      	movs	r3, #2
 8003888:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 24MHz
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 800388e:	2300      	movs	r3, #0
 8003890:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 8003892:	2300      	movs	r3, #0
 8003894:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8003896:	2300      	movs	r3, #0
 8003898:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800389c:	e06b      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_32MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL4;
 800389e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038a2:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038a4:	230f      	movs	r3, #15
 80038a6:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038a8:	2302      	movs	r3, #2
 80038aa:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 32MHz
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 80038b4:	2300      	movs	r3, #0
 80038b6:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 80038b8:	2301      	movs	r3, #1
 80038ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 80038be:	e05a      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_40MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL5;
 80038c0:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80038c4:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038c6:	230f      	movs	r3, #15
 80038c8:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038ca:	2302      	movs	r3, #2
 80038cc:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 40MHz
 80038ce:	2300      	movs	r3, #0
 80038d0:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 20MHz
 80038d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038d6:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 40MHz
 80038d8:	2300      	movs	r3, #0
 80038da:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 80038dc:	2301      	movs	r3, #1
 80038de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 80038e2:	e048      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_48MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL6;
 80038e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038e8:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038ea:	230f      	movs	r3, #15
 80038ec:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038ee:	2302      	movs	r3, #2
 80038f0:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 48MHz
 80038f2:	2300      	movs	r3, #0
 80038f4:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 24MHz
 80038f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038fa:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 48MHz
 80038fc:	2300      	movs	r3, #0
 80038fe:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 8003900:	2301      	movs	r3, #1
 8003902:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8003906:	e036      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_56MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL7;
 8003908:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 800390c:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800390e:	230f      	movs	r3, #15
 8003910:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003912:	2302      	movs	r3, #2
 8003914:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 56MHz
 8003916:	2300      	movs	r3, #0
 8003918:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 28MHz
 800391a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800391e:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 56MHz
 8003920:	2300      	movs	r3, #0
 8003922:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8003924:	2302      	movs	r3, #2
 8003926:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800392a:	e024      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_64MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL8;
 800392c:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8003930:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003932:	230f      	movs	r3, #15
 8003934:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003936:	2302      	movs	r3, #2
 8003938:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 64MHz
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 32MHz
 800393e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003942:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 64MHz
 8003944:	2300      	movs	r3, #0
 8003946:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8003948:	2302      	movs	r3, #2
 800394a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 800394e:	e012      	b.n	8003976 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_72MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL9;
 8003950:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003954:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003956:	230f      	movs	r3, #15
 8003958:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800395a:	2302      	movs	r3, #2
 800395c:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 72MHz
 800395e:	2300      	movs	r3, #0
 8003960:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 36MHz
 8003962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003966:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 72MHz
 8003968:	2300      	movs	r3, #0
 800396a:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 800396c:	2302      	movs	r3, #2
 800396e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8003972:	e000      	b.n	8003976 <SystemClock_Config+0x252>
		}

		default :
		{
			break;
 8003974:	bf00      	nop
		}

	}

	RCC_OscConfig(&oscInit);
 8003976:	f107 031c 	add.w	r3, r7, #28
 800397a:	4618      	mov	r0, r3
 800397c:	f7fe f94c 	bl	8001c18 <RCC_OscConfig>

	RCC_ClockConfig(&clkInit, (uint32_t)FLatency);
 8003980:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8003984:	f107 0308 	add.w	r3, r7, #8
 8003988:	4611      	mov	r1, r2
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe f994 	bl	8001cb8 <RCC_ClockConfig>
}
 8003990:	bf00      	nop
 8003992:	3748      	adds	r7, #72	; 0x48
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <Delay_us>:


void Delay_us(uint32_t time_us)
{
 8003998:	b4b0      	push	{r4, r5, r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
	register uint32_t i, j;

	for(i = 0; i < (time_us / 10); i++)
 80039a0:	2400      	movs	r4, #0
 80039a2:	e006      	b.n	80039b2 <Delay_us+0x1a>
	{
		for(j = 0; j < 0x4D; j++)
 80039a4:	2500      	movs	r5, #0
 80039a6:	e001      	b.n	80039ac <Delay_us+0x14>
		{
			asm volatile ("NOP");
 80039a8:	bf00      	nop
		for(j = 0; j < 0x4D; j++)
 80039aa:	3501      	adds	r5, #1
 80039ac:	2d4c      	cmp	r5, #76	; 0x4c
 80039ae:	d9fb      	bls.n	80039a8 <Delay_us+0x10>
	for(i = 0; i < (time_us / 10); i++)
 80039b0:	3401      	adds	r4, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a05      	ldr	r2, [pc, #20]	; (80039cc <Delay_us+0x34>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	08db      	lsrs	r3, r3, #3
 80039bc:	429c      	cmp	r4, r3
 80039be:	d3f1      	bcc.n	80039a4 <Delay_us+0xc>
		}
	}
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bcb0      	pop	{r4, r5, r7}
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	cccccccd 	.word	0xcccccccd

080039d0 <Delay_ms>:


void Delay_ms(uint32_t time_ms)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
	Delay_us(time_ms * 1000);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039de:	fb02 f303 	mul.w	r3, r2, r3
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff ffd8 	bl	8003998 <Delay_us>
}
 80039e8:	bf00      	nop
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <TIM6_IRQHandler>:

#include "main.h"


void TIM6_IRQHandler(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
	TIM_IRQHandling(&TIM6Handle);
 80039f4:	4802      	ldr	r0, [pc, #8]	; (8003a00 <TIM6_IRQHandler+0x10>)
 80039f6:	f7fe fced 	bl	80023d4 <TIM_IRQHandling>
}
 80039fa:	bf00      	nop
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	200003e8 	.word	0x200003e8

08003a04 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
	EXTI_IRQHandling(BLDC1Handle.Init.GPIO_Pins_Hall);
 8003a08:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <EXTI9_5_IRQHandler+0x14>)
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fe f8e7 	bl	8001be0 <EXTI_IRQHandling>
}
 8003a12:	bf00      	nop
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000250 	.word	0x20000250

08003a1c <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
//	EXTI->PR |= GPIO_PIN_0;
//
//	GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}
 8003a20:	bf00      	nop
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bc80      	pop	{r7}
 8003a26:	4770      	bx	lr

08003a28 <DMA1_Channel7_IRQHandler>:


void DMA1_Channel7_IRQHandler(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0
	DMA_IRQ_Handling(UART2Handle.hdmatx);
 8003a2c:	4b03      	ldr	r3, [pc, #12]	; (8003a3c <DMA1_Channel7_IRQHandler+0x14>)
 8003a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fd fb9f 	bl	8001174 <DMA_IRQ_Handling>
}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000368 	.word	0x20000368

08003a40 <main>:

#include "main.h"


int main(void)
{
 8003a40:	b598      	push	{r3, r4, r7, lr}
 8003a42:	af00      	add	r7, sp, #0
	// 1. System Clock configuration to 72MHz
	SystemClock_Config(SYSCLK_FREQ_72MHZ);
 8003a44:	2048      	movs	r0, #72	; 0x48
 8003a46:	f7ff fe6d 	bl	8003724 <SystemClock_Config>

	Delay_ms(3000);
 8003a4a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003a4e:	f7ff ffbf 	bl	80039d0 <Delay_ms>

	// 2. Clear All members of Handle structures to 0
	MemsetHandleStructure();
 8003a52:	f000 fe73 	bl	800473c <MemsetHandleStructure>

	// 3. Initialize peripherals
	DMA1_Init();				// Initialize DMA1
 8003a56:	f000 fd1f 	bl	8004498 <DMA1_Init>
	Button_Init();				// Initialize peripherals related to Button
 8003a5a:	f000 fbe1 	bl	8004220 <Button_Init>
	BLDC1_Init();				// Initialize peripherals related to BLDC motor
 8003a5e:	f000 fbf9 	bl	8004254 <BLDC1_Init>
	UART2_Init();				// Initialize UART2 to transmit data to PC
 8003a62:	f000 fcbd 	bl	80043e0 <UART2_Init>
	TIM6_Init();				// Initialize TIM6 to generate interrupt of 1ms period
 8003a66:	f000 fce5 	bl	8004434 <TIM6_Init>
	Delay_ms(10);
 8003a6a:	200a      	movs	r0, #10
 8003a6c:	f7ff ffb0 	bl	80039d0 <Delay_ms>

	// 4. Start PWM for UB, VB, WB
	StartTimerPwm(&BLDC1Handle);
 8003a70:	48b1      	ldr	r0, [pc, #708]	; (8003d38 <main+0x2f8>)
 8003a72:	f000 fe8b 	bl	800478c <StartTimerPwm>
	Delay_ms(10);
 8003a76:	200a      	movs	r0, #10
 8003a78:	f7ff ffaa 	bl	80039d0 <Delay_ms>

	// 5. Disable All PWM channels
	DisableTimerPwmChannel(&BLDC1Handle);
 8003a7c:	48ae      	ldr	r0, [pc, #696]	; (8003d38 <main+0x2f8>)
 8003a7e:	f000 fe9f 	bl	80047c0 <DisableTimerPwmChannel>
	Delay_ms(10);
 8003a82:	200a      	movs	r0, #10
 8003a84:	f7ff ffa4 	bl	80039d0 <Delay_ms>
	 */

	while(1)
	{

		if(ButtonFlag == FLAG_SET)
 8003a88:	4bac      	ldr	r3, [pc, #688]	; (8003d3c <main+0x2fc>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d1fb      	bne.n	8003a88 <main+0x48>
		{
			/* Button is pressed */

			Delay_ms(2000);		// Wait a while to avoid Button chattering
 8003a90:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a94:	f7ff ff9c 	bl	80039d0 <Delay_ms>

			if(BLDC1Handle.MotorState == MOTOR_STATE_STOP)
 8003a98:	4ba7      	ldr	r3, [pc, #668]	; (8003d38 <main+0x2f8>)
 8003a9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f040 80d5 	bne.w	8003c4e <main+0x20e>
			{
				/* Previous Motor state was MOTOR_STATE_STOP */

				// 1. To Make 'BLDC_Get_Position' function Operate perfectly, Set Old HallPhase location based on Current HallPhase
				BLDC_SET_OLD_HALLPHASE(&BLDC1Handle);
 8003aa4:	4ba6      	ldr	r3, [pc, #664]	; (8003d40 <main+0x300>)
 8003aa6:	689a      	ldr	r2, [r3, #8]
 8003aa8:	4ba3      	ldr	r3, [pc, #652]	; (8003d38 <main+0x2f8>)
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	099b      	lsrs	r3, r3, #6
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	4ba1      	ldr	r3, [pc, #644]	; (8003d38 <main+0x2f8>)
 8003ab4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8003ab8:	4b9f      	ldr	r3, [pc, #636]	; (8003d38 <main+0x2f8>)
 8003aba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	2b05      	cmp	r3, #5
 8003ac2:	f200 8086 	bhi.w	8003bd2 <main+0x192>
 8003ac6:	a201      	add	r2, pc, #4	; (adr r2, 8003acc <main+0x8c>)
 8003ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003acc:	08003bad 	.word	0x08003bad
 8003ad0:	08003b0d 	.word	0x08003b0d
 8003ad4:	08003ae5 	.word	0x08003ae5
 8003ad8:	08003b5d 	.word	0x08003b5d
 8003adc:	08003b85 	.word	0x08003b85
 8003ae0:	08003b35 	.word	0x08003b35
 8003ae4:	4b94      	ldr	r3, [pc, #592]	; (8003d38 <main+0x2f8>)
 8003ae6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d104      	bne.n	8003af8 <main+0xb8>
 8003aee:	4b92      	ldr	r3, [pc, #584]	; (8003d38 <main+0x2f8>)
 8003af0:	2202      	movs	r2, #2
 8003af2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003af6:	e06c      	b.n	8003bd2 <main+0x192>
 8003af8:	4b8f      	ldr	r3, [pc, #572]	; (8003d38 <main+0x2f8>)
 8003afa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d167      	bne.n	8003bd2 <main+0x192>
 8003b02:	4b8d      	ldr	r3, [pc, #564]	; (8003d38 <main+0x2f8>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b0a:	e062      	b.n	8003bd2 <main+0x192>
 8003b0c:	4b8a      	ldr	r3, [pc, #552]	; (8003d38 <main+0x2f8>)
 8003b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d104      	bne.n	8003b20 <main+0xe0>
 8003b16:	4b88      	ldr	r3, [pc, #544]	; (8003d38 <main+0x2f8>)
 8003b18:	2206      	movs	r2, #6
 8003b1a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b1e:	e058      	b.n	8003bd2 <main+0x192>
 8003b20:	4b85      	ldr	r3, [pc, #532]	; (8003d38 <main+0x2f8>)
 8003b22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d153      	bne.n	8003bd2 <main+0x192>
 8003b2a:	4b83      	ldr	r3, [pc, #524]	; (8003d38 <main+0x2f8>)
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b32:	e04e      	b.n	8003bd2 <main+0x192>
 8003b34:	4b80      	ldr	r3, [pc, #512]	; (8003d38 <main+0x2f8>)
 8003b36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d104      	bne.n	8003b48 <main+0x108>
 8003b3e:	4b7e      	ldr	r3, [pc, #504]	; (8003d38 <main+0x2f8>)
 8003b40:	2204      	movs	r2, #4
 8003b42:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b46:	e044      	b.n	8003bd2 <main+0x192>
 8003b48:	4b7b      	ldr	r3, [pc, #492]	; (8003d38 <main+0x2f8>)
 8003b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d13f      	bne.n	8003bd2 <main+0x192>
 8003b52:	4b79      	ldr	r3, [pc, #484]	; (8003d38 <main+0x2f8>)
 8003b54:	2202      	movs	r2, #2
 8003b56:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b5a:	e03a      	b.n	8003bd2 <main+0x192>
 8003b5c:	4b76      	ldr	r3, [pc, #472]	; (8003d38 <main+0x2f8>)
 8003b5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d104      	bne.n	8003b70 <main+0x130>
 8003b66:	4b74      	ldr	r3, [pc, #464]	; (8003d38 <main+0x2f8>)
 8003b68:	2205      	movs	r2, #5
 8003b6a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b6e:	e030      	b.n	8003bd2 <main+0x192>
 8003b70:	4b71      	ldr	r3, [pc, #452]	; (8003d38 <main+0x2f8>)
 8003b72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d12b      	bne.n	8003bd2 <main+0x192>
 8003b7a:	4b6f      	ldr	r3, [pc, #444]	; (8003d38 <main+0x2f8>)
 8003b7c:	2206      	movs	r2, #6
 8003b7e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b82:	e026      	b.n	8003bd2 <main+0x192>
 8003b84:	4b6c      	ldr	r3, [pc, #432]	; (8003d38 <main+0x2f8>)
 8003b86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d104      	bne.n	8003b98 <main+0x158>
 8003b8e:	4b6a      	ldr	r3, [pc, #424]	; (8003d38 <main+0x2f8>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003b96:	e01c      	b.n	8003bd2 <main+0x192>
 8003b98:	4b67      	ldr	r3, [pc, #412]	; (8003d38 <main+0x2f8>)
 8003b9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d117      	bne.n	8003bd2 <main+0x192>
 8003ba2:	4b65      	ldr	r3, [pc, #404]	; (8003d38 <main+0x2f8>)
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003baa:	e012      	b.n	8003bd2 <main+0x192>
 8003bac:	4b62      	ldr	r3, [pc, #392]	; (8003d38 <main+0x2f8>)
 8003bae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d104      	bne.n	8003bc0 <main+0x180>
 8003bb6:	4b60      	ldr	r3, [pc, #384]	; (8003d38 <main+0x2f8>)
 8003bb8:	2203      	movs	r2, #3
 8003bba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003bbe:	e008      	b.n	8003bd2 <main+0x192>
 8003bc0:	4b5d      	ldr	r3, [pc, #372]	; (8003d38 <main+0x2f8>)
 8003bc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d103      	bne.n	8003bd2 <main+0x192>
 8003bca:	4b5b      	ldr	r3, [pc, #364]	; (8003d38 <main+0x2f8>)
 8003bcc:	2205      	movs	r2, #5
 8003bce:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8003bd2:	bf00      	nop

				// 2. Enable EXTI of Hall sensor
				ENABLE_HALLSENSOR_EXTI();
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	2108      	movs	r1, #8
 8003bd8:	2017      	movs	r0, #23
 8003bda:	f7ff fd3b 	bl	8003654 <NVIC_IRQConfig>

				// 3. Charge Bootstrap Capacitor for 10ms before Drive BLDC motor
				BLDC_BootstrapCap_Charge(&BLDC1Handle);
 8003bde:	4856      	ldr	r0, [pc, #344]	; (8003d38 <main+0x2f8>)
 8003be0:	f7fe ffd0 	bl	8002b84 <BLDC_BootstrapCap_Charge>

				// 4. Set Reference Position, PID gain, etc
				BLDC1Handle.RefPosition = 360;
 8003be4:	4a54      	ldr	r2, [pc, #336]	; (8003d38 <main+0x2f8>)
 8003be6:	f04f 0300 	mov.w	r3, #0
 8003bea:	4c56      	ldr	r4, [pc, #344]	; (8003d44 <main+0x304>)
 8003bec:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
				BLDC1Handle.TrjRefMaxSpeed = 7500;
 8003bf0:	4a51      	ldr	r2, [pc, #324]	; (8003d38 <main+0x2f8>)
 8003bf2:	a44f      	add	r4, pc, #316	; (adr r4, 8003d30 <main+0x2f0>)
 8003bf4:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003bf8:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
				BLDC1Handle.TrjRefAcceleration = 800;
 8003bfc:	4a4e      	ldr	r2, [pc, #312]	; (8003d38 <main+0x2f8>)
 8003bfe:	f04f 0300 	mov.w	r3, #0
 8003c02:	4c51      	ldr	r4, [pc, #324]	; (8003d48 <main+0x308>)
 8003c04:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0

				BLDC_PID_GAIN_SET(&BLDC1Handle, 33, 4, 0);
 8003c08:	4a4b      	ldr	r2, [pc, #300]	; (8003d38 <main+0x2f8>)
 8003c0a:	f04f 0300 	mov.w	r3, #0
 8003c0e:	4c4f      	ldr	r4, [pc, #316]	; (8003d4c <main+0x30c>)
 8003c10:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0
 8003c14:	4a48      	ldr	r2, [pc, #288]	; (8003d38 <main+0x2f8>)
 8003c16:	f04f 0300 	mov.w	r3, #0
 8003c1a:	4c4d      	ldr	r4, [pc, #308]	; (8003d50 <main+0x310>)
 8003c1c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
 8003c20:	4a45      	ldr	r2, [pc, #276]	; (8003d38 <main+0x2f8>)
 8003c22:	f04f 0300 	mov.w	r3, #0
 8003c26:	f04f 0400 	mov.w	r4, #0
 8003c2a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0

				// 5. Change MotorState from MOTOR_STATE_STOP to MOTOR_STATE_POSITION
				BLDC1Handle.MotorState = MOTOR_STATE_POSITION;
 8003c2e:	4b42      	ldr	r3, [pc, #264]	; (8003d38 <main+0x2f8>)
 8003c30:	2202      	movs	r2, #2
 8003c32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				// 6. Trigger EXTI interrupt by SW to Execute 'BLDC_Drive' function. Then, Motor rotates with given PWM duty cycle
				while(startFlag != FLAG_SET);
 8003c36:	bf00      	nop
 8003c38:	4b46      	ldr	r3, [pc, #280]	; (8003d54 <main+0x314>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d1fb      	bne.n	8003c38 <main+0x1f8>
				EXTI->SWIER |= (0x1 << 6);
 8003c40:	4b45      	ldr	r3, [pc, #276]	; (8003d58 <main+0x318>)
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	4a44      	ldr	r2, [pc, #272]	; (8003d58 <main+0x318>)
 8003c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c4a:	6113      	str	r3, [r2, #16]
 8003c4c:	e06b      	b.n	8003d26 <main+0x2e6>
			}

			else if(BLDC1Handle.MotorState == MOTOR_STATE_POSITION)
 8003c4e:	4b3a      	ldr	r3, [pc, #232]	; (8003d38 <main+0x2f8>)
 8003c50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d166      	bne.n	8003d26 <main+0x2e6>
			{
				/* Previous Motor state was MOTOR_STATE_POSITION */

				Delay_ms(100);
 8003c58:	2064      	movs	r0, #100	; 0x64
 8003c5a:	f7ff feb9 	bl	80039d0 <Delay_ms>

				// 3. Change MotorState from MOTOR_STATE_POSITION to MOTOR_STATE_STOP
				BLDC1Handle.MotorState = MOTOR_STATE_STOP;
 8003c5e:	4b36      	ldr	r3, [pc, #216]	; (8003d38 <main+0x2f8>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				// 4. Disable EXTI of Hall sensor
				DISABLE_HALLSENSOR_EXTI();
 8003c66:	2200      	movs	r2, #0
 8003c68:	2108      	movs	r1, #8
 8003c6a:	2017      	movs	r0, #23
 8003c6c:	f7ff fcf2 	bl	8003654 <NVIC_IRQConfig>

				// 5. Clear GPIO pin of Top side(UT, VT, WT)
				GPIO_WritePin(BLDC1Handle.Init.GPIOx_Top, BLDC1Handle.Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 8003c70:	4b31      	ldr	r3, [pc, #196]	; (8003d38 <main+0x2f8>)
 8003c72:	6858      	ldr	r0, [r3, #4]
 8003c74:	4b30      	ldr	r3, [pc, #192]	; (8003d38 <main+0x2f8>)
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	f7fd ff77 	bl	8001b70 <GPIO_WritePin>

				// 6. Disable All PWM channels
				DisableTimerPwmChannel(&BLDC1Handle);
 8003c82:	482d      	ldr	r0, [pc, #180]	; (8003d38 <main+0x2f8>)
 8003c84:	f000 fd9c 	bl	80047c0 <DisableTimerPwmChannel>

				startFlag = FLAG_RESET;
 8003c88:	4b32      	ldr	r3, [pc, #200]	; (8003d54 <main+0x314>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	701a      	strb	r2, [r3, #0]

				BLDC1Handle.HallCount = 0;
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	; (8003d38 <main+0x2f8>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	659a      	str	r2, [r3, #88]	; 0x58
				BLDC1Handle.OldHallCount = 0;
 8003c94:	4b28      	ldr	r3, [pc, #160]	; (8003d38 <main+0x2f8>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	65da      	str	r2, [r3, #92]	; 0x5c
				BLDC1Handle.CurPosition = 0;
 8003c9a:	4a27      	ldr	r2, [pc, #156]	; (8003d38 <main+0x2f8>)
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	f04f 0400 	mov.w	r4, #0
 8003ca4:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
				BLDC1Handle.Kp = 0;
 8003ca8:	4a23      	ldr	r2, [pc, #140]	; (8003d38 <main+0x2f8>)
 8003caa:	f04f 0300 	mov.w	r3, #0
 8003cae:	f04f 0400 	mov.w	r4, #0
 8003cb2:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0
				BLDC1Handle.Ki = 0;
 8003cb6:	4a20      	ldr	r2, [pc, #128]	; (8003d38 <main+0x2f8>)
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	f04f 0400 	mov.w	r4, #0
 8003cc0:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
				BLDC1Handle.Kd = 0;
 8003cc4:	4a1c      	ldr	r2, [pc, #112]	; (8003d38 <main+0x2f8>)
 8003cc6:	f04f 0300 	mov.w	r3, #0
 8003cca:	f04f 0400 	mov.w	r4, #0
 8003cce:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
				BLDC1Handle.Error = 0;
 8003cd2:	4a19      	ldr	r2, [pc, #100]	; (8003d38 <main+0x2f8>)
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	f04f 0400 	mov.w	r4, #0
 8003cdc:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
				BLDC1Handle.PrvError = 0;
 8003ce0:	4a15      	ldr	r2, [pc, #84]	; (8003d38 <main+0x2f8>)
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	f04f 0400 	mov.w	r4, #0
 8003cea:	e9c2 3434 	strd	r3, r4, [r2, #208]	; 0xd0
				BLDC1Handle.P_term = 0;
 8003cee:	4a12      	ldr	r2, [pc, #72]	; (8003d38 <main+0x2f8>)
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	f04f 0400 	mov.w	r4, #0
 8003cf8:	e9c2 3436 	strd	r3, r4, [r2, #216]	; 0xd8
				BLDC1Handle.I_term = 0;
 8003cfc:	4a0e      	ldr	r2, [pc, #56]	; (8003d38 <main+0x2f8>)
 8003cfe:	f04f 0300 	mov.w	r3, #0
 8003d02:	f04f 0400 	mov.w	r4, #0
 8003d06:	e9c2 3438 	strd	r3, r4, [r2, #224]	; 0xe0
				BLDC1Handle.D_term = 0;
 8003d0a:	4a0b      	ldr	r2, [pc, #44]	; (8003d38 <main+0x2f8>)
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	f04f 0400 	mov.w	r4, #0
 8003d14:	e9c2 343a 	strd	r3, r4, [r2, #232]	; 0xe8
				BLDC1Handle.PwmPID = 0;
 8003d18:	4a07      	ldr	r2, [pc, #28]	; (8003d38 <main+0x2f8>)
 8003d1a:	f04f 0300 	mov.w	r3, #0
 8003d1e:	f04f 0400 	mov.w	r4, #0
 8003d22:	e9c2 343c 	strd	r3, r4, [r2, #240]	; 0xf0
			}

			ButtonFlag = FLAG_RESET;
 8003d26:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <main+0x2fc>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	701a      	strb	r2, [r3, #0]
		if(ButtonFlag == FLAG_SET)
 8003d2c:	e6ac      	b.n	8003a88 <main+0x48>
 8003d2e:	bf00      	nop
 8003d30:	00000000 	.word	0x00000000
 8003d34:	40bd4c00 	.word	0x40bd4c00
 8003d38:	20000250 	.word	0x20000250
 8003d3c:	20000204 	.word	0x20000204
 8003d40:	40011000 	.word	0x40011000
 8003d44:	40768000 	.word	0x40768000
 8003d48:	40890000 	.word	0x40890000
 8003d4c:	40408000 	.word	0x40408000
 8003d50:	40100000 	.word	0x40100000
 8003d54:	20000242 	.word	0x20000242
 8003d58:	40010400 	.word	0x40010400

08003d5c <USART_MspInit>:

#include "main.h"


void USART_MspInit(UART_HandleTypeDef *pUARTHandle)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	// 1. Configure GPIO for USART
	GPIO_HandleTypeDef GPIOHandle;

	memset(&GPIOHandle, 0, sizeof(GPIOHandle));
 8003d64:	f107 030c 	add.w	r3, r7, #12
 8003d68:	2214      	movs	r2, #20
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f000 fdbf 	bl	80048f0 <memset>

	if(pUARTHandle->Instance == USART1)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a3e      	ldr	r2, [pc, #248]	; (8003e70 <USART_MspInit+0x114>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d120      	bne.n	8003dbe <USART_MspInit+0x62>
	{
		// USART1 Tx
		GPIOHandle.Instance = GPIOA;
 8003d7c:	4b3d      	ldr	r3, [pc, #244]	; (8003e74 <USART_MspInit+0x118>)
 8003d7e:	60fb      	str	r3, [r7, #12]
		GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8003d80:	2302      	movs	r3, #2
 8003d82:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_9;
 8003d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d88:	613b      	str	r3, [r7, #16]
		GPIOHandle.Init.Pull = GPIO_PULLUP;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	61bb      	str	r3, [r7, #24]
		GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	61fb      	str	r3, [r7, #28]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	f107 030c 	add.w	r3, r7, #12
 8003d98:	3304      	adds	r3, #4
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	f7fd fca7 	bl	80016f0 <GPIO_Init>

		// USART1 Rx
		GPIOHandle.Init.Mode = GPIO_MODE_INPUT;
 8003da2:	2300      	movs	r3, #0
 8003da4:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_10;
 8003da6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003daa:	613b      	str	r3, [r7, #16]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	f107 030c 	add.w	r3, r7, #12
 8003db2:	3304      	adds	r3, #4
 8003db4:	4619      	mov	r1, r3
 8003db6:	4610      	mov	r0, r2
 8003db8:	f7fd fc9a 	bl	80016f0 <GPIO_Init>
 8003dbc:	e04d      	b.n	8003e5a <USART_MspInit+0xfe>
	}
	else if(pUARTHandle->Instance == USART2)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a2d      	ldr	r2, [pc, #180]	; (8003e78 <USART_MspInit+0x11c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d148      	bne.n	8003e5a <USART_MspInit+0xfe>
	{
		/* USART2 GPIO Configuration */

		// USART2 Tx
		GPIOHandle.Instance = GPIOA;
 8003dc8:	4b2a      	ldr	r3, [pc, #168]	; (8003e74 <USART_MspInit+0x118>)
 8003dca:	60fb      	str	r3, [r7, #12]
		GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_2;
 8003dd0:	2304      	movs	r3, #4
 8003dd2:	613b      	str	r3, [r7, #16]
		GPIOHandle.Init.Pull = GPIO_PULLUP;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	61bb      	str	r3, [r7, #24]
		GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	61fb      	str	r3, [r7, #28]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	f107 030c 	add.w	r3, r7, #12
 8003de2:	3304      	adds	r3, #4
 8003de4:	4619      	mov	r1, r3
 8003de6:	4610      	mov	r0, r2
 8003de8:	f7fd fc82 	bl	80016f0 <GPIO_Init>

		// USART2 Rx
		GPIOHandle.Init.Mode = GPIO_MODE_INPUT;
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_3;
 8003df0:	2308      	movs	r3, #8
 8003df2:	613b      	str	r3, [r7, #16]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	f107 030c 	add.w	r3, r7, #12
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f7fd fc76 	bl	80016f0 <GPIO_Init>

		/* USART2 DMA Configuration */
		pUARTHandle->hdmatx->Instance = DMA1_Channel7;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e08:	4a1c      	ldr	r2, [pc, #112]	; (8003e7c <USART_MspInit+0x120>)
 8003e0a:	601a      	str	r2, [r3, #0]
		pUARTHandle->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e10:	2210      	movs	r2, #16
 8003e12:	605a      	str	r2, [r3, #4]
		pUARTHandle->hdmatx->Init.PeriphInc = DMA_PINC_DISABLE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e18:	2200      	movs	r2, #0
 8003e1a:	609a      	str	r2, [r3, #8]
		pUARTHandle->hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	60da      	str	r2, [r3, #12]
		pUARTHandle->hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e28:	2200      	movs	r2, #0
 8003e2a:	611a      	str	r2, [r3, #16]
		pUARTHandle->hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e30:	2200      	movs	r2, #0
 8003e32:	615a      	str	r2, [r3, #20]
		pUARTHandle->hdmatx->Init.Mode = DMA_NORMAL;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	2200      	movs	r2, #0
 8003e3a:	619a      	str	r2, [r3, #24]
		pUARTHandle->hdmatx->Init.Priority = DMA_PRIORITY_LOW;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e40:	2200      	movs	r2, #0
 8003e42:	61da      	str	r2, [r3, #28]
		DMA_Init(pUARTHandle->hdmatx);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fd f8cb 	bl	8000fe4 <DMA_Init>


		pUARTHandle->hdmatx = &DMA1Handle;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a0b      	ldr	r2, [pc, #44]	; (8003e80 <USART_MspInit+0x124>)
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
		DMA1Handle.Parent = pUARTHandle;
 8003e54:	4a0a      	ldr	r2, [pc, #40]	; (8003e80 <USART_MspInit+0x124>)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6253      	str	r3, [r2, #36]	; 0x24
	}

	// 2. Configure CLOCK for USART
	USART_PeripheralClockControl(pUARTHandle->Instance, ENABLE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2101      	movs	r1, #1
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fe fb3d 	bl	80024e0 <USART_PeripheralClockControl>
}
 8003e66:	bf00      	nop
 8003e68:	3720      	adds	r7, #32
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40013800 	.word	0x40013800
 8003e74:	40010800 	.word	0x40010800
 8003e78:	40004400 	.word	0x40004400
 8003e7c:	40020080 	.word	0x40020080
 8003e80:	200003a4 	.word	0x200003a4

08003e84 <TIM_Base_MspInit>:


void TIM_Base_MspInit(TIM_TypeDef *TIMx)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
	if(TIMx == TIM6)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a08      	ldr	r2, [pc, #32]	; (8003eb0 <TIM_Base_MspInit+0x2c>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d108      	bne.n	8003ea6 <TIM_Base_MspInit+0x22>
	{
		// 1. Configure GPIO for TIM
		// TIM6 is used for just time base generation so that GPIO config is not needed

		// 2. Configure CLOCK for TIM
		TIM_PeripheralClockControl(TIMx, ENABLE);
 8003e94:	2101      	movs	r1, #1
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7fe f982 	bl	80021a0 <TIM_PeripheralClockControl>

		// 3. Configure NVIC for TIM
		NVIC_IRQConfig(IRQ_NO_TIM6, NVIC_PRIOR_15, ENABLE);
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	210f      	movs	r1, #15
 8003ea0:	2036      	movs	r0, #54	; 0x36
 8003ea2:	f7ff fbd7 	bl	8003654 <NVIC_IRQConfig>
	}
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40001000 	.word	0x40001000

08003eb4 <TIM_PWM_MspInit>:


void TIM_PWM_MspInit(TIM_HandleTypeDef *pTIMHandle)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b088      	sub	sp, #32
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
	// 1. Configure the GPIO for TIM
	GPIO_HandleTypeDef TIMx_GPIOHandle;

	if(pTIMHandle->Instance == TIM1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a32      	ldr	r2, [pc, #200]	; (8003f8c <TIM_PWM_MspInit+0xd8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d119      	bne.n	8003efa <TIM_PWM_MspInit+0x46>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8003ec6:	f107 030c 	add.w	r3, r7, #12
 8003eca:	2214      	movs	r2, #20
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fd0e 	bl	80048f0 <memset>

		TIMx_GPIOHandle.Instance = GPIOA;
 8003ed4:	4b2e      	ldr	r3, [pc, #184]	; (8003f90 <TIM_PWM_MspInit+0xdc>)
 8003ed6:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 8003ed8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003edc:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	f107 030c 	add.w	r3, r7, #12
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	f7fd fbfb 	bl	80016f0 <GPIO_Init>
	}

	if(pTIMHandle->Instance == TIM3)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a25      	ldr	r2, [pc, #148]	; (8003f94 <TIM_PWM_MspInit+0xe0>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d119      	bne.n	8003f38 <TIM_PWM_MspInit+0x84>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8003f04:	f107 030c 	add.w	r3, r7, #12
 8003f08:	2214      	movs	r2, #20
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 fcef 	bl	80048f0 <memset>

		TIMx_GPIOHandle.Instance = GPIOC;
 8003f12:	4b21      	ldr	r3, [pc, #132]	; (8003f98 <TIM_PWM_MspInit+0xe4>)
 8003f14:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8003f16:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8003f1a:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003f24:	2301      	movs	r3, #1
 8003f26:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	f107 030c 	add.w	r3, r7, #12
 8003f2e:	3304      	adds	r3, #4
 8003f30:	4619      	mov	r1, r3
 8003f32:	4610      	mov	r0, r2
 8003f34:	f7fd fbdc 	bl	80016f0 <GPIO_Init>
	}

	if(pTIMHandle->Instance == TIM4)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a17      	ldr	r2, [pc, #92]	; (8003f9c <TIM_PWM_MspInit+0xe8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d119      	bne.n	8003f76 <TIM_PWM_MspInit+0xc2>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8003f42:	f107 030c 	add.w	r3, r7, #12
 8003f46:	2214      	movs	r2, #20
 8003f48:	2100      	movs	r1, #0
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 fcd0 	bl	80048f0 <memset>

		TIMx_GPIOHandle.Instance = GPIOB;
 8003f50:	4b13      	ldr	r3, [pc, #76]	; (8003fa0 <TIM_PWM_MspInit+0xec>)
 8003f52:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8003f54:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8003f58:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003f62:	2301      	movs	r3, #1
 8003f64:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4610      	mov	r0, r2
 8003f72:	f7fd fbbd 	bl	80016f0 <GPIO_Init>
	}

	// 2. Configure CLOCK for TIM
	TIM_PeripheralClockControl(pTIMHandle->Instance, ENABLE);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7fe f90f 	bl	80021a0 <TIM_PeripheralClockControl>
}
 8003f82:	bf00      	nop
 8003f84:	3720      	adds	r7, #32
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40010800 	.word	0x40010800
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40011000 	.word	0x40011000
 8003f9c:	40000800 	.word	0x40000800
 8003fa0:	40010c00 	.word	0x40010c00

08003fa4 <BLDC_MspInit>:


void BLDC_MspInit(BLDC_HandleTypeDef *pBLDCHandle)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08e      	sub	sp, #56	; 0x38
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8003fac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fb0:	2210      	movs	r2, #16
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 fc9b 	bl	80048f0 <memset>

	if(pBLDCHandle->Instance == BLDC1)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	f040 80f2 	bne.w	80041a8 <BLDC_MspInit+0x204>
	{
	/************************************************************************
	 *			Low level init GPIO of UT/VT/WT, UB/VB/WB, HA/HB/HC			*
	 ***********************************************************************/

		BLDC1Handle.Init.GPIOx_Top = GPIOB;
 8003fc4:	4b7a      	ldr	r3, [pc, #488]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fc6:	4a7b      	ldr	r2, [pc, #492]	; (80041b4 <BLDC_MspInit+0x210>)
 8003fc8:	605a      	str	r2, [r3, #4]
		BLDC1Handle.Init.GPIO_Pin_UT = GPIO_PIN_0;
 8003fca:	4b79      	ldr	r3, [pc, #484]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fcc:	2201      	movs	r2, #1
 8003fce:	61da      	str	r2, [r3, #28]
		BLDC1Handle.Init.GPIO_Pin_VT = GPIO_PIN_1;
 8003fd0:	4b77      	ldr	r3, [pc, #476]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	621a      	str	r2, [r3, #32]
		BLDC1Handle.Init.GPIO_Pin_WT = GPIO_PIN_2;
 8003fd6:	4b76      	ldr	r3, [pc, #472]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fd8:	2204      	movs	r2, #4
 8003fda:	625a      	str	r2, [r3, #36]	; 0x24
		BLDC1Handle.Init.GPIO_Pins_Top = BLDC1Handle.Init.GPIO_Pin_UT | BLDC1Handle.Init.GPIO_Pin_VT | BLDC1Handle.Init.GPIO_Pin_WT;
 8003fdc:	4b74      	ldr	r3, [pc, #464]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fde:	69da      	ldr	r2, [r3, #28]
 8003fe0:	4b73      	ldr	r3, [pc, #460]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	4b72      	ldr	r3, [pc, #456]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	4313      	orrs	r3, r2
 8003fec:	4a70      	ldr	r2, [pc, #448]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003fee:	6113      	str	r3, [r2, #16]

		BLDC1Handle.Init.GPIOx_Bottom = GPIOB;
 8003ff0:	4b6f      	ldr	r3, [pc, #444]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003ff2:	4a70      	ldr	r2, [pc, #448]	; (80041b4 <BLDC_MspInit+0x210>)
 8003ff4:	609a      	str	r2, [r3, #8]
		BLDC1Handle.Init.GPIO_Pin_UB = GPIO_PIN_6;
 8003ff6:	4b6e      	ldr	r3, [pc, #440]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003ff8:	2240      	movs	r2, #64	; 0x40
 8003ffa:	629a      	str	r2, [r3, #40]	; 0x28
		BLDC1Handle.Init.GPIO_Pin_VB = GPIO_PIN_7;
 8003ffc:	4b6c      	ldr	r3, [pc, #432]	; (80041b0 <BLDC_MspInit+0x20c>)
 8003ffe:	2280      	movs	r2, #128	; 0x80
 8004000:	62da      	str	r2, [r3, #44]	; 0x2c
		BLDC1Handle.Init.GPIO_Pin_WB = GPIO_PIN_8;
 8004002:	4b6b      	ldr	r3, [pc, #428]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004004:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004008:	631a      	str	r2, [r3, #48]	; 0x30
		BLDC1Handle.Init.GPIO_Pins_Bottom = BLDC1Handle.Init.GPIO_Pin_UB | BLDC1Handle.Init.GPIO_Pin_VB | BLDC1Handle.Init.GPIO_Pin_WB;
 800400a:	4b69      	ldr	r3, [pc, #420]	; (80041b0 <BLDC_MspInit+0x20c>)
 800400c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800400e:	4b68      	ldr	r3, [pc, #416]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004012:	431a      	orrs	r2, r3
 8004014:	4b66      	ldr	r3, [pc, #408]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004018:	4313      	orrs	r3, r2
 800401a:	4a65      	ldr	r2, [pc, #404]	; (80041b0 <BLDC_MspInit+0x20c>)
 800401c:	6153      	str	r3, [r2, #20]

		BLDC1Handle.Init.GPIOx_Hall = GPIOC;
 800401e:	4b64      	ldr	r3, [pc, #400]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004020:	4a65      	ldr	r2, [pc, #404]	; (80041b8 <BLDC_MspInit+0x214>)
 8004022:	60da      	str	r2, [r3, #12]
		BLDC1Handle.Init.GPIO_Pin_HA = GPIO_PIN_6;
 8004024:	4b62      	ldr	r3, [pc, #392]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004026:	2240      	movs	r2, #64	; 0x40
 8004028:	635a      	str	r2, [r3, #52]	; 0x34
		BLDC1Handle.Init.GPIO_Pin_HB = GPIO_PIN_7;
 800402a:	4b61      	ldr	r3, [pc, #388]	; (80041b0 <BLDC_MspInit+0x20c>)
 800402c:	2280      	movs	r2, #128	; 0x80
 800402e:	639a      	str	r2, [r3, #56]	; 0x38
		BLDC1Handle.Init.GPIO_Pin_HC = GPIO_PIN_8;
 8004030:	4b5f      	ldr	r3, [pc, #380]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004032:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004036:	63da      	str	r2, [r3, #60]	; 0x3c
		BLDC1Handle.Init.GPIO_Pins_Hall = BLDC1Handle.Init.GPIO_Pin_HA | BLDC1Handle.Init.GPIO_Pin_HB | BLDC1Handle.Init.GPIO_Pin_HC;
 8004038:	4b5d      	ldr	r3, [pc, #372]	; (80041b0 <BLDC_MspInit+0x20c>)
 800403a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800403c:	4b5c      	ldr	r3, [pc, #368]	; (80041b0 <BLDC_MspInit+0x20c>)
 800403e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004040:	431a      	orrs	r2, r3
 8004042:	4b5b      	ldr	r3, [pc, #364]	; (80041b0 <BLDC_MspInit+0x20c>)
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	4313      	orrs	r3, r2
 8004048:	4a59      	ldr	r2, [pc, #356]	; (80041b0 <BLDC_MspInit+0x20c>)
 800404a:	6193      	str	r3, [r2, #24]


		// 1. Initialize GPIO for UT, VT, WT to GPIO Output mode
		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Top;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 8004052:	2301      	movs	r3, #1
 8004054:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	633b      	str	r3, [r7, #48]	; 0x30
		GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800405a:	2301      	movs	r3, #1
 800405c:	637b      	str	r3, [r7, #52]	; 0x34
		GPIO_Init(pBLDCHandle->Init.GPIOx_Top, &GPIOInit);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004066:	4611      	mov	r1, r2
 8004068:	4618      	mov	r0, r3
 800406a:	f7fd fb41 	bl	80016f0 <GPIO_Init>
		Delay_ms(10);
 800406e:	200a      	movs	r0, #10
 8004070:	f7ff fcae 	bl	80039d0 <Delay_ms>

		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Top, pBLDCHandle->Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6858      	ldr	r0, [r3, #4]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	b29b      	uxth	r3, r3
 800407e:	2200      	movs	r2, #0
 8004080:	4619      	mov	r1, r3
 8004082:	f7fd fd75 	bl	8001b70 <GPIO_WritePin>


		// 2. Initialize GPIO for UB, VB, WB to GPIO Output mode
		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 800408c:	2301      	movs	r3, #1
 800408e:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 8004090:	2300      	movs	r3, #0
 8004092:	633b      	str	r3, [r7, #48]	; 0x30
		GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004094:	2301      	movs	r3, #1
 8004096:	637b      	str	r3, [r7, #52]	; 0x34
		GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80040a0:	4611      	mov	r1, r2
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7fd fb24 	bl	80016f0 <GPIO_Init>
		Delay_ms(10);
 80040a8:	200a      	movs	r0, #10
 80040aa:	f7ff fc91 	bl	80039d0 <Delay_ms>

		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6898      	ldr	r0, [r3, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2200      	movs	r2, #0
 80040ba:	4619      	mov	r1, r3
 80040bc:	f7fd fd58 	bl	8001b70 <GPIO_WritePin>


		// 3. Charge Bootstrap Capacitor for 10ms
		Delay_ms(10);
 80040c0:	200a      	movs	r0, #10
 80040c2:	f7ff fc85 	bl	80039d0 <Delay_ms>
		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_SET);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6898      	ldr	r0, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2201      	movs	r2, #1
 80040d2:	4619      	mov	r1, r3
 80040d4:	f7fd fd4c 	bl	8001b70 <GPIO_WritePin>
		Delay_ms(10);
 80040d8:	200a      	movs	r0, #10
 80040da:	f7ff fc79 	bl	80039d0 <Delay_ms>
		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6898      	ldr	r0, [r3, #8]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2200      	movs	r2, #0
 80040ea:	4619      	mov	r1, r3
 80040ec:	f7fd fd40 	bl	8001b70 <GPIO_WritePin>
	/********************************************************************
	 *			Low level init EXTI for Hall Sensor interrupt			*
	 ********************************************************************/

		// 1. Configure GPIO of EXTI
		memset(&GPIOInit, 0, sizeof(GPIOInit));
 80040f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040f4:	2210      	movs	r2, #16
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fbf9 	bl	80048f0 <memset>

		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Hall;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004104:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <BLDC_MspInit+0x218>)
 8004106:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 8004108:	2300      	movs	r3, #0
 800410a:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_Init(pBLDCHandle->Init.GPIOx_Hall, &GPIOInit);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004114:	4611      	mov	r1, r2
 8004116:	4618      	mov	r0, r3
 8004118:	f7fd faea 	bl	80016f0 <GPIO_Init>

	/********************************************************************
	 *				Low level init TIM to generate PWM signals			*
	 ********************************************************************/

		pBLDCHandle->Init.TIM_Handle = &TIM4Handle;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a28      	ldr	r2, [pc, #160]	; (80041c0 <BLDC_MspInit+0x21c>)
 8004120:	641a      	str	r2, [r3, #64]	; 0x40
		pBLDCHandle->Init.TIM_Handle->Instance = TIM4;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	4a27      	ldr	r2, [pc, #156]	; (80041c4 <BLDC_MspInit+0x220>)
 8004128:	601a      	str	r2, [r3, #0]
		pBLDCHandle->Init.TIM_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	2200      	movs	r2, #0
 8004130:	609a      	str	r2, [r3, #8]
		pBLDCHandle->Init.TIM_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	2200      	movs	r2, #0
 8004138:	611a      	str	r2, [r3, #16]
		pBLDCHandle->Init.TIM_Handle->Init.Prescaler = (1-1);	// 72MHz / 1 = 72MHz
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413e:	2200      	movs	r2, #0
 8004140:	605a      	str	r2, [r3, #4]
		pBLDCHandle->Init.TIM_Handle->Init.Period = (3600-1);	// 72MHz / 3600 = 20kHz
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	f640 620f 	movw	r2, #3599	; 0xe0f
 800414a:	60da      	str	r2, [r3, #12]
		TIM_PWM_Init(pBLDCHandle->Init.TIM_Handle);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004150:	4618      	mov	r0, r3
 8004152:	f7fd fef4 	bl	8001f3e <TIM_PWM_Init>

		TIM_OC_InitTypeDef TIM4_PWMConfig;

		memset(&TIM4_PWMConfig, 0, sizeof(TIM4_PWMConfig));
 8004156:	f107 030c 	add.w	r3, r7, #12
 800415a:	221c      	movs	r2, #28
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fbc6 	bl	80048f0 <memset>

		TIM4_PWMConfig.OCMode = TIM_OCMODE_PWM1;
 8004164:	2360      	movs	r3, #96	; 0x60
 8004166:	60fb      	str	r3, [r7, #12]
		TIM4_PWMConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 800416c:	2300      	movs	r3, #0
 800416e:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_1);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	f107 010c 	add.w	r1, r7, #12
 8004178:	2200      	movs	r2, #0
 800417a:	4618      	mov	r0, r3
 800417c:	f7fd ff2c 	bl	8001fd8 <TIM_PWM_ConfigChannel>

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 8004180:	2300      	movs	r3, #0
 8004182:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_2);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004188:	f107 010c 	add.w	r1, r7, #12
 800418c:	2204      	movs	r2, #4
 800418e:	4618      	mov	r0, r3
 8004190:	f7fd ff22 	bl	8001fd8 <TIM_PWM_ConfigChannel>

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 8004194:	2300      	movs	r3, #0
 8004196:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_3);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419c:	f107 010c 	add.w	r1, r7, #12
 80041a0:	2208      	movs	r2, #8
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fd ff18 	bl	8001fd8 <TIM_PWM_ConfigChannel>
	}
}
 80041a8:	bf00      	nop
 80041aa:	3738      	adds	r7, #56	; 0x38
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	20000250 	.word	0x20000250
 80041b4:	40010c00 	.word	0x40010c00
 80041b8:	40011000 	.word	0x40011000
 80041bc:	10310000 	.word	0x10310000
 80041c0:	20000348 	.word	0x20000348
 80041c4:	40000800 	.word	0x40000800

080041c8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <_sbrk+0x50>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d102      	bne.n	80041de <_sbrk+0x16>
		heap_end = &end;
 80041d8:	4b0f      	ldr	r3, [pc, #60]	; (8004218 <_sbrk+0x50>)
 80041da:	4a10      	ldr	r2, [pc, #64]	; (800421c <_sbrk+0x54>)
 80041dc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80041de:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <_sbrk+0x50>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80041e4:	4b0c      	ldr	r3, [pc, #48]	; (8004218 <_sbrk+0x50>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4413      	add	r3, r2
 80041ec:	466a      	mov	r2, sp
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d907      	bls.n	8004202 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80041f2:	f000 fb53 	bl	800489c <__errno>
 80041f6:	4602      	mov	r2, r0
 80041f8:	230c      	movs	r3, #12
 80041fa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80041fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004200:	e006      	b.n	8004210 <_sbrk+0x48>
	}

	heap_end += incr;
 8004202:	4b05      	ldr	r3, [pc, #20]	; (8004218 <_sbrk+0x50>)
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4413      	add	r3, r2
 800420a:	4a03      	ldr	r2, [pc, #12]	; (8004218 <_sbrk+0x50>)
 800420c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800420e:	68fb      	ldr	r3, [r7, #12]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	20000200 	.word	0x20000200
 800421c:	20000410 	.word	0x20000410

08004220 <Button_Init>:
/********************************************************************************************************************
 *												Initialization Function												*
 ********************************************************************************************************************/

void Button_Init(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8004226:	463b      	mov	r3, r7
 8004228:	2210      	movs	r2, #16
 800422a:	2100      	movs	r1, #0
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fb5f 	bl	80048f0 <memset>

	// 1. Initialize GPIO for START/STOP Button
	GPIOInit.Pin = GPIO_PIN_7;
 8004232:	2380      	movs	r3, #128	; 0x80
 8004234:	603b      	str	r3, [r7, #0]
	GPIOInit.Mode = GPIO_MODE_INPUT;
 8004236:	2300      	movs	r3, #0
 8004238:	607b      	str	r3, [r7, #4]
	GPIOInit.Pull = GPIO_PULLUP;
 800423a:	2301      	movs	r3, #1
 800423c:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIOInit);
 800423e:	463b      	mov	r3, r7
 8004240:	4619      	mov	r1, r3
 8004242:	4803      	ldr	r0, [pc, #12]	; (8004250 <Button_Init+0x30>)
 8004244:	f7fd fa54 	bl	80016f0 <GPIO_Init>
}
 8004248:	bf00      	nop
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	40010800 	.word	0x40010800

08004254 <BLDC1_Init>:


void BLDC1_Init(void)
{
 8004254:	b598      	push	{r3, r4, r7, lr}
 8004256:	af00      	add	r7, sp, #0
	/* Initialize Motor Hardware related Parameter */
	BLDC1Handle.Instance = BLDC1;
 8004258:	4b5e      	ldr	r3, [pc, #376]	; (80043d4 <BLDC1_Init+0x180>)
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
	BLDC1Handle.MotorPoleNum = 8;
 800425e:	4b5d      	ldr	r3, [pc, #372]	; (80043d4 <BLDC1_Init+0x180>)
 8004260:	2208      	movs	r2, #8
 8004262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	BLDC1Handle.MotorGearRatio = 4;
 8004266:	4b5b      	ldr	r3, [pc, #364]	; (80043d4 <BLDC1_Init+0x180>)
 8004268:	2204      	movs	r2, #4
 800426a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	BLDC1Handle.MotorResolution = (double)360/6/(BLDC1Handle.MotorPoleNum/2)/4;
 800426e:	4b59      	ldr	r3, [pc, #356]	; (80043d4 <BLDC1_Init+0x180>)
 8004270:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004274:	085b      	lsrs	r3, r3, #1
 8004276:	b2db      	uxtb	r3, r3
 8004278:	4618      	mov	r0, r3
 800427a:	f7fc f8d3 	bl	8000424 <__aeabi_i2d>
 800427e:	4603      	mov	r3, r0
 8004280:	460c      	mov	r4, r1
 8004282:	461a      	mov	r2, r3
 8004284:	4623      	mov	r3, r4
 8004286:	f04f 0000 	mov.w	r0, #0
 800428a:	4953      	ldr	r1, [pc, #332]	; (80043d8 <BLDC1_Init+0x184>)
 800428c:	f7fc fa5e 	bl	800074c <__aeabi_ddiv>
 8004290:	4603      	mov	r3, r0
 8004292:	460c      	mov	r4, r1
 8004294:	4618      	mov	r0, r3
 8004296:	4621      	mov	r1, r4
 8004298:	f04f 0200 	mov.w	r2, #0
 800429c:	4b4f      	ldr	r3, [pc, #316]	; (80043dc <BLDC1_Init+0x188>)
 800429e:	f7fc fa55 	bl	800074c <__aeabi_ddiv>
 80042a2:	4603      	mov	r3, r0
 80042a4:	460c      	mov	r4, r1
 80042a6:	4a4b      	ldr	r2, [pc, #300]	; (80043d4 <BLDC1_Init+0x180>)
 80042a8:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48

	/* Initialize Motor Control related Parameter*/
	BLDC1Handle.MotorState = MOTOR_STATE_STOP;
 80042ac:	4b49      	ldr	r3, [pc, #292]	; (80043d4 <BLDC1_Init+0x180>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	BLDC1Handle.HallCount = 0;
 80042b4:	4b47      	ldr	r3, [pc, #284]	; (80043d4 <BLDC1_Init+0x180>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	659a      	str	r2, [r3, #88]	; 0x58
	BLDC1Handle.OldHallCount = 0;
 80042ba:	4b46      	ldr	r3, [pc, #280]	; (80043d4 <BLDC1_Init+0x180>)
 80042bc:	2200      	movs	r2, #0
 80042be:	65da      	str	r2, [r3, #92]	; 0x5c
	BLDC1Handle.CurSpeed = 0;
 80042c0:	4a44      	ldr	r2, [pc, #272]	; (80043d4 <BLDC1_Init+0x180>)
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	f04f 0400 	mov.w	r4, #0
 80042ca:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	BLDC1Handle.RefSpeed = 0;
 80042ce:	4a41      	ldr	r2, [pc, #260]	; (80043d4 <BLDC1_Init+0x180>)
 80042d0:	f04f 0300 	mov.w	r3, #0
 80042d4:	f04f 0400 	mov.w	r4, #0
 80042d8:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	BLDC1Handle.CurPosition = 0;
 80042dc:	4a3d      	ldr	r2, [pc, #244]	; (80043d4 <BLDC1_Init+0x180>)
 80042de:	f04f 0300 	mov.w	r3, #0
 80042e2:	f04f 0400 	mov.w	r4, #0
 80042e6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	BLDC1Handle.RefPosition = 0;
 80042ea:	4a3a      	ldr	r2, [pc, #232]	; (80043d4 <BLDC1_Init+0x180>)
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	f04f 0400 	mov.w	r4, #0
 80042f4:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	BLDC1Handle.PrvRefPosition = 0;
 80042f8:	4a36      	ldr	r2, [pc, #216]	; (80043d4 <BLDC1_Init+0x180>)
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	f04f 0400 	mov.w	r4, #0
 8004302:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80

	/* Initialize Motor Position Trajectory related Parameter */
	BLDC1Handle.TrjCurPosition = 0;
 8004306:	4a33      	ldr	r2, [pc, #204]	; (80043d4 <BLDC1_Init+0x180>)
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	f04f 0400 	mov.w	r4, #0
 8004310:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	BLDC1Handle.TrjCurSpeed = 0;
 8004314:	4a2f      	ldr	r2, [pc, #188]	; (80043d4 <BLDC1_Init+0x180>)
 8004316:	f04f 0300 	mov.w	r3, #0
 800431a:	f04f 0400 	mov.w	r4, #0
 800431e:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	BLDC1Handle.TrjRefMaxSpeed = 0;
 8004322:	4a2c      	ldr	r2, [pc, #176]	; (80043d4 <BLDC1_Init+0x180>)
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	f04f 0400 	mov.w	r4, #0
 800432c:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	BLDC1Handle.TrjRefAcceleration = 0;
 8004330:	4a28      	ldr	r2, [pc, #160]	; (80043d4 <BLDC1_Init+0x180>)
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	f04f 0400 	mov.w	r4, #0
 800433a:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	BLDC1Handle.TrjDtAcceleration = 0;
 800433e:	4a25      	ldr	r2, [pc, #148]	; (80043d4 <BLDC1_Init+0x180>)
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	f04f 0400 	mov.w	r4, #0
 8004348:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8

	/* Initialize Motor PID Control related Parameter */
	BLDC1Handle.Kp = 0;
 800434c:	4a21      	ldr	r2, [pc, #132]	; (80043d4 <BLDC1_Init+0x180>)
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	f04f 0400 	mov.w	r4, #0
 8004356:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0
	BLDC1Handle.Ki = 0;
 800435a:	4a1e      	ldr	r2, [pc, #120]	; (80043d4 <BLDC1_Init+0x180>)
 800435c:	f04f 0300 	mov.w	r3, #0
 8004360:	f04f 0400 	mov.w	r4, #0
 8004364:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	BLDC1Handle.Kd = 0;
 8004368:	4a1a      	ldr	r2, [pc, #104]	; (80043d4 <BLDC1_Init+0x180>)
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	f04f 0400 	mov.w	r4, #0
 8004372:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	BLDC1Handle.Error = 0;
 8004376:	4a17      	ldr	r2, [pc, #92]	; (80043d4 <BLDC1_Init+0x180>)
 8004378:	f04f 0300 	mov.w	r3, #0
 800437c:	f04f 0400 	mov.w	r4, #0
 8004380:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	BLDC1Handle.PrvError = 0;
 8004384:	4a13      	ldr	r2, [pc, #76]	; (80043d4 <BLDC1_Init+0x180>)
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	f04f 0400 	mov.w	r4, #0
 800438e:	e9c2 3434 	strd	r3, r4, [r2, #208]	; 0xd0
	BLDC1Handle.P_term = 0;
 8004392:	4a10      	ldr	r2, [pc, #64]	; (80043d4 <BLDC1_Init+0x180>)
 8004394:	f04f 0300 	mov.w	r3, #0
 8004398:	f04f 0400 	mov.w	r4, #0
 800439c:	e9c2 3436 	strd	r3, r4, [r2, #216]	; 0xd8
	BLDC1Handle.I_term = 0;
 80043a0:	4a0c      	ldr	r2, [pc, #48]	; (80043d4 <BLDC1_Init+0x180>)
 80043a2:	f04f 0300 	mov.w	r3, #0
 80043a6:	f04f 0400 	mov.w	r4, #0
 80043aa:	e9c2 3438 	strd	r3, r4, [r2, #224]	; 0xe0
	BLDC1Handle.D_term = 0;
 80043ae:	4a09      	ldr	r2, [pc, #36]	; (80043d4 <BLDC1_Init+0x180>)
 80043b0:	f04f 0300 	mov.w	r3, #0
 80043b4:	f04f 0400 	mov.w	r4, #0
 80043b8:	e9c2 343a 	strd	r3, r4, [r2, #232]	; 0xe8
	BLDC1Handle.PwmPID = 0;
 80043bc:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <BLDC1_Init+0x180>)
 80043be:	f04f 0300 	mov.w	r3, #0
 80043c2:	f04f 0400 	mov.w	r4, #0
 80043c6:	e9c2 343c 	strd	r3, r4, [r2, #240]	; 0xf0

	BLDC_Init(&BLDC1Handle);
 80043ca:	4802      	ldr	r0, [pc, #8]	; (80043d4 <BLDC1_Init+0x180>)
 80043cc:	f7fe fa21 	bl	8002812 <BLDC_Init>
}
 80043d0:	bf00      	nop
 80043d2:	bd98      	pop	{r3, r4, r7, pc}
 80043d4:	20000250 	.word	0x20000250
 80043d8:	404e0000 	.word	0x404e0000
 80043dc:	40100000 	.word	0x40100000

080043e0 <UART2_Init>:


void UART2_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
	UART2Handle.Instance = USART2;
 80043e4:	4b10      	ldr	r3, [pc, #64]	; (8004428 <UART2_Init+0x48>)
 80043e6:	4a11      	ldr	r2, [pc, #68]	; (800442c <UART2_Init+0x4c>)
 80043e8:	601a      	str	r2, [r3, #0]
	UART2Handle.Init.Mode = UART_MODE_TX;
 80043ea:	4b0f      	ldr	r3, [pc, #60]	; (8004428 <UART2_Init+0x48>)
 80043ec:	2208      	movs	r2, #8
 80043ee:	615a      	str	r2, [r3, #20]
	UART2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 80043f0:	4b0d      	ldr	r3, [pc, #52]	; (8004428 <UART2_Init+0x48>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	61da      	str	r2, [r3, #28]
	UART2Handle.Init.BaudRate = USART_STD_BAUD_115200;
 80043f6:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <UART2_Init+0x48>)
 80043f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043fc:	605a      	str	r2, [r3, #4]
	UART2Handle.Init.Parity = UART_PARITY_NONE;
 80043fe:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <UART2_Init+0x48>)
 8004400:	2200      	movs	r2, #0
 8004402:	611a      	str	r2, [r3, #16]
	UART2Handle.Init.StopBits = UART_STOPBITS_1;
 8004404:	4b08      	ldr	r3, [pc, #32]	; (8004428 <UART2_Init+0x48>)
 8004406:	2200      	movs	r2, #0
 8004408:	60da      	str	r2, [r3, #12]
	UART2Handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800440a:	4b07      	ldr	r3, [pc, #28]	; (8004428 <UART2_Init+0x48>)
 800440c:	2200      	movs	r2, #0
 800440e:	619a      	str	r2, [r3, #24]
	UART2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 8004410:	4b05      	ldr	r3, [pc, #20]	; (8004428 <UART2_Init+0x48>)
 8004412:	2200      	movs	r2, #0
 8004414:	609a      	str	r2, [r3, #8]
	UART2Handle.hdmatx = &DMA1Handle;
 8004416:	4b04      	ldr	r3, [pc, #16]	; (8004428 <UART2_Init+0x48>)
 8004418:	4a05      	ldr	r2, [pc, #20]	; (8004430 <UART2_Init+0x50>)
 800441a:	631a      	str	r2, [r3, #48]	; 0x30

	USART_Init(&UART2Handle);
 800441c:	4802      	ldr	r0, [pc, #8]	; (8004428 <UART2_Init+0x48>)
 800441e:	f7fd ffff 	bl	8002420 <USART_Init>
}
 8004422:	bf00      	nop
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000368 	.word	0x20000368
 800442c:	40004400 	.word	0x40004400
 8004430:	200003a4 	.word	0x200003a4

08004434 <TIM6_Init>:


void TIM6_Init(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
	// Init TIM6 Base
	TIM6Handle.Instance = TIM6;
 8004438:	4b15      	ldr	r3, [pc, #84]	; (8004490 <TIM6_Init+0x5c>)
 800443a:	4a16      	ldr	r2, [pc, #88]	; (8004494 <TIM6_Init+0x60>)
 800443c:	601a      	str	r2, [r3, #0]
	TIM6Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800443e:	4b14      	ldr	r3, [pc, #80]	; (8004490 <TIM6_Init+0x5c>)
 8004440:	2200      	movs	r2, #0
 8004442:	609a      	str	r2, [r3, #8]
	TIM6Handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004444:	4b12      	ldr	r3, [pc, #72]	; (8004490 <TIM6_Init+0x5c>)
 8004446:	2200      	movs	r2, #0
 8004448:	611a      	str	r2, [r3, #16]
	TIM6Handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800444a:	4b11      	ldr	r3, [pc, #68]	; (8004490 <TIM6_Init+0x5c>)
 800444c:	2280      	movs	r2, #128	; 0x80
 800444e:	619a      	str	r2, [r3, #24]
	TIM6Handle.Init.Prescaler = (7200-1);	// 72MHz / 7200 = 10kHz
 8004450:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <TIM6_Init+0x5c>)
 8004452:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004456:	605a      	str	r2, [r3, #4]
	TIM6Handle.Init.Period = (10-1);	// 10kHz / 10 = 1kHz
 8004458:	4b0d      	ldr	r3, [pc, #52]	; (8004490 <TIM6_Init+0x5c>)
 800445a:	2209      	movs	r2, #9
 800445c:	60da      	str	r2, [r3, #12]
	TIM6Handle.Init.RepetitionCounter = 0;
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <TIM6_Init+0x5c>)
 8004460:	2200      	movs	r2, #0
 8004462:	615a      	str	r2, [r3, #20]
	TIM_Base_Init(&TIM6Handle);
 8004464:	480a      	ldr	r0, [pc, #40]	; (8004490 <TIM6_Init+0x5c>)
 8004466:	f7fd fd51 	bl	8001f0c <TIM_Base_Init>

	// Enable TIM6 interrupt for Update Event
	TIM_ENABLE_IT(&TIM6Handle, TIM_IT_UPDATE);
 800446a:	4b09      	ldr	r3, [pc, #36]	; (8004490 <TIM6_Init+0x5c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68da      	ldr	r2, [r3, #12]
 8004470:	4b07      	ldr	r3, [pc, #28]	; (8004490 <TIM6_Init+0x5c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0201 	orr.w	r2, r2, #1
 8004478:	60da      	str	r2, [r3, #12]

	// Enable TIM6 Counter
	TIM_ENABLE_COUNTER(&TIM6Handle);
 800447a:	4b05      	ldr	r3, [pc, #20]	; (8004490 <TIM6_Init+0x5c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4b03      	ldr	r3, [pc, #12]	; (8004490 <TIM6_Init+0x5c>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0201 	orr.w	r2, r2, #1
 8004488:	601a      	str	r2, [r3, #0]
}
 800448a:	bf00      	nop
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	200003e8 	.word	0x200003e8
 8004494:	40001000 	.word	0x40001000

08004498 <DMA1_Init>:


void DMA1_Init(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
	// 1. Enable the peripheral clock for the DMA1
	RCC_DMA1_CLK_ENABLE();
 800449c:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <DMA1_Init+0x20>)
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	4a05      	ldr	r2, [pc, #20]	; (80044b8 <DMA1_Init+0x20>)
 80044a2:	f043 0301 	orr.w	r3, r3, #1
 80044a6:	6153      	str	r3, [r2, #20]

	// 2. Configure the NVIC of DMA1 channel7
	NVIC_IRQConfig(IRQ_NO_DMA1_CHANNEL7, NVIC_PRIOR_15, ENABLE);
 80044a8:	2201      	movs	r2, #1
 80044aa:	210f      	movs	r1, #15
 80044ac:	2011      	movs	r0, #17
 80044ae:	f7ff f8d1 	bl	8003654 <NVIC_IRQConfig>
}
 80044b2:	bf00      	nop
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000
 80044bc:	00000000 	.word	0x00000000

080044c0 <TIM_PeriodElapsedCallback>:
/********************************************************************************************************************
 *												  Callback Function													*
 ********************************************************************************************************************/

void TIM_PeriodElapsedCallback(TIM_HandleTypeDef *pTIMHandle)
{
 80044c0:	b590      	push	{r4, r7, lr}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	6078      	str	r0, [r7, #4]
	static int count = 0;
	char sign;


	/* Check the Button is pressed */
	if(ButtonFlag == FLAG_RESET)
 80044c8:	4b81      	ldr	r3, [pc, #516]	; (80046d0 <TIM_PeriodElapsedCallback+0x210>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10b      	bne.n	80044e8 <TIM_PeriodElapsedCallback+0x28>
	{
		uint8_t buttonState;

		buttonState = READ_BIT(GPIOA->IDR, GPIO_PIN_7);
 80044d0:	4b80      	ldr	r3, [pc, #512]	; (80046d4 <TIM_PeriodElapsedCallback+0x214>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80044da:	73bb      	strb	r3, [r7, #14]

		if(buttonState == BUTTON_PRESSED)
 80044dc:	7bbb      	ldrb	r3, [r7, #14]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d102      	bne.n	80044e8 <TIM_PeriodElapsedCallback+0x28>
		{
			ButtonFlag = FLAG_SET;
 80044e2:	4b7b      	ldr	r3, [pc, #492]	; (80046d0 <TIM_PeriodElapsedCallback+0x210>)
 80044e4:	2201      	movs	r2, #1
 80044e6:	701a      	strb	r2, [r3, #0]
		}
	}

	/* TIM6 */
	if(pTIMHandle->Instance == TIM6)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a7a      	ldr	r2, [pc, #488]	; (80046d8 <TIM_PeriodElapsedCallback+0x218>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	f040 80e0 	bne.w	80046b4 <TIM_PeriodElapsedCallback+0x1f4>
	{
		/* Motor State is SPEED */
		if(BLDC1Handle.MotorState == MOTOR_STATE_SPEED)
 80044f4:	4b79      	ldr	r3, [pc, #484]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 80044f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	f040 8097 	bne.w	800462e <TIM_PeriodElapsedCallback+0x16e>
		{
			if(count >= 100)
 8004500:	4b77      	ldr	r3, [pc, #476]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2b63      	cmp	r3, #99	; 0x63
 8004506:	f340 80a0 	ble.w	800464a <TIM_PeriodElapsedCallback+0x18a>
			{
				/* Calculate the Current Speed of BLDC Motor */
				BLDC_Get_Speed(&BLDC1Handle, 0.1);
 800450a:	a36d      	add	r3, pc, #436	; (adr r3, 80046c0 <TIM_PeriodElapsedCallback+0x200>)
 800450c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004510:	4872      	ldr	r0, [pc, #456]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004512:	f7fe fa21 	bl	8002958 <BLDC_Get_Speed>

				/* Set PWM duty cycle by Speed PID calculation */
				BLDC_SpeedPID(&BLDC1Handle, 0.1);
 8004516:	a36a      	add	r3, pc, #424	; (adr r3, 80046c0 <TIM_PeriodElapsedCallback+0x200>)
 8004518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451c:	486f      	ldr	r0, [pc, #444]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 800451e:	f7fe fda7 	bl	8003070 <BLDC_SpeedPID>

				/* Transmit Motor Speed value to PC through UART2 */
				int16_t motorSpeed, motorSpeedAbs;

				motorSpeed = (int16_t)BLDC1Handle.CurSpeed;
 8004522:	4b6e      	ldr	r3, [pc, #440]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004524:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8004528:	e9d4 3400 	ldrd	r3, r4, [r4]
 800452c:	4618      	mov	r0, r3
 800452e:	4621      	mov	r1, r4
 8004530:	f7fc fa92 	bl	8000a58 <__aeabi_d2iz>
 8004534:	4603      	mov	r3, r0
 8004536:	81bb      	strh	r3, [r7, #12]
				motorSpeedAbs = abs(motorSpeed);
 8004538:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	bfb8      	it	lt
 8004540:	425b      	neglt	r3, r3
 8004542:	817b      	strh	r3, [r7, #10]

				if(motorSpeed >= 0)			sign = '+';
 8004544:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004548:	2b00      	cmp	r3, #0
 800454a:	db02      	blt.n	8004552 <TIM_PeriodElapsedCallback+0x92>
 800454c:	232b      	movs	r3, #43	; 0x2b
 800454e:	73fb      	strb	r3, [r7, #15]
 8004550:	e005      	b.n	800455e <TIM_PeriodElapsedCallback+0x9e>
				else if(motorSpeed < 0)		sign = '-';
 8004552:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004556:	2b00      	cmp	r3, #0
 8004558:	da01      	bge.n	800455e <TIM_PeriodElapsedCallback+0x9e>
 800455a:	232d      	movs	r3, #45	; 0x2d
 800455c:	73fb      	strb	r3, [r7, #15]

				MotorSpeedStr[0] = sign;
 800455e:	4a61      	ldr	r2, [pc, #388]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 8004560:	7bfb      	ldrb	r3, [r7, #15]
 8004562:	7013      	strb	r3, [r2, #0]
				MotorSpeedStr[1] = (motorSpeedAbs / 1000) + 48;
 8004564:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004568:	4a5f      	ldr	r2, [pc, #380]	; (80046e8 <TIM_PeriodElapsedCallback+0x228>)
 800456a:	fb82 1203 	smull	r1, r2, r2, r3
 800456e:	1192      	asrs	r2, r2, #6
 8004570:	17db      	asrs	r3, r3, #31
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	b21b      	sxth	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	3330      	adds	r3, #48	; 0x30
 800457a:	b2da      	uxtb	r2, r3
 800457c:	4b59      	ldr	r3, [pc, #356]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 800457e:	705a      	strb	r2, [r3, #1]
				MotorSpeedStr[2] = ((motorSpeedAbs % 1000) / 100) + 48;
 8004580:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004584:	4a58      	ldr	r2, [pc, #352]	; (80046e8 <TIM_PeriodElapsedCallback+0x228>)
 8004586:	fb82 1203 	smull	r1, r2, r2, r3
 800458a:	1191      	asrs	r1, r2, #6
 800458c:	17da      	asrs	r2, r3, #31
 800458e:	1a8a      	subs	r2, r1, r2
 8004590:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004594:	fb01 f202 	mul.w	r2, r1, r2
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	b21b      	sxth	r3, r3
 800459c:	4a53      	ldr	r2, [pc, #332]	; (80046ec <TIM_PeriodElapsedCallback+0x22c>)
 800459e:	fb82 1203 	smull	r1, r2, r2, r3
 80045a2:	1152      	asrs	r2, r2, #5
 80045a4:	17db      	asrs	r3, r3, #31
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	b21b      	sxth	r3, r3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	3330      	adds	r3, #48	; 0x30
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	4b4c      	ldr	r3, [pc, #304]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 80045b2:	709a      	strb	r2, [r3, #2]
				MotorSpeedStr[3] = ((motorSpeedAbs % 100) / 10) + 48;
 80045b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80045b8:	4a4c      	ldr	r2, [pc, #304]	; (80046ec <TIM_PeriodElapsedCallback+0x22c>)
 80045ba:	fb82 1203 	smull	r1, r2, r2, r3
 80045be:	1151      	asrs	r1, r2, #5
 80045c0:	17da      	asrs	r2, r3, #31
 80045c2:	1a8a      	subs	r2, r1, r2
 80045c4:	2164      	movs	r1, #100	; 0x64
 80045c6:	fb01 f202 	mul.w	r2, r1, r2
 80045ca:	1a9b      	subs	r3, r3, r2
 80045cc:	b21b      	sxth	r3, r3
 80045ce:	4a48      	ldr	r2, [pc, #288]	; (80046f0 <TIM_PeriodElapsedCallback+0x230>)
 80045d0:	fb82 1203 	smull	r1, r2, r2, r3
 80045d4:	1092      	asrs	r2, r2, #2
 80045d6:	17db      	asrs	r3, r3, #31
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	b21b      	sxth	r3, r3
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	3330      	adds	r3, #48	; 0x30
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	4b40      	ldr	r3, [pc, #256]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 80045e4:	70da      	strb	r2, [r3, #3]
				MotorSpeedStr[4] = (motorSpeedAbs % 10) + 48;
 80045e6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80045ea:	4b41      	ldr	r3, [pc, #260]	; (80046f0 <TIM_PeriodElapsedCallback+0x230>)
 80045ec:	fb83 1302 	smull	r1, r3, r3, r2
 80045f0:	1099      	asrs	r1, r3, #2
 80045f2:	17d3      	asrs	r3, r2, #31
 80045f4:	1ac9      	subs	r1, r1, r3
 80045f6:	460b      	mov	r3, r1
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	b21b      	sxth	r3, r3
 8004602:	b2db      	uxtb	r3, r3
 8004604:	3330      	adds	r3, #48	; 0x30
 8004606:	b2da      	uxtb	r2, r3
 8004608:	4b36      	ldr	r3, [pc, #216]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 800460a:	711a      	strb	r2, [r3, #4]
				MotorSpeedStr[5] = '\n';
 800460c:	4b35      	ldr	r3, [pc, #212]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 800460e:	220a      	movs	r2, #10
 8004610:	715a      	strb	r2, [r3, #5]

				UART_Transmit_DMA(&UART2Handle, (uint8_t*)MotorSpeedStr, strlen((char*)MotorSpeedStr));
 8004612:	4834      	ldr	r0, [pc, #208]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 8004614:	f7fb fdac 	bl	8000170 <strlen>
 8004618:	4603      	mov	r3, r0
 800461a:	b29b      	uxth	r3, r3
 800461c:	461a      	mov	r2, r3
 800461e:	4931      	ldr	r1, [pc, #196]	; (80046e4 <TIM_PeriodElapsedCallback+0x224>)
 8004620:	4834      	ldr	r0, [pc, #208]	; (80046f4 <TIM_PeriodElapsedCallback+0x234>)
 8004622:	f7fe f869 	bl	80026f8 <UART_Transmit_DMA>

				count = 0;
 8004626:	4b2e      	ldr	r3, [pc, #184]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	e00d      	b.n	800464a <TIM_PeriodElapsedCallback+0x18a>
			}
		}

		/* Motor State is POSITION */
		else if(BLDC1Handle.MotorState == MOTOR_STATE_POSITION)
 800462e:	4b2b      	ldr	r3, [pc, #172]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004630:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004634:	2b02      	cmp	r3, #2
 8004636:	d108      	bne.n	800464a <TIM_PeriodElapsedCallback+0x18a>
		{
			/* Set PWM duty cycle by Position PID calculation */
			BLDC_PositionPID(&BLDC1Handle, 0.001);
 8004638:	a323      	add	r3, pc, #140	; (adr r3, 80046c8 <TIM_PeriodElapsedCallback+0x208>)
 800463a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463e:	4827      	ldr	r0, [pc, #156]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004640:	f7fe fd6c 	bl	800311c <BLDC_PositionPID>

			startFlag = FLAG_SET;
 8004644:	4b2c      	ldr	r3, [pc, #176]	; (80046f8 <TIM_PeriodElapsedCallback+0x238>)
 8004646:	2201      	movs	r2, #1
 8004648:	701a      	strb	r2, [r3, #0]
		}



		/* Transmit Motor Position value to PC through UART2 */
		if(count >= 2)		// Every 2ms
 800464a:	4b25      	ldr	r3, [pc, #148]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b01      	cmp	r3, #1
 8004650:	dd2b      	ble.n	80046aa <TIM_PeriodElapsedCallback+0x1ea>
		{
			if(BLDC1Handle.RotationDir == CW)			sign = '+';
 8004652:	4b22      	ldr	r3, [pc, #136]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004654:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004658:	2b00      	cmp	r3, #0
 800465a:	d102      	bne.n	8004662 <TIM_PeriodElapsedCallback+0x1a2>
 800465c:	232b      	movs	r3, #43	; 0x2b
 800465e:	73fb      	strb	r3, [r7, #15]
 8004660:	e006      	b.n	8004670 <TIM_PeriodElapsedCallback+0x1b0>
			else if(BLDC1Handle.RotationDir == CCW)		sign = '-';
 8004662:	4b1e      	ldr	r3, [pc, #120]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004664:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <TIM_PeriodElapsedCallback+0x1b0>
 800466c:	232d      	movs	r3, #45	; 0x2d
 800466e:	73fb      	strb	r3, [r7, #15]

			//sprintf(Msg1, "%.2lf, %.2lf\n", BLDC1Handle.CurPosition, BLDC1Handle.PwmPID);	// To see the case of RefPosition
			sprintf(Msg1, "%.2lf,%.2lf\n", BLDC1Handle.TrjCurPosition, BLDC1Handle.CurPosition);	// To see the case of TrjCurPosition
 8004670:	4b1a      	ldr	r3, [pc, #104]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004672:	e9d3 1222 	ldrd	r1, r2, [r3, #136]	; 0x88
 8004676:	4b19      	ldr	r3, [pc, #100]	; (80046dc <TIM_PeriodElapsedCallback+0x21c>)
 8004678:	f103 0470 	add.w	r4, r3, #112	; 0x70
 800467c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004680:	e9cd 3400 	strd	r3, r4, [sp]
 8004684:	4613      	mov	r3, r2
 8004686:	460a      	mov	r2, r1
 8004688:	491c      	ldr	r1, [pc, #112]	; (80046fc <TIM_PeriodElapsedCallback+0x23c>)
 800468a:	481d      	ldr	r0, [pc, #116]	; (8004700 <TIM_PeriodElapsedCallback+0x240>)
 800468c:	f000 fd88 	bl	80051a0 <siprintf>

			UART_Transmit_DMA(&UART2Handle, (uint8_t*)Msg1, strlen((char*)Msg1));
 8004690:	481b      	ldr	r0, [pc, #108]	; (8004700 <TIM_PeriodElapsedCallback+0x240>)
 8004692:	f7fb fd6d 	bl	8000170 <strlen>
 8004696:	4603      	mov	r3, r0
 8004698:	b29b      	uxth	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	4918      	ldr	r1, [pc, #96]	; (8004700 <TIM_PeriodElapsedCallback+0x240>)
 800469e:	4815      	ldr	r0, [pc, #84]	; (80046f4 <TIM_PeriodElapsedCallback+0x234>)
 80046a0:	f7fe f82a 	bl	80026f8 <UART_Transmit_DMA>

			count = 0;
 80046a4:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
		}

		count++;
 80046aa:	4b0d      	ldr	r3, [pc, #52]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	3301      	adds	r3, #1
 80046b0:	4a0b      	ldr	r2, [pc, #44]	; (80046e0 <TIM_PeriodElapsedCallback+0x220>)
 80046b2:	6013      	str	r3, [r2, #0]
	}
}
 80046b4:	bf00      	nop
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd90      	pop	{r4, r7, pc}
 80046bc:	f3af 8000 	nop.w
 80046c0:	9999999a 	.word	0x9999999a
 80046c4:	3fb99999 	.word	0x3fb99999
 80046c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80046cc:	3f50624d 	.word	0x3f50624d
 80046d0:	20000204 	.word	0x20000204
 80046d4:	40010800 	.word	0x40010800
 80046d8:	40001000 	.word	0x40001000
 80046dc:	20000250 	.word	0x20000250
 80046e0:	20000244 	.word	0x20000244
 80046e4:	20000208 	.word	0x20000208
 80046e8:	10624dd3 	.word	0x10624dd3
 80046ec:	51eb851f 	.word	0x51eb851f
 80046f0:	66666667 	.word	0x66666667
 80046f4:	20000368 	.word	0x20000368
 80046f8:	20000242 	.word	0x20000242
 80046fc:	080069ac 	.word	0x080069ac
 8004700:	20000210 	.word	0x20000210

08004704 <EXTI_Callback>:


void EXTI_Callback(uint32_t GPIO_Pin)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	// 1. Detect current HallPhase location
	BLDC1Handle.HallPhase = (READ_BIT(GPIOC->IDR, BLDC1Handle.Init.GPIO_Pins_Hall)) >> 6U;
 800470c:	4b09      	ldr	r3, [pc, #36]	; (8004734 <EXTI_Callback+0x30>)
 800470e:	689a      	ldr	r2, [r3, #8]
 8004710:	4b09      	ldr	r3, [pc, #36]	; (8004738 <EXTI_Callback+0x34>)
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	4013      	ands	r3, r2
 8004716:	099b      	lsrs	r3, r3, #6
 8004718:	b29a      	uxth	r2, r3
 800471a:	4b07      	ldr	r3, [pc, #28]	; (8004738 <EXTI_Callback+0x34>)
 800471c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

	// 2. Get current position value
	BLDC_Get_Position(&BLDC1Handle);
 8004720:	4805      	ldr	r0, [pc, #20]	; (8004738 <EXTI_Callback+0x34>)
 8004722:	f7fe f967 	bl	80029f4 <BLDC_Get_Position>

	// 3. Drive BLDC motor according to HallPhase location
	BLDC_Drive(&BLDC1Handle);
 8004726:	4804      	ldr	r0, [pc, #16]	; (8004738 <EXTI_Callback+0x34>)
 8004728:	f7fe f87e 	bl	8002828 <BLDC_Drive>


	UNUSED(GPIO_Pin);
}
 800472c:	bf00      	nop
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40011000 	.word	0x40011000
 8004738:	20000250 	.word	0x20000250

0800473c <MemsetHandleStructure>:
/********************************************************************************************************************
 *							Group of functions which belong to main function for increasing Readability				*
 ********************************************************************************************************************/

void MemsetHandleStructure(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
	memset(&TIM6Handle, 0, sizeof(TIM6Handle));
 8004740:	2220      	movs	r2, #32
 8004742:	2100      	movs	r1, #0
 8004744:	480c      	ldr	r0, [pc, #48]	; (8004778 <MemsetHandleStructure+0x3c>)
 8004746:	f000 f8d3 	bl	80048f0 <memset>
	memset(&TIM4Handle, 0, sizeof(TIM4Handle));
 800474a:	2220      	movs	r2, #32
 800474c:	2100      	movs	r1, #0
 800474e:	480b      	ldr	r0, [pc, #44]	; (800477c <MemsetHandleStructure+0x40>)
 8004750:	f000 f8ce 	bl	80048f0 <memset>
	memset(&BLDC1Handle, 0, sizeof(BLDC1Handle));
 8004754:	22f8      	movs	r2, #248	; 0xf8
 8004756:	2100      	movs	r1, #0
 8004758:	4809      	ldr	r0, [pc, #36]	; (8004780 <MemsetHandleStructure+0x44>)
 800475a:	f000 f8c9 	bl	80048f0 <memset>
	memset(&UART2Handle, 0, sizeof(UART2Handle));
 800475e:	223c      	movs	r2, #60	; 0x3c
 8004760:	2100      	movs	r1, #0
 8004762:	4808      	ldr	r0, [pc, #32]	; (8004784 <MemsetHandleStructure+0x48>)
 8004764:	f000 f8c4 	bl	80048f0 <memset>
	memset(&DMA1Handle, 0, sizeof(DMA1Handle));
 8004768:	2244      	movs	r2, #68	; 0x44
 800476a:	2100      	movs	r1, #0
 800476c:	4806      	ldr	r0, [pc, #24]	; (8004788 <MemsetHandleStructure+0x4c>)
 800476e:	f000 f8bf 	bl	80048f0 <memset>
}
 8004772:	bf00      	nop
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	200003e8 	.word	0x200003e8
 800477c:	20000348 	.word	0x20000348
 8004780:	20000250 	.word	0x20000250
 8004784:	20000368 	.word	0x20000368
 8004788:	200003a4 	.word	0x200003a4

0800478c <StartTimerPwm>:


void StartTimerPwm(BLDC_HandleTypeDef *pBLDCHandle)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);			// Start PWM for UB
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004798:	2100      	movs	r1, #0
 800479a:	4618      	mov	r0, r3
 800479c:	f7fd fdd0 	bl	8002340 <TIM_PWM_Start>
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);			// Start PWM for VB
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	2104      	movs	r1, #4
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fd fdca 	bl	8002340 <TIM_PWM_Start>
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);			// Start PWM for WB
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	2108      	movs	r1, #8
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fd fdc4 	bl	8002340 <TIM_PWM_Start>
}
 80047b8:	bf00      	nop
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <DisableTimerPwmChannel>:
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
}


void DisableTimerPwmChannel(BLDC_HandleTypeDef *pBLDCHandle)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6a1a      	ldr	r2, [r3, #32]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a1a      	ldr	r2, [r3, #32]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0210 	bic.w	r2, r2, #16
 80047ee:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6a1a      	ldr	r2, [r3, #32]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004802:	621a      	str	r2, [r3, #32]
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr

0800480e <SetPwmDuty>:


void SetPwmDuty(BLDC_HandleTypeDef *pBLDCHandle, uint32_t duty)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
 8004816:	6039      	str	r1, [r7, #0]
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1, (uint16_t)duty);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	b29a      	uxth	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2, (uint16_t)duty);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	b29a      	uxth	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3, (uint16_t)duty);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	b29a      	uxth	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	bc80      	pop	{r7}
 8004844:	4770      	bx	lr
	...

08004848 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004848:	480d      	ldr	r0, [pc, #52]	; (8004880 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800484a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800484c:	480d      	ldr	r0, [pc, #52]	; (8004884 <LoopForever+0x6>)
  ldr r1, =_edata
 800484e:	490e      	ldr	r1, [pc, #56]	; (8004888 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004850:	4a0e      	ldr	r2, [pc, #56]	; (800488c <LoopForever+0xe>)
  movs r3, #0
 8004852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004854:	e002      	b.n	800485c <LoopCopyDataInit>

08004856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800485a:	3304      	adds	r3, #4

0800485c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800485c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800485e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004860:	d3f9      	bcc.n	8004856 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004862:	4a0b      	ldr	r2, [pc, #44]	; (8004890 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004864:	4c0b      	ldr	r4, [pc, #44]	; (8004894 <LoopForever+0x16>)
  movs r3, #0
 8004866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004868:	e001      	b.n	800486e <LoopFillZerobss>

0800486a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800486a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800486c:	3204      	adds	r2, #4

0800486e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800486e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004870:	d3fb      	bcc.n	800486a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004872:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8004876:	f000 f817 	bl	80048a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800487a:	f7ff f8e1 	bl	8003a40 <main>

0800487e <LoopForever>:

LoopForever:
    b LoopForever
 800487e:	e7fe      	b.n	800487e <LoopForever>
  ldr   r0, =_estack
 8004880:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8004884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004888:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800488c:	08006c20 	.word	0x08006c20
  ldr r2, =_sbss
 8004890:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004894:	2000040c 	.word	0x2000040c

08004898 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004898:	e7fe      	b.n	8004898 <ADC1_2_IRQHandler>
	...

0800489c <__errno>:
 800489c:	4b01      	ldr	r3, [pc, #4]	; (80048a4 <__errno+0x8>)
 800489e:	6818      	ldr	r0, [r3, #0]
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	20000008 	.word	0x20000008

080048a8 <__libc_init_array>:
 80048a8:	b570      	push	{r4, r5, r6, lr}
 80048aa:	2500      	movs	r5, #0
 80048ac:	4e0c      	ldr	r6, [pc, #48]	; (80048e0 <__libc_init_array+0x38>)
 80048ae:	4c0d      	ldr	r4, [pc, #52]	; (80048e4 <__libc_init_array+0x3c>)
 80048b0:	1ba4      	subs	r4, r4, r6
 80048b2:	10a4      	asrs	r4, r4, #2
 80048b4:	42a5      	cmp	r5, r4
 80048b6:	d109      	bne.n	80048cc <__libc_init_array+0x24>
 80048b8:	f002 f860 	bl	800697c <_init>
 80048bc:	2500      	movs	r5, #0
 80048be:	4e0a      	ldr	r6, [pc, #40]	; (80048e8 <__libc_init_array+0x40>)
 80048c0:	4c0a      	ldr	r4, [pc, #40]	; (80048ec <__libc_init_array+0x44>)
 80048c2:	1ba4      	subs	r4, r4, r6
 80048c4:	10a4      	asrs	r4, r4, #2
 80048c6:	42a5      	cmp	r5, r4
 80048c8:	d105      	bne.n	80048d6 <__libc_init_array+0x2e>
 80048ca:	bd70      	pop	{r4, r5, r6, pc}
 80048cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048d0:	4798      	blx	r3
 80048d2:	3501      	adds	r5, #1
 80048d4:	e7ee      	b.n	80048b4 <__libc_init_array+0xc>
 80048d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048da:	4798      	blx	r3
 80048dc:	3501      	adds	r5, #1
 80048de:	e7f2      	b.n	80048c6 <__libc_init_array+0x1e>
 80048e0:	08006c18 	.word	0x08006c18
 80048e4:	08006c18 	.word	0x08006c18
 80048e8:	08006c18 	.word	0x08006c18
 80048ec:	08006c1c 	.word	0x08006c1c

080048f0 <memset>:
 80048f0:	4603      	mov	r3, r0
 80048f2:	4402      	add	r2, r0
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d100      	bne.n	80048fa <memset+0xa>
 80048f8:	4770      	bx	lr
 80048fa:	f803 1b01 	strb.w	r1, [r3], #1
 80048fe:	e7f9      	b.n	80048f4 <memset+0x4>

08004900 <__cvt>:
 8004900:	2b00      	cmp	r3, #0
 8004902:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004906:	461e      	mov	r6, r3
 8004908:	bfbb      	ittet	lt
 800490a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800490e:	461e      	movlt	r6, r3
 8004910:	2300      	movge	r3, #0
 8004912:	232d      	movlt	r3, #45	; 0x2d
 8004914:	b088      	sub	sp, #32
 8004916:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004918:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800491c:	f027 0720 	bic.w	r7, r7, #32
 8004920:	2f46      	cmp	r7, #70	; 0x46
 8004922:	4614      	mov	r4, r2
 8004924:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004926:	700b      	strb	r3, [r1, #0]
 8004928:	d004      	beq.n	8004934 <__cvt+0x34>
 800492a:	2f45      	cmp	r7, #69	; 0x45
 800492c:	d100      	bne.n	8004930 <__cvt+0x30>
 800492e:	3501      	adds	r5, #1
 8004930:	2302      	movs	r3, #2
 8004932:	e000      	b.n	8004936 <__cvt+0x36>
 8004934:	2303      	movs	r3, #3
 8004936:	aa07      	add	r2, sp, #28
 8004938:	9204      	str	r2, [sp, #16]
 800493a:	aa06      	add	r2, sp, #24
 800493c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004940:	e9cd 3500 	strd	r3, r5, [sp]
 8004944:	4622      	mov	r2, r4
 8004946:	4633      	mov	r3, r6
 8004948:	f000 fcda 	bl	8005300 <_dtoa_r>
 800494c:	2f47      	cmp	r7, #71	; 0x47
 800494e:	4680      	mov	r8, r0
 8004950:	d102      	bne.n	8004958 <__cvt+0x58>
 8004952:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004954:	07db      	lsls	r3, r3, #31
 8004956:	d526      	bpl.n	80049a6 <__cvt+0xa6>
 8004958:	2f46      	cmp	r7, #70	; 0x46
 800495a:	eb08 0905 	add.w	r9, r8, r5
 800495e:	d111      	bne.n	8004984 <__cvt+0x84>
 8004960:	f898 3000 	ldrb.w	r3, [r8]
 8004964:	2b30      	cmp	r3, #48	; 0x30
 8004966:	d10a      	bne.n	800497e <__cvt+0x7e>
 8004968:	2200      	movs	r2, #0
 800496a:	2300      	movs	r3, #0
 800496c:	4620      	mov	r0, r4
 800496e:	4631      	mov	r1, r6
 8004970:	f7fc f82a 	bl	80009c8 <__aeabi_dcmpeq>
 8004974:	b918      	cbnz	r0, 800497e <__cvt+0x7e>
 8004976:	f1c5 0501 	rsb	r5, r5, #1
 800497a:	f8ca 5000 	str.w	r5, [sl]
 800497e:	f8da 3000 	ldr.w	r3, [sl]
 8004982:	4499      	add	r9, r3
 8004984:	2200      	movs	r2, #0
 8004986:	2300      	movs	r3, #0
 8004988:	4620      	mov	r0, r4
 800498a:	4631      	mov	r1, r6
 800498c:	f7fc f81c 	bl	80009c8 <__aeabi_dcmpeq>
 8004990:	b938      	cbnz	r0, 80049a2 <__cvt+0xa2>
 8004992:	2230      	movs	r2, #48	; 0x30
 8004994:	9b07      	ldr	r3, [sp, #28]
 8004996:	454b      	cmp	r3, r9
 8004998:	d205      	bcs.n	80049a6 <__cvt+0xa6>
 800499a:	1c59      	adds	r1, r3, #1
 800499c:	9107      	str	r1, [sp, #28]
 800499e:	701a      	strb	r2, [r3, #0]
 80049a0:	e7f8      	b.n	8004994 <__cvt+0x94>
 80049a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80049a6:	4640      	mov	r0, r8
 80049a8:	9b07      	ldr	r3, [sp, #28]
 80049aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80049ac:	eba3 0308 	sub.w	r3, r3, r8
 80049b0:	6013      	str	r3, [r2, #0]
 80049b2:	b008      	add	sp, #32
 80049b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080049b8 <__exponent>:
 80049b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049ba:	2900      	cmp	r1, #0
 80049bc:	bfb4      	ite	lt
 80049be:	232d      	movlt	r3, #45	; 0x2d
 80049c0:	232b      	movge	r3, #43	; 0x2b
 80049c2:	4604      	mov	r4, r0
 80049c4:	bfb8      	it	lt
 80049c6:	4249      	neglt	r1, r1
 80049c8:	2909      	cmp	r1, #9
 80049ca:	f804 2b02 	strb.w	r2, [r4], #2
 80049ce:	7043      	strb	r3, [r0, #1]
 80049d0:	dd21      	ble.n	8004a16 <__exponent+0x5e>
 80049d2:	f10d 0307 	add.w	r3, sp, #7
 80049d6:	461f      	mov	r7, r3
 80049d8:	260a      	movs	r6, #10
 80049da:	fb91 f5f6 	sdiv	r5, r1, r6
 80049de:	fb06 1115 	mls	r1, r6, r5, r1
 80049e2:	2d09      	cmp	r5, #9
 80049e4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80049e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80049ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80049f0:	4629      	mov	r1, r5
 80049f2:	dc09      	bgt.n	8004a08 <__exponent+0x50>
 80049f4:	3130      	adds	r1, #48	; 0x30
 80049f6:	3b02      	subs	r3, #2
 80049f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80049fc:	42bb      	cmp	r3, r7
 80049fe:	4622      	mov	r2, r4
 8004a00:	d304      	bcc.n	8004a0c <__exponent+0x54>
 8004a02:	1a10      	subs	r0, r2, r0
 8004a04:	b003      	add	sp, #12
 8004a06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a08:	4613      	mov	r3, r2
 8004a0a:	e7e6      	b.n	80049da <__exponent+0x22>
 8004a0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a10:	f804 2b01 	strb.w	r2, [r4], #1
 8004a14:	e7f2      	b.n	80049fc <__exponent+0x44>
 8004a16:	2330      	movs	r3, #48	; 0x30
 8004a18:	4419      	add	r1, r3
 8004a1a:	7083      	strb	r3, [r0, #2]
 8004a1c:	1d02      	adds	r2, r0, #4
 8004a1e:	70c1      	strb	r1, [r0, #3]
 8004a20:	e7ef      	b.n	8004a02 <__exponent+0x4a>
	...

08004a24 <_printf_float>:
 8004a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a28:	b091      	sub	sp, #68	; 0x44
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004a2e:	4693      	mov	fp, r2
 8004a30:	461e      	mov	r6, r3
 8004a32:	4605      	mov	r5, r0
 8004a34:	f001 fa18 	bl	8005e68 <_localeconv_r>
 8004a38:	6803      	ldr	r3, [r0, #0]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	9309      	str	r3, [sp, #36]	; 0x24
 8004a3e:	f7fb fb97 	bl	8000170 <strlen>
 8004a42:	2300      	movs	r3, #0
 8004a44:	930e      	str	r3, [sp, #56]	; 0x38
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	900a      	str	r0, [sp, #40]	; 0x28
 8004a4a:	3307      	adds	r3, #7
 8004a4c:	f023 0307 	bic.w	r3, r3, #7
 8004a50:	f103 0208 	add.w	r2, r3, #8
 8004a54:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004a58:	f8d4 a000 	ldr.w	sl, [r4]
 8004a5c:	603a      	str	r2, [r7, #0]
 8004a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004a66:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004a6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004a6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a70:	f04f 32ff 	mov.w	r2, #4294967295
 8004a74:	4ba6      	ldr	r3, [pc, #664]	; (8004d10 <_printf_float+0x2ec>)
 8004a76:	4638      	mov	r0, r7
 8004a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a7a:	f7fb ffd7 	bl	8000a2c <__aeabi_dcmpun>
 8004a7e:	bb68      	cbnz	r0, 8004adc <_printf_float+0xb8>
 8004a80:	f04f 32ff 	mov.w	r2, #4294967295
 8004a84:	4ba2      	ldr	r3, [pc, #648]	; (8004d10 <_printf_float+0x2ec>)
 8004a86:	4638      	mov	r0, r7
 8004a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a8a:	f7fb ffb1 	bl	80009f0 <__aeabi_dcmple>
 8004a8e:	bb28      	cbnz	r0, 8004adc <_printf_float+0xb8>
 8004a90:	2200      	movs	r2, #0
 8004a92:	2300      	movs	r3, #0
 8004a94:	4638      	mov	r0, r7
 8004a96:	4649      	mov	r1, r9
 8004a98:	f7fb ffa0 	bl	80009dc <__aeabi_dcmplt>
 8004a9c:	b110      	cbz	r0, 8004aa4 <_printf_float+0x80>
 8004a9e:	232d      	movs	r3, #45	; 0x2d
 8004aa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aa4:	4f9b      	ldr	r7, [pc, #620]	; (8004d14 <_printf_float+0x2f0>)
 8004aa6:	4b9c      	ldr	r3, [pc, #624]	; (8004d18 <_printf_float+0x2f4>)
 8004aa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004aac:	bf98      	it	ls
 8004aae:	461f      	movls	r7, r3
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	f04f 0900 	mov.w	r9, #0
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	f02a 0304 	bic.w	r3, sl, #4
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	9600      	str	r6, [sp, #0]
 8004ac0:	465b      	mov	r3, fp
 8004ac2:	aa0f      	add	r2, sp, #60	; 0x3c
 8004ac4:	4621      	mov	r1, r4
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	f000 f9e2 	bl	8004e90 <_printf_common>
 8004acc:	3001      	adds	r0, #1
 8004ace:	f040 8090 	bne.w	8004bf2 <_printf_float+0x1ce>
 8004ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad6:	b011      	add	sp, #68	; 0x44
 8004ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004adc:	463a      	mov	r2, r7
 8004ade:	464b      	mov	r3, r9
 8004ae0:	4638      	mov	r0, r7
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	f7fb ffa2 	bl	8000a2c <__aeabi_dcmpun>
 8004ae8:	b110      	cbz	r0, 8004af0 <_printf_float+0xcc>
 8004aea:	4f8c      	ldr	r7, [pc, #560]	; (8004d1c <_printf_float+0x2f8>)
 8004aec:	4b8c      	ldr	r3, [pc, #560]	; (8004d20 <_printf_float+0x2fc>)
 8004aee:	e7db      	b.n	8004aa8 <_printf_float+0x84>
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004af6:	1c59      	adds	r1, r3, #1
 8004af8:	a80d      	add	r0, sp, #52	; 0x34
 8004afa:	a90e      	add	r1, sp, #56	; 0x38
 8004afc:	d140      	bne.n	8004b80 <_printf_float+0x15c>
 8004afe:	2306      	movs	r3, #6
 8004b00:	6063      	str	r3, [r4, #4]
 8004b02:	f04f 0c00 	mov.w	ip, #0
 8004b06:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004b0a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004b0e:	6863      	ldr	r3, [r4, #4]
 8004b10:	6022      	str	r2, [r4, #0]
 8004b12:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	463a      	mov	r2, r7
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004b20:	4628      	mov	r0, r5
 8004b22:	f7ff feed 	bl	8004900 <__cvt>
 8004b26:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004b2a:	2b47      	cmp	r3, #71	; 0x47
 8004b2c:	4607      	mov	r7, r0
 8004b2e:	d109      	bne.n	8004b44 <_printf_float+0x120>
 8004b30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b32:	1cd8      	adds	r0, r3, #3
 8004b34:	db02      	blt.n	8004b3c <_printf_float+0x118>
 8004b36:	6862      	ldr	r2, [r4, #4]
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	dd47      	ble.n	8004bcc <_printf_float+0x1a8>
 8004b3c:	f1a8 0802 	sub.w	r8, r8, #2
 8004b40:	fa5f f888 	uxtb.w	r8, r8
 8004b44:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004b48:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b4a:	d824      	bhi.n	8004b96 <_printf_float+0x172>
 8004b4c:	3901      	subs	r1, #1
 8004b4e:	4642      	mov	r2, r8
 8004b50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b54:	910d      	str	r1, [sp, #52]	; 0x34
 8004b56:	f7ff ff2f 	bl	80049b8 <__exponent>
 8004b5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b5c:	4681      	mov	r9, r0
 8004b5e:	1813      	adds	r3, r2, r0
 8004b60:	2a01      	cmp	r2, #1
 8004b62:	6123      	str	r3, [r4, #16]
 8004b64:	dc02      	bgt.n	8004b6c <_printf_float+0x148>
 8004b66:	6822      	ldr	r2, [r4, #0]
 8004b68:	07d1      	lsls	r1, r2, #31
 8004b6a:	d501      	bpl.n	8004b70 <_printf_float+0x14c>
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	6123      	str	r3, [r4, #16]
 8004b70:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0a2      	beq.n	8004abe <_printf_float+0x9a>
 8004b78:	232d      	movs	r3, #45	; 0x2d
 8004b7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7e:	e79e      	b.n	8004abe <_printf_float+0x9a>
 8004b80:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004b84:	f000 816e 	beq.w	8004e64 <_printf_float+0x440>
 8004b88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b8c:	d1b9      	bne.n	8004b02 <_printf_float+0xde>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1b7      	bne.n	8004b02 <_printf_float+0xde>
 8004b92:	2301      	movs	r3, #1
 8004b94:	e7b4      	b.n	8004b00 <_printf_float+0xdc>
 8004b96:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004b9a:	d119      	bne.n	8004bd0 <_printf_float+0x1ac>
 8004b9c:	2900      	cmp	r1, #0
 8004b9e:	6863      	ldr	r3, [r4, #4]
 8004ba0:	dd0c      	ble.n	8004bbc <_printf_float+0x198>
 8004ba2:	6121      	str	r1, [r4, #16]
 8004ba4:	b913      	cbnz	r3, 8004bac <_printf_float+0x188>
 8004ba6:	6822      	ldr	r2, [r4, #0]
 8004ba8:	07d2      	lsls	r2, r2, #31
 8004baa:	d502      	bpl.n	8004bb2 <_printf_float+0x18e>
 8004bac:	3301      	adds	r3, #1
 8004bae:	440b      	add	r3, r1
 8004bb0:	6123      	str	r3, [r4, #16]
 8004bb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bb4:	f04f 0900 	mov.w	r9, #0
 8004bb8:	65a3      	str	r3, [r4, #88]	; 0x58
 8004bba:	e7d9      	b.n	8004b70 <_printf_float+0x14c>
 8004bbc:	b913      	cbnz	r3, 8004bc4 <_printf_float+0x1a0>
 8004bbe:	6822      	ldr	r2, [r4, #0]
 8004bc0:	07d0      	lsls	r0, r2, #31
 8004bc2:	d501      	bpl.n	8004bc8 <_printf_float+0x1a4>
 8004bc4:	3302      	adds	r3, #2
 8004bc6:	e7f3      	b.n	8004bb0 <_printf_float+0x18c>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e7f1      	b.n	8004bb0 <_printf_float+0x18c>
 8004bcc:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004bd0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	db05      	blt.n	8004be4 <_printf_float+0x1c0>
 8004bd8:	6822      	ldr	r2, [r4, #0]
 8004bda:	6123      	str	r3, [r4, #16]
 8004bdc:	07d1      	lsls	r1, r2, #31
 8004bde:	d5e8      	bpl.n	8004bb2 <_printf_float+0x18e>
 8004be0:	3301      	adds	r3, #1
 8004be2:	e7e5      	b.n	8004bb0 <_printf_float+0x18c>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bfcc      	ite	gt
 8004be8:	2301      	movgt	r3, #1
 8004bea:	f1c3 0302 	rsble	r3, r3, #2
 8004bee:	4413      	add	r3, r2
 8004bf0:	e7de      	b.n	8004bb0 <_printf_float+0x18c>
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	055a      	lsls	r2, r3, #21
 8004bf6:	d407      	bmi.n	8004c08 <_printf_float+0x1e4>
 8004bf8:	6923      	ldr	r3, [r4, #16]
 8004bfa:	463a      	mov	r2, r7
 8004bfc:	4659      	mov	r1, fp
 8004bfe:	4628      	mov	r0, r5
 8004c00:	47b0      	blx	r6
 8004c02:	3001      	adds	r0, #1
 8004c04:	d129      	bne.n	8004c5a <_printf_float+0x236>
 8004c06:	e764      	b.n	8004ad2 <_printf_float+0xae>
 8004c08:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004c0c:	f240 80d7 	bls.w	8004dbe <_printf_float+0x39a>
 8004c10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c14:	2200      	movs	r2, #0
 8004c16:	2300      	movs	r3, #0
 8004c18:	f7fb fed6 	bl	80009c8 <__aeabi_dcmpeq>
 8004c1c:	b388      	cbz	r0, 8004c82 <_printf_float+0x25e>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	4a40      	ldr	r2, [pc, #256]	; (8004d24 <_printf_float+0x300>)
 8004c22:	4659      	mov	r1, fp
 8004c24:	4628      	mov	r0, r5
 8004c26:	47b0      	blx	r6
 8004c28:	3001      	adds	r0, #1
 8004c2a:	f43f af52 	beq.w	8004ad2 <_printf_float+0xae>
 8004c2e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c32:	429a      	cmp	r2, r3
 8004c34:	db02      	blt.n	8004c3c <_printf_float+0x218>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	07d8      	lsls	r0, r3, #31
 8004c3a:	d50e      	bpl.n	8004c5a <_printf_float+0x236>
 8004c3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c40:	4659      	mov	r1, fp
 8004c42:	4628      	mov	r0, r5
 8004c44:	47b0      	blx	r6
 8004c46:	3001      	adds	r0, #1
 8004c48:	f43f af43 	beq.w	8004ad2 <_printf_float+0xae>
 8004c4c:	2700      	movs	r7, #0
 8004c4e:	f104 081a 	add.w	r8, r4, #26
 8004c52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c54:	3b01      	subs	r3, #1
 8004c56:	42bb      	cmp	r3, r7
 8004c58:	dc09      	bgt.n	8004c6e <_printf_float+0x24a>
 8004c5a:	6823      	ldr	r3, [r4, #0]
 8004c5c:	079f      	lsls	r7, r3, #30
 8004c5e:	f100 80fd 	bmi.w	8004e5c <_printf_float+0x438>
 8004c62:	68e0      	ldr	r0, [r4, #12]
 8004c64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c66:	4298      	cmp	r0, r3
 8004c68:	bfb8      	it	lt
 8004c6a:	4618      	movlt	r0, r3
 8004c6c:	e733      	b.n	8004ad6 <_printf_float+0xb2>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	4642      	mov	r2, r8
 8004c72:	4659      	mov	r1, fp
 8004c74:	4628      	mov	r0, r5
 8004c76:	47b0      	blx	r6
 8004c78:	3001      	adds	r0, #1
 8004c7a:	f43f af2a 	beq.w	8004ad2 <_printf_float+0xae>
 8004c7e:	3701      	adds	r7, #1
 8004c80:	e7e7      	b.n	8004c52 <_printf_float+0x22e>
 8004c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	dc2b      	bgt.n	8004ce0 <_printf_float+0x2bc>
 8004c88:	2301      	movs	r3, #1
 8004c8a:	4a26      	ldr	r2, [pc, #152]	; (8004d24 <_printf_float+0x300>)
 8004c8c:	4659      	mov	r1, fp
 8004c8e:	4628      	mov	r0, r5
 8004c90:	47b0      	blx	r6
 8004c92:	3001      	adds	r0, #1
 8004c94:	f43f af1d 	beq.w	8004ad2 <_printf_float+0xae>
 8004c98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c9a:	b923      	cbnz	r3, 8004ca6 <_printf_float+0x282>
 8004c9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c9e:	b913      	cbnz	r3, 8004ca6 <_printf_float+0x282>
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	07d9      	lsls	r1, r3, #31
 8004ca4:	d5d9      	bpl.n	8004c5a <_printf_float+0x236>
 8004ca6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004caa:	4659      	mov	r1, fp
 8004cac:	4628      	mov	r0, r5
 8004cae:	47b0      	blx	r6
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	f43f af0e 	beq.w	8004ad2 <_printf_float+0xae>
 8004cb6:	f04f 0800 	mov.w	r8, #0
 8004cba:	f104 091a 	add.w	r9, r4, #26
 8004cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cc0:	425b      	negs	r3, r3
 8004cc2:	4543      	cmp	r3, r8
 8004cc4:	dc01      	bgt.n	8004cca <_printf_float+0x2a6>
 8004cc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cc8:	e797      	b.n	8004bfa <_printf_float+0x1d6>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	464a      	mov	r2, r9
 8004cce:	4659      	mov	r1, fp
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b0      	blx	r6
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f43f aefc 	beq.w	8004ad2 <_printf_float+0xae>
 8004cda:	f108 0801 	add.w	r8, r8, #1
 8004cde:	e7ee      	b.n	8004cbe <_printf_float+0x29a>
 8004ce0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ce2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	bfa8      	it	ge
 8004ce8:	461a      	movge	r2, r3
 8004cea:	2a00      	cmp	r2, #0
 8004cec:	4690      	mov	r8, r2
 8004cee:	dd07      	ble.n	8004d00 <_printf_float+0x2dc>
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	4659      	mov	r1, fp
 8004cf4:	463a      	mov	r2, r7
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b0      	blx	r6
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f aee9 	beq.w	8004ad2 <_printf_float+0xae>
 8004d00:	f104 031a 	add.w	r3, r4, #26
 8004d04:	f04f 0a00 	mov.w	sl, #0
 8004d08:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004d0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d0e:	e015      	b.n	8004d3c <_printf_float+0x318>
 8004d10:	7fefffff 	.word	0x7fefffff
 8004d14:	080069bd 	.word	0x080069bd
 8004d18:	080069b9 	.word	0x080069b9
 8004d1c:	080069c5 	.word	0x080069c5
 8004d20:	080069c1 	.word	0x080069c1
 8004d24:	080069c9 	.word	0x080069c9
 8004d28:	2301      	movs	r3, #1
 8004d2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d2c:	4659      	mov	r1, fp
 8004d2e:	4628      	mov	r0, r5
 8004d30:	47b0      	blx	r6
 8004d32:	3001      	adds	r0, #1
 8004d34:	f43f aecd 	beq.w	8004ad2 <_printf_float+0xae>
 8004d38:	f10a 0a01 	add.w	sl, sl, #1
 8004d3c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004d40:	eba9 0308 	sub.w	r3, r9, r8
 8004d44:	4553      	cmp	r3, sl
 8004d46:	dcef      	bgt.n	8004d28 <_printf_float+0x304>
 8004d48:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	444f      	add	r7, r9
 8004d50:	db14      	blt.n	8004d7c <_printf_float+0x358>
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	07da      	lsls	r2, r3, #31
 8004d56:	d411      	bmi.n	8004d7c <_printf_float+0x358>
 8004d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d5a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004d5c:	eba3 0209 	sub.w	r2, r3, r9
 8004d60:	eba3 0901 	sub.w	r9, r3, r1
 8004d64:	4591      	cmp	r9, r2
 8004d66:	bfa8      	it	ge
 8004d68:	4691      	movge	r9, r2
 8004d6a:	f1b9 0f00 	cmp.w	r9, #0
 8004d6e:	dc0d      	bgt.n	8004d8c <_printf_float+0x368>
 8004d70:	2700      	movs	r7, #0
 8004d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d76:	f104 081a 	add.w	r8, r4, #26
 8004d7a:	e018      	b.n	8004dae <_printf_float+0x38a>
 8004d7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d80:	4659      	mov	r1, fp
 8004d82:	4628      	mov	r0, r5
 8004d84:	47b0      	blx	r6
 8004d86:	3001      	adds	r0, #1
 8004d88:	d1e6      	bne.n	8004d58 <_printf_float+0x334>
 8004d8a:	e6a2      	b.n	8004ad2 <_printf_float+0xae>
 8004d8c:	464b      	mov	r3, r9
 8004d8e:	463a      	mov	r2, r7
 8004d90:	4659      	mov	r1, fp
 8004d92:	4628      	mov	r0, r5
 8004d94:	47b0      	blx	r6
 8004d96:	3001      	adds	r0, #1
 8004d98:	d1ea      	bne.n	8004d70 <_printf_float+0x34c>
 8004d9a:	e69a      	b.n	8004ad2 <_printf_float+0xae>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	4642      	mov	r2, r8
 8004da0:	4659      	mov	r1, fp
 8004da2:	4628      	mov	r0, r5
 8004da4:	47b0      	blx	r6
 8004da6:	3001      	adds	r0, #1
 8004da8:	f43f ae93 	beq.w	8004ad2 <_printf_float+0xae>
 8004dac:	3701      	adds	r7, #1
 8004dae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004db2:	1a9b      	subs	r3, r3, r2
 8004db4:	eba3 0309 	sub.w	r3, r3, r9
 8004db8:	42bb      	cmp	r3, r7
 8004dba:	dcef      	bgt.n	8004d9c <_printf_float+0x378>
 8004dbc:	e74d      	b.n	8004c5a <_printf_float+0x236>
 8004dbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004dc0:	2a01      	cmp	r2, #1
 8004dc2:	dc01      	bgt.n	8004dc8 <_printf_float+0x3a4>
 8004dc4:	07db      	lsls	r3, r3, #31
 8004dc6:	d538      	bpl.n	8004e3a <_printf_float+0x416>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	463a      	mov	r2, r7
 8004dcc:	4659      	mov	r1, fp
 8004dce:	4628      	mov	r0, r5
 8004dd0:	47b0      	blx	r6
 8004dd2:	3001      	adds	r0, #1
 8004dd4:	f43f ae7d 	beq.w	8004ad2 <_printf_float+0xae>
 8004dd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ddc:	4659      	mov	r1, fp
 8004dde:	4628      	mov	r0, r5
 8004de0:	47b0      	blx	r6
 8004de2:	3001      	adds	r0, #1
 8004de4:	f107 0701 	add.w	r7, r7, #1
 8004de8:	f43f ae73 	beq.w	8004ad2 <_printf_float+0xae>
 8004dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004df2:	2200      	movs	r2, #0
 8004df4:	f103 38ff 	add.w	r8, r3, #4294967295
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f7fb fde5 	bl	80009c8 <__aeabi_dcmpeq>
 8004dfe:	b9c0      	cbnz	r0, 8004e32 <_printf_float+0x40e>
 8004e00:	4643      	mov	r3, r8
 8004e02:	463a      	mov	r2, r7
 8004e04:	4659      	mov	r1, fp
 8004e06:	4628      	mov	r0, r5
 8004e08:	47b0      	blx	r6
 8004e0a:	3001      	adds	r0, #1
 8004e0c:	d10d      	bne.n	8004e2a <_printf_float+0x406>
 8004e0e:	e660      	b.n	8004ad2 <_printf_float+0xae>
 8004e10:	2301      	movs	r3, #1
 8004e12:	4642      	mov	r2, r8
 8004e14:	4659      	mov	r1, fp
 8004e16:	4628      	mov	r0, r5
 8004e18:	47b0      	blx	r6
 8004e1a:	3001      	adds	r0, #1
 8004e1c:	f43f ae59 	beq.w	8004ad2 <_printf_float+0xae>
 8004e20:	3701      	adds	r7, #1
 8004e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e24:	3b01      	subs	r3, #1
 8004e26:	42bb      	cmp	r3, r7
 8004e28:	dcf2      	bgt.n	8004e10 <_printf_float+0x3ec>
 8004e2a:	464b      	mov	r3, r9
 8004e2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e30:	e6e4      	b.n	8004bfc <_printf_float+0x1d8>
 8004e32:	2700      	movs	r7, #0
 8004e34:	f104 081a 	add.w	r8, r4, #26
 8004e38:	e7f3      	b.n	8004e22 <_printf_float+0x3fe>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e7e1      	b.n	8004e02 <_printf_float+0x3de>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	4642      	mov	r2, r8
 8004e42:	4659      	mov	r1, fp
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b0      	blx	r6
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f43f ae42 	beq.w	8004ad2 <_printf_float+0xae>
 8004e4e:	3701      	adds	r7, #1
 8004e50:	68e3      	ldr	r3, [r4, #12]
 8004e52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e54:	1a9b      	subs	r3, r3, r2
 8004e56:	42bb      	cmp	r3, r7
 8004e58:	dcf1      	bgt.n	8004e3e <_printf_float+0x41a>
 8004e5a:	e702      	b.n	8004c62 <_printf_float+0x23e>
 8004e5c:	2700      	movs	r7, #0
 8004e5e:	f104 0819 	add.w	r8, r4, #25
 8004e62:	e7f5      	b.n	8004e50 <_printf_float+0x42c>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f43f ae94 	beq.w	8004b92 <_printf_float+0x16e>
 8004e6a:	f04f 0c00 	mov.w	ip, #0
 8004e6e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004e72:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004e7c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	463a      	mov	r2, r7
 8004e84:	464b      	mov	r3, r9
 8004e86:	4628      	mov	r0, r5
 8004e88:	f7ff fd3a 	bl	8004900 <__cvt>
 8004e8c:	4607      	mov	r7, r0
 8004e8e:	e64f      	b.n	8004b30 <_printf_float+0x10c>

08004e90 <_printf_common>:
 8004e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e94:	4691      	mov	r9, r2
 8004e96:	461f      	mov	r7, r3
 8004e98:	688a      	ldr	r2, [r1, #8]
 8004e9a:	690b      	ldr	r3, [r1, #16]
 8004e9c:	4606      	mov	r6, r0
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	bfb8      	it	lt
 8004ea2:	4613      	movlt	r3, r2
 8004ea4:	f8c9 3000 	str.w	r3, [r9]
 8004ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004eac:	460c      	mov	r4, r1
 8004eae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004eb2:	b112      	cbz	r2, 8004eba <_printf_common+0x2a>
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f8c9 3000 	str.w	r3, [r9]
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	0699      	lsls	r1, r3, #26
 8004ebe:	bf42      	ittt	mi
 8004ec0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ec4:	3302      	addmi	r3, #2
 8004ec6:	f8c9 3000 	strmi.w	r3, [r9]
 8004eca:	6825      	ldr	r5, [r4, #0]
 8004ecc:	f015 0506 	ands.w	r5, r5, #6
 8004ed0:	d107      	bne.n	8004ee2 <_printf_common+0x52>
 8004ed2:	f104 0a19 	add.w	sl, r4, #25
 8004ed6:	68e3      	ldr	r3, [r4, #12]
 8004ed8:	f8d9 2000 	ldr.w	r2, [r9]
 8004edc:	1a9b      	subs	r3, r3, r2
 8004ede:	42ab      	cmp	r3, r5
 8004ee0:	dc29      	bgt.n	8004f36 <_printf_common+0xa6>
 8004ee2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ee6:	6822      	ldr	r2, [r4, #0]
 8004ee8:	3300      	adds	r3, #0
 8004eea:	bf18      	it	ne
 8004eec:	2301      	movne	r3, #1
 8004eee:	0692      	lsls	r2, r2, #26
 8004ef0:	d42e      	bmi.n	8004f50 <_printf_common+0xc0>
 8004ef2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ef6:	4639      	mov	r1, r7
 8004ef8:	4630      	mov	r0, r6
 8004efa:	47c0      	blx	r8
 8004efc:	3001      	adds	r0, #1
 8004efe:	d021      	beq.n	8004f44 <_printf_common+0xb4>
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	68e5      	ldr	r5, [r4, #12]
 8004f04:	f003 0306 	and.w	r3, r3, #6
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	bf18      	it	ne
 8004f0c:	2500      	movne	r5, #0
 8004f0e:	f8d9 2000 	ldr.w	r2, [r9]
 8004f12:	f04f 0900 	mov.w	r9, #0
 8004f16:	bf08      	it	eq
 8004f18:	1aad      	subeq	r5, r5, r2
 8004f1a:	68a3      	ldr	r3, [r4, #8]
 8004f1c:	6922      	ldr	r2, [r4, #16]
 8004f1e:	bf08      	it	eq
 8004f20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f24:	4293      	cmp	r3, r2
 8004f26:	bfc4      	itt	gt
 8004f28:	1a9b      	subgt	r3, r3, r2
 8004f2a:	18ed      	addgt	r5, r5, r3
 8004f2c:	341a      	adds	r4, #26
 8004f2e:	454d      	cmp	r5, r9
 8004f30:	d11a      	bne.n	8004f68 <_printf_common+0xd8>
 8004f32:	2000      	movs	r0, #0
 8004f34:	e008      	b.n	8004f48 <_printf_common+0xb8>
 8004f36:	2301      	movs	r3, #1
 8004f38:	4652      	mov	r2, sl
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	4630      	mov	r0, r6
 8004f3e:	47c0      	blx	r8
 8004f40:	3001      	adds	r0, #1
 8004f42:	d103      	bne.n	8004f4c <_printf_common+0xbc>
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295
 8004f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4c:	3501      	adds	r5, #1
 8004f4e:	e7c2      	b.n	8004ed6 <_printf_common+0x46>
 8004f50:	2030      	movs	r0, #48	; 0x30
 8004f52:	18e1      	adds	r1, r4, r3
 8004f54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f5e:	4422      	add	r2, r4
 8004f60:	3302      	adds	r3, #2
 8004f62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f66:	e7c4      	b.n	8004ef2 <_printf_common+0x62>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	4639      	mov	r1, r7
 8004f6e:	4630      	mov	r0, r6
 8004f70:	47c0      	blx	r8
 8004f72:	3001      	adds	r0, #1
 8004f74:	d0e6      	beq.n	8004f44 <_printf_common+0xb4>
 8004f76:	f109 0901 	add.w	r9, r9, #1
 8004f7a:	e7d8      	b.n	8004f2e <_printf_common+0x9e>

08004f7c <_printf_i>:
 8004f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004f84:	460c      	mov	r4, r1
 8004f86:	7e09      	ldrb	r1, [r1, #24]
 8004f88:	b085      	sub	sp, #20
 8004f8a:	296e      	cmp	r1, #110	; 0x6e
 8004f8c:	4617      	mov	r7, r2
 8004f8e:	4606      	mov	r6, r0
 8004f90:	4698      	mov	r8, r3
 8004f92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f94:	f000 80b3 	beq.w	80050fe <_printf_i+0x182>
 8004f98:	d822      	bhi.n	8004fe0 <_printf_i+0x64>
 8004f9a:	2963      	cmp	r1, #99	; 0x63
 8004f9c:	d036      	beq.n	800500c <_printf_i+0x90>
 8004f9e:	d80a      	bhi.n	8004fb6 <_printf_i+0x3a>
 8004fa0:	2900      	cmp	r1, #0
 8004fa2:	f000 80b9 	beq.w	8005118 <_printf_i+0x19c>
 8004fa6:	2958      	cmp	r1, #88	; 0x58
 8004fa8:	f000 8083 	beq.w	80050b2 <_printf_i+0x136>
 8004fac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fb0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004fb4:	e032      	b.n	800501c <_printf_i+0xa0>
 8004fb6:	2964      	cmp	r1, #100	; 0x64
 8004fb8:	d001      	beq.n	8004fbe <_printf_i+0x42>
 8004fba:	2969      	cmp	r1, #105	; 0x69
 8004fbc:	d1f6      	bne.n	8004fac <_printf_i+0x30>
 8004fbe:	6820      	ldr	r0, [r4, #0]
 8004fc0:	6813      	ldr	r3, [r2, #0]
 8004fc2:	0605      	lsls	r5, r0, #24
 8004fc4:	f103 0104 	add.w	r1, r3, #4
 8004fc8:	d52a      	bpl.n	8005020 <_printf_i+0xa4>
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6011      	str	r1, [r2, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	da03      	bge.n	8004fda <_printf_i+0x5e>
 8004fd2:	222d      	movs	r2, #45	; 0x2d
 8004fd4:	425b      	negs	r3, r3
 8004fd6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004fda:	486f      	ldr	r0, [pc, #444]	; (8005198 <_printf_i+0x21c>)
 8004fdc:	220a      	movs	r2, #10
 8004fde:	e039      	b.n	8005054 <_printf_i+0xd8>
 8004fe0:	2973      	cmp	r1, #115	; 0x73
 8004fe2:	f000 809d 	beq.w	8005120 <_printf_i+0x1a4>
 8004fe6:	d808      	bhi.n	8004ffa <_printf_i+0x7e>
 8004fe8:	296f      	cmp	r1, #111	; 0x6f
 8004fea:	d020      	beq.n	800502e <_printf_i+0xb2>
 8004fec:	2970      	cmp	r1, #112	; 0x70
 8004fee:	d1dd      	bne.n	8004fac <_printf_i+0x30>
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	f043 0320 	orr.w	r3, r3, #32
 8004ff6:	6023      	str	r3, [r4, #0]
 8004ff8:	e003      	b.n	8005002 <_printf_i+0x86>
 8004ffa:	2975      	cmp	r1, #117	; 0x75
 8004ffc:	d017      	beq.n	800502e <_printf_i+0xb2>
 8004ffe:	2978      	cmp	r1, #120	; 0x78
 8005000:	d1d4      	bne.n	8004fac <_printf_i+0x30>
 8005002:	2378      	movs	r3, #120	; 0x78
 8005004:	4865      	ldr	r0, [pc, #404]	; (800519c <_printf_i+0x220>)
 8005006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800500a:	e055      	b.n	80050b8 <_printf_i+0x13c>
 800500c:	6813      	ldr	r3, [r2, #0]
 800500e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005012:	1d19      	adds	r1, r3, #4
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6011      	str	r1, [r2, #0]
 8005018:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800501c:	2301      	movs	r3, #1
 800501e:	e08c      	b.n	800513a <_printf_i+0x1be>
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005026:	6011      	str	r1, [r2, #0]
 8005028:	bf18      	it	ne
 800502a:	b21b      	sxthne	r3, r3
 800502c:	e7cf      	b.n	8004fce <_printf_i+0x52>
 800502e:	6813      	ldr	r3, [r2, #0]
 8005030:	6825      	ldr	r5, [r4, #0]
 8005032:	1d18      	adds	r0, r3, #4
 8005034:	6010      	str	r0, [r2, #0]
 8005036:	0628      	lsls	r0, r5, #24
 8005038:	d501      	bpl.n	800503e <_printf_i+0xc2>
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	e002      	b.n	8005044 <_printf_i+0xc8>
 800503e:	0668      	lsls	r0, r5, #25
 8005040:	d5fb      	bpl.n	800503a <_printf_i+0xbe>
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	296f      	cmp	r1, #111	; 0x6f
 8005046:	bf14      	ite	ne
 8005048:	220a      	movne	r2, #10
 800504a:	2208      	moveq	r2, #8
 800504c:	4852      	ldr	r0, [pc, #328]	; (8005198 <_printf_i+0x21c>)
 800504e:	2100      	movs	r1, #0
 8005050:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005054:	6865      	ldr	r5, [r4, #4]
 8005056:	2d00      	cmp	r5, #0
 8005058:	60a5      	str	r5, [r4, #8]
 800505a:	f2c0 8095 	blt.w	8005188 <_printf_i+0x20c>
 800505e:	6821      	ldr	r1, [r4, #0]
 8005060:	f021 0104 	bic.w	r1, r1, #4
 8005064:	6021      	str	r1, [r4, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d13d      	bne.n	80050e6 <_printf_i+0x16a>
 800506a:	2d00      	cmp	r5, #0
 800506c:	f040 808e 	bne.w	800518c <_printf_i+0x210>
 8005070:	4665      	mov	r5, ip
 8005072:	2a08      	cmp	r2, #8
 8005074:	d10b      	bne.n	800508e <_printf_i+0x112>
 8005076:	6823      	ldr	r3, [r4, #0]
 8005078:	07db      	lsls	r3, r3, #31
 800507a:	d508      	bpl.n	800508e <_printf_i+0x112>
 800507c:	6923      	ldr	r3, [r4, #16]
 800507e:	6862      	ldr	r2, [r4, #4]
 8005080:	429a      	cmp	r2, r3
 8005082:	bfde      	ittt	le
 8005084:	2330      	movle	r3, #48	; 0x30
 8005086:	f805 3c01 	strble.w	r3, [r5, #-1]
 800508a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800508e:	ebac 0305 	sub.w	r3, ip, r5
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	f8cd 8000 	str.w	r8, [sp]
 8005098:	463b      	mov	r3, r7
 800509a:	aa03      	add	r2, sp, #12
 800509c:	4621      	mov	r1, r4
 800509e:	4630      	mov	r0, r6
 80050a0:	f7ff fef6 	bl	8004e90 <_printf_common>
 80050a4:	3001      	adds	r0, #1
 80050a6:	d14d      	bne.n	8005144 <_printf_i+0x1c8>
 80050a8:	f04f 30ff 	mov.w	r0, #4294967295
 80050ac:	b005      	add	sp, #20
 80050ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050b2:	4839      	ldr	r0, [pc, #228]	; (8005198 <_printf_i+0x21c>)
 80050b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80050b8:	6813      	ldr	r3, [r2, #0]
 80050ba:	6821      	ldr	r1, [r4, #0]
 80050bc:	1d1d      	adds	r5, r3, #4
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6015      	str	r5, [r2, #0]
 80050c2:	060a      	lsls	r2, r1, #24
 80050c4:	d50b      	bpl.n	80050de <_printf_i+0x162>
 80050c6:	07ca      	lsls	r2, r1, #31
 80050c8:	bf44      	itt	mi
 80050ca:	f041 0120 	orrmi.w	r1, r1, #32
 80050ce:	6021      	strmi	r1, [r4, #0]
 80050d0:	b91b      	cbnz	r3, 80050da <_printf_i+0x15e>
 80050d2:	6822      	ldr	r2, [r4, #0]
 80050d4:	f022 0220 	bic.w	r2, r2, #32
 80050d8:	6022      	str	r2, [r4, #0]
 80050da:	2210      	movs	r2, #16
 80050dc:	e7b7      	b.n	800504e <_printf_i+0xd2>
 80050de:	064d      	lsls	r5, r1, #25
 80050e0:	bf48      	it	mi
 80050e2:	b29b      	uxthmi	r3, r3
 80050e4:	e7ef      	b.n	80050c6 <_printf_i+0x14a>
 80050e6:	4665      	mov	r5, ip
 80050e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80050ec:	fb02 3311 	mls	r3, r2, r1, r3
 80050f0:	5cc3      	ldrb	r3, [r0, r3]
 80050f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80050f6:	460b      	mov	r3, r1
 80050f8:	2900      	cmp	r1, #0
 80050fa:	d1f5      	bne.n	80050e8 <_printf_i+0x16c>
 80050fc:	e7b9      	b.n	8005072 <_printf_i+0xf6>
 80050fe:	6813      	ldr	r3, [r2, #0]
 8005100:	6825      	ldr	r5, [r4, #0]
 8005102:	1d18      	adds	r0, r3, #4
 8005104:	6961      	ldr	r1, [r4, #20]
 8005106:	6010      	str	r0, [r2, #0]
 8005108:	0628      	lsls	r0, r5, #24
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	d501      	bpl.n	8005112 <_printf_i+0x196>
 800510e:	6019      	str	r1, [r3, #0]
 8005110:	e002      	b.n	8005118 <_printf_i+0x19c>
 8005112:	066a      	lsls	r2, r5, #25
 8005114:	d5fb      	bpl.n	800510e <_printf_i+0x192>
 8005116:	8019      	strh	r1, [r3, #0]
 8005118:	2300      	movs	r3, #0
 800511a:	4665      	mov	r5, ip
 800511c:	6123      	str	r3, [r4, #16]
 800511e:	e7b9      	b.n	8005094 <_printf_i+0x118>
 8005120:	6813      	ldr	r3, [r2, #0]
 8005122:	1d19      	adds	r1, r3, #4
 8005124:	6011      	str	r1, [r2, #0]
 8005126:	681d      	ldr	r5, [r3, #0]
 8005128:	6862      	ldr	r2, [r4, #4]
 800512a:	2100      	movs	r1, #0
 800512c:	4628      	mov	r0, r5
 800512e:	f000 feb1 	bl	8005e94 <memchr>
 8005132:	b108      	cbz	r0, 8005138 <_printf_i+0x1bc>
 8005134:	1b40      	subs	r0, r0, r5
 8005136:	6060      	str	r0, [r4, #4]
 8005138:	6863      	ldr	r3, [r4, #4]
 800513a:	6123      	str	r3, [r4, #16]
 800513c:	2300      	movs	r3, #0
 800513e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005142:	e7a7      	b.n	8005094 <_printf_i+0x118>
 8005144:	6923      	ldr	r3, [r4, #16]
 8005146:	462a      	mov	r2, r5
 8005148:	4639      	mov	r1, r7
 800514a:	4630      	mov	r0, r6
 800514c:	47c0      	blx	r8
 800514e:	3001      	adds	r0, #1
 8005150:	d0aa      	beq.n	80050a8 <_printf_i+0x12c>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	079b      	lsls	r3, r3, #30
 8005156:	d413      	bmi.n	8005180 <_printf_i+0x204>
 8005158:	68e0      	ldr	r0, [r4, #12]
 800515a:	9b03      	ldr	r3, [sp, #12]
 800515c:	4298      	cmp	r0, r3
 800515e:	bfb8      	it	lt
 8005160:	4618      	movlt	r0, r3
 8005162:	e7a3      	b.n	80050ac <_printf_i+0x130>
 8005164:	2301      	movs	r3, #1
 8005166:	464a      	mov	r2, r9
 8005168:	4639      	mov	r1, r7
 800516a:	4630      	mov	r0, r6
 800516c:	47c0      	blx	r8
 800516e:	3001      	adds	r0, #1
 8005170:	d09a      	beq.n	80050a8 <_printf_i+0x12c>
 8005172:	3501      	adds	r5, #1
 8005174:	68e3      	ldr	r3, [r4, #12]
 8005176:	9a03      	ldr	r2, [sp, #12]
 8005178:	1a9b      	subs	r3, r3, r2
 800517a:	42ab      	cmp	r3, r5
 800517c:	dcf2      	bgt.n	8005164 <_printf_i+0x1e8>
 800517e:	e7eb      	b.n	8005158 <_printf_i+0x1dc>
 8005180:	2500      	movs	r5, #0
 8005182:	f104 0919 	add.w	r9, r4, #25
 8005186:	e7f5      	b.n	8005174 <_printf_i+0x1f8>
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1ac      	bne.n	80050e6 <_printf_i+0x16a>
 800518c:	7803      	ldrb	r3, [r0, #0]
 800518e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005192:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005196:	e76c      	b.n	8005072 <_printf_i+0xf6>
 8005198:	080069cb 	.word	0x080069cb
 800519c:	080069dc 	.word	0x080069dc

080051a0 <siprintf>:
 80051a0:	b40e      	push	{r1, r2, r3}
 80051a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80051a6:	b500      	push	{lr}
 80051a8:	b09c      	sub	sp, #112	; 0x70
 80051aa:	ab1d      	add	r3, sp, #116	; 0x74
 80051ac:	9002      	str	r0, [sp, #8]
 80051ae:	9006      	str	r0, [sp, #24]
 80051b0:	9107      	str	r1, [sp, #28]
 80051b2:	9104      	str	r1, [sp, #16]
 80051b4:	4808      	ldr	r0, [pc, #32]	; (80051d8 <siprintf+0x38>)
 80051b6:	4909      	ldr	r1, [pc, #36]	; (80051dc <siprintf+0x3c>)
 80051b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80051bc:	9105      	str	r1, [sp, #20]
 80051be:	6800      	ldr	r0, [r0, #0]
 80051c0:	a902      	add	r1, sp, #8
 80051c2:	9301      	str	r3, [sp, #4]
 80051c4:	f001 fa6a 	bl	800669c <_svfiprintf_r>
 80051c8:	2200      	movs	r2, #0
 80051ca:	9b02      	ldr	r3, [sp, #8]
 80051cc:	701a      	strb	r2, [r3, #0]
 80051ce:	b01c      	add	sp, #112	; 0x70
 80051d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80051d4:	b003      	add	sp, #12
 80051d6:	4770      	bx	lr
 80051d8:	20000008 	.word	0x20000008
 80051dc:	ffff0208 	.word	0xffff0208

080051e0 <quorem>:
 80051e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	6903      	ldr	r3, [r0, #16]
 80051e6:	690c      	ldr	r4, [r1, #16]
 80051e8:	4680      	mov	r8, r0
 80051ea:	42a3      	cmp	r3, r4
 80051ec:	f2c0 8084 	blt.w	80052f8 <quorem+0x118>
 80051f0:	3c01      	subs	r4, #1
 80051f2:	f101 0714 	add.w	r7, r1, #20
 80051f6:	f100 0614 	add.w	r6, r0, #20
 80051fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80051fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005202:	3501      	adds	r5, #1
 8005204:	fbb0 f5f5 	udiv	r5, r0, r5
 8005208:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800520c:	eb06 030c 	add.w	r3, r6, ip
 8005210:	eb07 090c 	add.w	r9, r7, ip
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	b39d      	cbz	r5, 8005280 <quorem+0xa0>
 8005218:	f04f 0a00 	mov.w	sl, #0
 800521c:	4638      	mov	r0, r7
 800521e:	46b6      	mov	lr, r6
 8005220:	46d3      	mov	fp, sl
 8005222:	f850 2b04 	ldr.w	r2, [r0], #4
 8005226:	b293      	uxth	r3, r2
 8005228:	fb05 a303 	mla	r3, r5, r3, sl
 800522c:	0c12      	lsrs	r2, r2, #16
 800522e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005232:	fb05 a202 	mla	r2, r5, r2, sl
 8005236:	b29b      	uxth	r3, r3
 8005238:	ebab 0303 	sub.w	r3, fp, r3
 800523c:	f8de b000 	ldr.w	fp, [lr]
 8005240:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005244:	fa1f fb8b 	uxth.w	fp, fp
 8005248:	445b      	add	r3, fp
 800524a:	fa1f fb82 	uxth.w	fp, r2
 800524e:	f8de 2000 	ldr.w	r2, [lr]
 8005252:	4581      	cmp	r9, r0
 8005254:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005258:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800525c:	b29b      	uxth	r3, r3
 800525e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005262:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005266:	f84e 3b04 	str.w	r3, [lr], #4
 800526a:	d2da      	bcs.n	8005222 <quorem+0x42>
 800526c:	f856 300c 	ldr.w	r3, [r6, ip]
 8005270:	b933      	cbnz	r3, 8005280 <quorem+0xa0>
 8005272:	9b01      	ldr	r3, [sp, #4]
 8005274:	3b04      	subs	r3, #4
 8005276:	429e      	cmp	r6, r3
 8005278:	461a      	mov	r2, r3
 800527a:	d331      	bcc.n	80052e0 <quorem+0x100>
 800527c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005280:	4640      	mov	r0, r8
 8005282:	f001 f835 	bl	80062f0 <__mcmp>
 8005286:	2800      	cmp	r0, #0
 8005288:	db26      	blt.n	80052d8 <quorem+0xf8>
 800528a:	4630      	mov	r0, r6
 800528c:	f04f 0c00 	mov.w	ip, #0
 8005290:	3501      	adds	r5, #1
 8005292:	f857 1b04 	ldr.w	r1, [r7], #4
 8005296:	f8d0 e000 	ldr.w	lr, [r0]
 800529a:	b28b      	uxth	r3, r1
 800529c:	ebac 0303 	sub.w	r3, ip, r3
 80052a0:	fa1f f28e 	uxth.w	r2, lr
 80052a4:	4413      	add	r3, r2
 80052a6:	0c0a      	lsrs	r2, r1, #16
 80052a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80052ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052b6:	45b9      	cmp	r9, r7
 80052b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80052bc:	f840 3b04 	str.w	r3, [r0], #4
 80052c0:	d2e7      	bcs.n	8005292 <quorem+0xb2>
 80052c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80052c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80052ca:	b92a      	cbnz	r2, 80052d8 <quorem+0xf8>
 80052cc:	3b04      	subs	r3, #4
 80052ce:	429e      	cmp	r6, r3
 80052d0:	461a      	mov	r2, r3
 80052d2:	d30b      	bcc.n	80052ec <quorem+0x10c>
 80052d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80052d8:	4628      	mov	r0, r5
 80052da:	b003      	add	sp, #12
 80052dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052e0:	6812      	ldr	r2, [r2, #0]
 80052e2:	3b04      	subs	r3, #4
 80052e4:	2a00      	cmp	r2, #0
 80052e6:	d1c9      	bne.n	800527c <quorem+0x9c>
 80052e8:	3c01      	subs	r4, #1
 80052ea:	e7c4      	b.n	8005276 <quorem+0x96>
 80052ec:	6812      	ldr	r2, [r2, #0]
 80052ee:	3b04      	subs	r3, #4
 80052f0:	2a00      	cmp	r2, #0
 80052f2:	d1ef      	bne.n	80052d4 <quorem+0xf4>
 80052f4:	3c01      	subs	r4, #1
 80052f6:	e7ea      	b.n	80052ce <quorem+0xee>
 80052f8:	2000      	movs	r0, #0
 80052fa:	e7ee      	b.n	80052da <quorem+0xfa>
 80052fc:	0000      	movs	r0, r0
	...

08005300 <_dtoa_r>:
 8005300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005304:	4616      	mov	r6, r2
 8005306:	461f      	mov	r7, r3
 8005308:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800530a:	b095      	sub	sp, #84	; 0x54
 800530c:	4604      	mov	r4, r0
 800530e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005312:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005316:	b93d      	cbnz	r5, 8005328 <_dtoa_r+0x28>
 8005318:	2010      	movs	r0, #16
 800531a:	f000 fdb3 	bl	8005e84 <malloc>
 800531e:	6260      	str	r0, [r4, #36]	; 0x24
 8005320:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005324:	6005      	str	r5, [r0, #0]
 8005326:	60c5      	str	r5, [r0, #12]
 8005328:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800532a:	6819      	ldr	r1, [r3, #0]
 800532c:	b151      	cbz	r1, 8005344 <_dtoa_r+0x44>
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	2301      	movs	r3, #1
 8005332:	4093      	lsls	r3, r2
 8005334:	604a      	str	r2, [r1, #4]
 8005336:	608b      	str	r3, [r1, #8]
 8005338:	4620      	mov	r0, r4
 800533a:	f000 fdf8 	bl	8005f2e <_Bfree>
 800533e:	2200      	movs	r2, #0
 8005340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	1e3b      	subs	r3, r7, #0
 8005346:	bfaf      	iteee	ge
 8005348:	2300      	movge	r3, #0
 800534a:	2201      	movlt	r2, #1
 800534c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005350:	9303      	strlt	r3, [sp, #12]
 8005352:	bfac      	ite	ge
 8005354:	f8c8 3000 	strge.w	r3, [r8]
 8005358:	f8c8 2000 	strlt.w	r2, [r8]
 800535c:	4bae      	ldr	r3, [pc, #696]	; (8005618 <_dtoa_r+0x318>)
 800535e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005362:	ea33 0308 	bics.w	r3, r3, r8
 8005366:	d11b      	bne.n	80053a0 <_dtoa_r+0xa0>
 8005368:	f242 730f 	movw	r3, #9999	; 0x270f
 800536c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	9b02      	ldr	r3, [sp, #8]
 8005372:	b923      	cbnz	r3, 800537e <_dtoa_r+0x7e>
 8005374:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005378:	2800      	cmp	r0, #0
 800537a:	f000 8545 	beq.w	8005e08 <_dtoa_r+0xb08>
 800537e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005380:	b953      	cbnz	r3, 8005398 <_dtoa_r+0x98>
 8005382:	4ba6      	ldr	r3, [pc, #664]	; (800561c <_dtoa_r+0x31c>)
 8005384:	e021      	b.n	80053ca <_dtoa_r+0xca>
 8005386:	4ba6      	ldr	r3, [pc, #664]	; (8005620 <_dtoa_r+0x320>)
 8005388:	9306      	str	r3, [sp, #24]
 800538a:	3308      	adds	r3, #8
 800538c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800538e:	6013      	str	r3, [r2, #0]
 8005390:	9806      	ldr	r0, [sp, #24]
 8005392:	b015      	add	sp, #84	; 0x54
 8005394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005398:	4ba0      	ldr	r3, [pc, #640]	; (800561c <_dtoa_r+0x31c>)
 800539a:	9306      	str	r3, [sp, #24]
 800539c:	3303      	adds	r3, #3
 800539e:	e7f5      	b.n	800538c <_dtoa_r+0x8c>
 80053a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80053a4:	2200      	movs	r2, #0
 80053a6:	2300      	movs	r3, #0
 80053a8:	4630      	mov	r0, r6
 80053aa:	4639      	mov	r1, r7
 80053ac:	f7fb fb0c 	bl	80009c8 <__aeabi_dcmpeq>
 80053b0:	4682      	mov	sl, r0
 80053b2:	b160      	cbz	r0, 80053ce <_dtoa_r+0xce>
 80053b4:	2301      	movs	r3, #1
 80053b6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053b8:	6013      	str	r3, [r2, #0]
 80053ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8520 	beq.w	8005e02 <_dtoa_r+0xb02>
 80053c2:	4b98      	ldr	r3, [pc, #608]	; (8005624 <_dtoa_r+0x324>)
 80053c4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	9306      	str	r3, [sp, #24]
 80053cc:	e7e0      	b.n	8005390 <_dtoa_r+0x90>
 80053ce:	ab12      	add	r3, sp, #72	; 0x48
 80053d0:	9301      	str	r3, [sp, #4]
 80053d2:	ab13      	add	r3, sp, #76	; 0x4c
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	4632      	mov	r2, r6
 80053d8:	463b      	mov	r3, r7
 80053da:	4620      	mov	r0, r4
 80053dc:	f001 f800 	bl	80063e0 <__d2b>
 80053e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80053e4:	4683      	mov	fp, r0
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	d07d      	beq.n	80054e6 <_dtoa_r+0x1e6>
 80053ea:	46b0      	mov	r8, r6
 80053ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053f0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80053f4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80053f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80053fc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005400:	2200      	movs	r2, #0
 8005402:	4b89      	ldr	r3, [pc, #548]	; (8005628 <_dtoa_r+0x328>)
 8005404:	4640      	mov	r0, r8
 8005406:	4649      	mov	r1, r9
 8005408:	f7fa febe 	bl	8000188 <__aeabi_dsub>
 800540c:	a37c      	add	r3, pc, #496	; (adr r3, 8005600 <_dtoa_r+0x300>)
 800540e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005412:	f7fb f871 	bl	80004f8 <__aeabi_dmul>
 8005416:	a37c      	add	r3, pc, #496	; (adr r3, 8005608 <_dtoa_r+0x308>)
 8005418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541c:	f7fa feb6 	bl	800018c <__adddf3>
 8005420:	4606      	mov	r6, r0
 8005422:	4628      	mov	r0, r5
 8005424:	460f      	mov	r7, r1
 8005426:	f7fa fffd 	bl	8000424 <__aeabi_i2d>
 800542a:	a379      	add	r3, pc, #484	; (adr r3, 8005610 <_dtoa_r+0x310>)
 800542c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005430:	f7fb f862 	bl	80004f8 <__aeabi_dmul>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	4630      	mov	r0, r6
 800543a:	4639      	mov	r1, r7
 800543c:	f7fa fea6 	bl	800018c <__adddf3>
 8005440:	4606      	mov	r6, r0
 8005442:	460f      	mov	r7, r1
 8005444:	f7fb fb08 	bl	8000a58 <__aeabi_d2iz>
 8005448:	2200      	movs	r2, #0
 800544a:	4682      	mov	sl, r0
 800544c:	2300      	movs	r3, #0
 800544e:	4630      	mov	r0, r6
 8005450:	4639      	mov	r1, r7
 8005452:	f7fb fac3 	bl	80009dc <__aeabi_dcmplt>
 8005456:	b148      	cbz	r0, 800546c <_dtoa_r+0x16c>
 8005458:	4650      	mov	r0, sl
 800545a:	f7fa ffe3 	bl	8000424 <__aeabi_i2d>
 800545e:	4632      	mov	r2, r6
 8005460:	463b      	mov	r3, r7
 8005462:	f7fb fab1 	bl	80009c8 <__aeabi_dcmpeq>
 8005466:	b908      	cbnz	r0, 800546c <_dtoa_r+0x16c>
 8005468:	f10a 3aff 	add.w	sl, sl, #4294967295
 800546c:	f1ba 0f16 	cmp.w	sl, #22
 8005470:	d85a      	bhi.n	8005528 <_dtoa_r+0x228>
 8005472:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005476:	496d      	ldr	r1, [pc, #436]	; (800562c <_dtoa_r+0x32c>)
 8005478:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800547c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005480:	f7fb faca 	bl	8000a18 <__aeabi_dcmpgt>
 8005484:	2800      	cmp	r0, #0
 8005486:	d051      	beq.n	800552c <_dtoa_r+0x22c>
 8005488:	2300      	movs	r3, #0
 800548a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800548e:	930d      	str	r3, [sp, #52]	; 0x34
 8005490:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005492:	1b5d      	subs	r5, r3, r5
 8005494:	1e6b      	subs	r3, r5, #1
 8005496:	9307      	str	r3, [sp, #28]
 8005498:	bf43      	ittte	mi
 800549a:	2300      	movmi	r3, #0
 800549c:	f1c5 0901 	rsbmi	r9, r5, #1
 80054a0:	9307      	strmi	r3, [sp, #28]
 80054a2:	f04f 0900 	movpl.w	r9, #0
 80054a6:	f1ba 0f00 	cmp.w	sl, #0
 80054aa:	db41      	blt.n	8005530 <_dtoa_r+0x230>
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80054b2:	4453      	add	r3, sl
 80054b4:	9307      	str	r3, [sp, #28]
 80054b6:	2300      	movs	r3, #0
 80054b8:	9308      	str	r3, [sp, #32]
 80054ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80054bc:	2b09      	cmp	r3, #9
 80054be:	f200 808f 	bhi.w	80055e0 <_dtoa_r+0x2e0>
 80054c2:	2b05      	cmp	r3, #5
 80054c4:	bfc4      	itt	gt
 80054c6:	3b04      	subgt	r3, #4
 80054c8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80054ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80054cc:	bfc8      	it	gt
 80054ce:	2500      	movgt	r5, #0
 80054d0:	f1a3 0302 	sub.w	r3, r3, #2
 80054d4:	bfd8      	it	le
 80054d6:	2501      	movle	r5, #1
 80054d8:	2b03      	cmp	r3, #3
 80054da:	f200 808d 	bhi.w	80055f8 <_dtoa_r+0x2f8>
 80054de:	e8df f003 	tbb	[pc, r3]
 80054e2:	7d7b      	.short	0x7d7b
 80054e4:	6f2f      	.short	0x6f2f
 80054e6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80054ea:	441d      	add	r5, r3
 80054ec:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80054f0:	2820      	cmp	r0, #32
 80054f2:	dd13      	ble.n	800551c <_dtoa_r+0x21c>
 80054f4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80054f8:	9b02      	ldr	r3, [sp, #8]
 80054fa:	fa08 f800 	lsl.w	r8, r8, r0
 80054fe:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005502:	fa23 f000 	lsr.w	r0, r3, r0
 8005506:	ea48 0000 	orr.w	r0, r8, r0
 800550a:	f7fa ff7b 	bl	8000404 <__aeabi_ui2d>
 800550e:	2301      	movs	r3, #1
 8005510:	4680      	mov	r8, r0
 8005512:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005516:	3d01      	subs	r5, #1
 8005518:	9310      	str	r3, [sp, #64]	; 0x40
 800551a:	e771      	b.n	8005400 <_dtoa_r+0x100>
 800551c:	9b02      	ldr	r3, [sp, #8]
 800551e:	f1c0 0020 	rsb	r0, r0, #32
 8005522:	fa03 f000 	lsl.w	r0, r3, r0
 8005526:	e7f0      	b.n	800550a <_dtoa_r+0x20a>
 8005528:	2301      	movs	r3, #1
 800552a:	e7b0      	b.n	800548e <_dtoa_r+0x18e>
 800552c:	900d      	str	r0, [sp, #52]	; 0x34
 800552e:	e7af      	b.n	8005490 <_dtoa_r+0x190>
 8005530:	f1ca 0300 	rsb	r3, sl, #0
 8005534:	9308      	str	r3, [sp, #32]
 8005536:	2300      	movs	r3, #0
 8005538:	eba9 090a 	sub.w	r9, r9, sl
 800553c:	930c      	str	r3, [sp, #48]	; 0x30
 800553e:	e7bc      	b.n	80054ba <_dtoa_r+0x1ba>
 8005540:	2301      	movs	r3, #1
 8005542:	9309      	str	r3, [sp, #36]	; 0x24
 8005544:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005546:	2b00      	cmp	r3, #0
 8005548:	dd74      	ble.n	8005634 <_dtoa_r+0x334>
 800554a:	4698      	mov	r8, r3
 800554c:	9304      	str	r3, [sp, #16]
 800554e:	2200      	movs	r2, #0
 8005550:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005552:	6072      	str	r2, [r6, #4]
 8005554:	2204      	movs	r2, #4
 8005556:	f102 0014 	add.w	r0, r2, #20
 800555a:	4298      	cmp	r0, r3
 800555c:	6871      	ldr	r1, [r6, #4]
 800555e:	d96e      	bls.n	800563e <_dtoa_r+0x33e>
 8005560:	4620      	mov	r0, r4
 8005562:	f000 fcb0 	bl	8005ec6 <_Balloc>
 8005566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005568:	6030      	str	r0, [r6, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f1b8 0f0e 	cmp.w	r8, #14
 8005570:	9306      	str	r3, [sp, #24]
 8005572:	f200 80ed 	bhi.w	8005750 <_dtoa_r+0x450>
 8005576:	2d00      	cmp	r5, #0
 8005578:	f000 80ea 	beq.w	8005750 <_dtoa_r+0x450>
 800557c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005580:	f1ba 0f00 	cmp.w	sl, #0
 8005584:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005588:	dd77      	ble.n	800567a <_dtoa_r+0x37a>
 800558a:	4a28      	ldr	r2, [pc, #160]	; (800562c <_dtoa_r+0x32c>)
 800558c:	f00a 030f 	and.w	r3, sl, #15
 8005590:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005594:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005598:	06f0      	lsls	r0, r6, #27
 800559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80055a2:	d568      	bpl.n	8005676 <_dtoa_r+0x376>
 80055a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80055a8:	4b21      	ldr	r3, [pc, #132]	; (8005630 <_dtoa_r+0x330>)
 80055aa:	2503      	movs	r5, #3
 80055ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055b0:	f7fb f8cc 	bl	800074c <__aeabi_ddiv>
 80055b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055b8:	f006 060f 	and.w	r6, r6, #15
 80055bc:	4f1c      	ldr	r7, [pc, #112]	; (8005630 <_dtoa_r+0x330>)
 80055be:	e04f      	b.n	8005660 <_dtoa_r+0x360>
 80055c0:	2301      	movs	r3, #1
 80055c2:	9309      	str	r3, [sp, #36]	; 0x24
 80055c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80055c6:	4453      	add	r3, sl
 80055c8:	f103 0801 	add.w	r8, r3, #1
 80055cc:	9304      	str	r3, [sp, #16]
 80055ce:	4643      	mov	r3, r8
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	bfb8      	it	lt
 80055d4:	2301      	movlt	r3, #1
 80055d6:	e7ba      	b.n	800554e <_dtoa_r+0x24e>
 80055d8:	2300      	movs	r3, #0
 80055da:	e7b2      	b.n	8005542 <_dtoa_r+0x242>
 80055dc:	2300      	movs	r3, #0
 80055de:	e7f0      	b.n	80055c2 <_dtoa_r+0x2c2>
 80055e0:	2501      	movs	r5, #1
 80055e2:	2300      	movs	r3, #0
 80055e4:	9509      	str	r5, [sp, #36]	; 0x24
 80055e6:	931e      	str	r3, [sp, #120]	; 0x78
 80055e8:	f04f 33ff 	mov.w	r3, #4294967295
 80055ec:	2200      	movs	r2, #0
 80055ee:	9304      	str	r3, [sp, #16]
 80055f0:	4698      	mov	r8, r3
 80055f2:	2312      	movs	r3, #18
 80055f4:	921f      	str	r2, [sp, #124]	; 0x7c
 80055f6:	e7aa      	b.n	800554e <_dtoa_r+0x24e>
 80055f8:	2301      	movs	r3, #1
 80055fa:	9309      	str	r3, [sp, #36]	; 0x24
 80055fc:	e7f4      	b.n	80055e8 <_dtoa_r+0x2e8>
 80055fe:	bf00      	nop
 8005600:	636f4361 	.word	0x636f4361
 8005604:	3fd287a7 	.word	0x3fd287a7
 8005608:	8b60c8b3 	.word	0x8b60c8b3
 800560c:	3fc68a28 	.word	0x3fc68a28
 8005610:	509f79fb 	.word	0x509f79fb
 8005614:	3fd34413 	.word	0x3fd34413
 8005618:	7ff00000 	.word	0x7ff00000
 800561c:	080069f6 	.word	0x080069f6
 8005620:	080069ed 	.word	0x080069ed
 8005624:	080069ca 	.word	0x080069ca
 8005628:	3ff80000 	.word	0x3ff80000
 800562c:	08006a28 	.word	0x08006a28
 8005630:	08006a00 	.word	0x08006a00
 8005634:	2301      	movs	r3, #1
 8005636:	9304      	str	r3, [sp, #16]
 8005638:	4698      	mov	r8, r3
 800563a:	461a      	mov	r2, r3
 800563c:	e7da      	b.n	80055f4 <_dtoa_r+0x2f4>
 800563e:	3101      	adds	r1, #1
 8005640:	6071      	str	r1, [r6, #4]
 8005642:	0052      	lsls	r2, r2, #1
 8005644:	e787      	b.n	8005556 <_dtoa_r+0x256>
 8005646:	07f1      	lsls	r1, r6, #31
 8005648:	d508      	bpl.n	800565c <_dtoa_r+0x35c>
 800564a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800564e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005652:	f7fa ff51 	bl	80004f8 <__aeabi_dmul>
 8005656:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800565a:	3501      	adds	r5, #1
 800565c:	1076      	asrs	r6, r6, #1
 800565e:	3708      	adds	r7, #8
 8005660:	2e00      	cmp	r6, #0
 8005662:	d1f0      	bne.n	8005646 <_dtoa_r+0x346>
 8005664:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800566c:	f7fb f86e 	bl	800074c <__aeabi_ddiv>
 8005670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005674:	e01b      	b.n	80056ae <_dtoa_r+0x3ae>
 8005676:	2502      	movs	r5, #2
 8005678:	e7a0      	b.n	80055bc <_dtoa_r+0x2bc>
 800567a:	f000 80a4 	beq.w	80057c6 <_dtoa_r+0x4c6>
 800567e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005682:	f1ca 0600 	rsb	r6, sl, #0
 8005686:	4ba0      	ldr	r3, [pc, #640]	; (8005908 <_dtoa_r+0x608>)
 8005688:	f006 020f 	and.w	r2, r6, #15
 800568c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	f7fa ff30 	bl	80004f8 <__aeabi_dmul>
 8005698:	2502      	movs	r5, #2
 800569a:	2300      	movs	r3, #0
 800569c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056a0:	4f9a      	ldr	r7, [pc, #616]	; (800590c <_dtoa_r+0x60c>)
 80056a2:	1136      	asrs	r6, r6, #4
 80056a4:	2e00      	cmp	r6, #0
 80056a6:	f040 8083 	bne.w	80057b0 <_dtoa_r+0x4b0>
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e0      	bne.n	8005670 <_dtoa_r+0x370>
 80056ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 808a 	beq.w	80057ca <_dtoa_r+0x4ca>
 80056b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056ba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80056be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056c2:	2200      	movs	r2, #0
 80056c4:	4b92      	ldr	r3, [pc, #584]	; (8005910 <_dtoa_r+0x610>)
 80056c6:	f7fb f989 	bl	80009dc <__aeabi_dcmplt>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	d07d      	beq.n	80057ca <_dtoa_r+0x4ca>
 80056ce:	f1b8 0f00 	cmp.w	r8, #0
 80056d2:	d07a      	beq.n	80057ca <_dtoa_r+0x4ca>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	dd36      	ble.n	8005748 <_dtoa_r+0x448>
 80056da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056de:	2200      	movs	r2, #0
 80056e0:	4b8c      	ldr	r3, [pc, #560]	; (8005914 <_dtoa_r+0x614>)
 80056e2:	f7fa ff09 	bl	80004f8 <__aeabi_dmul>
 80056e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056ea:	9e04      	ldr	r6, [sp, #16]
 80056ec:	f10a 37ff 	add.w	r7, sl, #4294967295
 80056f0:	3501      	adds	r5, #1
 80056f2:	4628      	mov	r0, r5
 80056f4:	f7fa fe96 	bl	8000424 <__aeabi_i2d>
 80056f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056fc:	f7fa fefc 	bl	80004f8 <__aeabi_dmul>
 8005700:	2200      	movs	r2, #0
 8005702:	4b85      	ldr	r3, [pc, #532]	; (8005918 <_dtoa_r+0x618>)
 8005704:	f7fa fd42 	bl	800018c <__adddf3>
 8005708:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800570c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005710:	950b      	str	r5, [sp, #44]	; 0x2c
 8005712:	2e00      	cmp	r6, #0
 8005714:	d15c      	bne.n	80057d0 <_dtoa_r+0x4d0>
 8005716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800571a:	2200      	movs	r2, #0
 800571c:	4b7f      	ldr	r3, [pc, #508]	; (800591c <_dtoa_r+0x61c>)
 800571e:	f7fa fd33 	bl	8000188 <__aeabi_dsub>
 8005722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005724:	462b      	mov	r3, r5
 8005726:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800572a:	f7fb f975 	bl	8000a18 <__aeabi_dcmpgt>
 800572e:	2800      	cmp	r0, #0
 8005730:	f040 8281 	bne.w	8005c36 <_dtoa_r+0x936>
 8005734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800573a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800573e:	f7fb f94d 	bl	80009dc <__aeabi_dcmplt>
 8005742:	2800      	cmp	r0, #0
 8005744:	f040 8275 	bne.w	8005c32 <_dtoa_r+0x932>
 8005748:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800574c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005750:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005752:	2b00      	cmp	r3, #0
 8005754:	f2c0 814b 	blt.w	80059ee <_dtoa_r+0x6ee>
 8005758:	f1ba 0f0e 	cmp.w	sl, #14
 800575c:	f300 8147 	bgt.w	80059ee <_dtoa_r+0x6ee>
 8005760:	4b69      	ldr	r3, [pc, #420]	; (8005908 <_dtoa_r+0x608>)
 8005762:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800576e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005770:	2b00      	cmp	r3, #0
 8005772:	f280 80d7 	bge.w	8005924 <_dtoa_r+0x624>
 8005776:	f1b8 0f00 	cmp.w	r8, #0
 800577a:	f300 80d3 	bgt.w	8005924 <_dtoa_r+0x624>
 800577e:	f040 8257 	bne.w	8005c30 <_dtoa_r+0x930>
 8005782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005786:	2200      	movs	r2, #0
 8005788:	4b64      	ldr	r3, [pc, #400]	; (800591c <_dtoa_r+0x61c>)
 800578a:	f7fa feb5 	bl	80004f8 <__aeabi_dmul>
 800578e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005792:	f7fb f937 	bl	8000a04 <__aeabi_dcmpge>
 8005796:	4646      	mov	r6, r8
 8005798:	4647      	mov	r7, r8
 800579a:	2800      	cmp	r0, #0
 800579c:	f040 822d 	bne.w	8005bfa <_dtoa_r+0x8fa>
 80057a0:	9b06      	ldr	r3, [sp, #24]
 80057a2:	9a06      	ldr	r2, [sp, #24]
 80057a4:	1c5d      	adds	r5, r3, #1
 80057a6:	2331      	movs	r3, #49	; 0x31
 80057a8:	f10a 0a01 	add.w	sl, sl, #1
 80057ac:	7013      	strb	r3, [r2, #0]
 80057ae:	e228      	b.n	8005c02 <_dtoa_r+0x902>
 80057b0:	07f2      	lsls	r2, r6, #31
 80057b2:	d505      	bpl.n	80057c0 <_dtoa_r+0x4c0>
 80057b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057b8:	f7fa fe9e 	bl	80004f8 <__aeabi_dmul>
 80057bc:	2301      	movs	r3, #1
 80057be:	3501      	adds	r5, #1
 80057c0:	1076      	asrs	r6, r6, #1
 80057c2:	3708      	adds	r7, #8
 80057c4:	e76e      	b.n	80056a4 <_dtoa_r+0x3a4>
 80057c6:	2502      	movs	r5, #2
 80057c8:	e771      	b.n	80056ae <_dtoa_r+0x3ae>
 80057ca:	4657      	mov	r7, sl
 80057cc:	4646      	mov	r6, r8
 80057ce:	e790      	b.n	80056f2 <_dtoa_r+0x3f2>
 80057d0:	4b4d      	ldr	r3, [pc, #308]	; (8005908 <_dtoa_r+0x608>)
 80057d2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80057d6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80057da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d048      	beq.n	8005872 <_dtoa_r+0x572>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	2000      	movs	r0, #0
 80057e6:	494e      	ldr	r1, [pc, #312]	; (8005920 <_dtoa_r+0x620>)
 80057e8:	f7fa ffb0 	bl	800074c <__aeabi_ddiv>
 80057ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80057f0:	f7fa fcca 	bl	8000188 <__aeabi_dsub>
 80057f4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057f8:	9d06      	ldr	r5, [sp, #24]
 80057fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057fe:	f7fb f92b 	bl	8000a58 <__aeabi_d2iz>
 8005802:	9011      	str	r0, [sp, #68]	; 0x44
 8005804:	f7fa fe0e 	bl	8000424 <__aeabi_i2d>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005810:	f7fa fcba 	bl	8000188 <__aeabi_dsub>
 8005814:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005816:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800581a:	3330      	adds	r3, #48	; 0x30
 800581c:	f805 3b01 	strb.w	r3, [r5], #1
 8005820:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005824:	f7fb f8da 	bl	80009dc <__aeabi_dcmplt>
 8005828:	2800      	cmp	r0, #0
 800582a:	d163      	bne.n	80058f4 <_dtoa_r+0x5f4>
 800582c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005830:	2000      	movs	r0, #0
 8005832:	4937      	ldr	r1, [pc, #220]	; (8005910 <_dtoa_r+0x610>)
 8005834:	f7fa fca8 	bl	8000188 <__aeabi_dsub>
 8005838:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800583c:	f7fb f8ce 	bl	80009dc <__aeabi_dcmplt>
 8005840:	2800      	cmp	r0, #0
 8005842:	f040 80b5 	bne.w	80059b0 <_dtoa_r+0x6b0>
 8005846:	9b06      	ldr	r3, [sp, #24]
 8005848:	1aeb      	subs	r3, r5, r3
 800584a:	429e      	cmp	r6, r3
 800584c:	f77f af7c 	ble.w	8005748 <_dtoa_r+0x448>
 8005850:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005854:	2200      	movs	r2, #0
 8005856:	4b2f      	ldr	r3, [pc, #188]	; (8005914 <_dtoa_r+0x614>)
 8005858:	f7fa fe4e 	bl	80004f8 <__aeabi_dmul>
 800585c:	2200      	movs	r2, #0
 800585e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005862:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005866:	4b2b      	ldr	r3, [pc, #172]	; (8005914 <_dtoa_r+0x614>)
 8005868:	f7fa fe46 	bl	80004f8 <__aeabi_dmul>
 800586c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005870:	e7c3      	b.n	80057fa <_dtoa_r+0x4fa>
 8005872:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005876:	f7fa fe3f 	bl	80004f8 <__aeabi_dmul>
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005880:	199d      	adds	r5, r3, r6
 8005882:	461e      	mov	r6, r3
 8005884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005888:	f7fb f8e6 	bl	8000a58 <__aeabi_d2iz>
 800588c:	9011      	str	r0, [sp, #68]	; 0x44
 800588e:	f7fa fdc9 	bl	8000424 <__aeabi_i2d>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800589a:	f7fa fc75 	bl	8000188 <__aeabi_dsub>
 800589e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80058a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058a4:	3330      	adds	r3, #48	; 0x30
 80058a6:	f806 3b01 	strb.w	r3, [r6], #1
 80058aa:	42ae      	cmp	r6, r5
 80058ac:	f04f 0200 	mov.w	r2, #0
 80058b0:	d124      	bne.n	80058fc <_dtoa_r+0x5fc>
 80058b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80058b6:	4b1a      	ldr	r3, [pc, #104]	; (8005920 <_dtoa_r+0x620>)
 80058b8:	f7fa fc68 	bl	800018c <__adddf3>
 80058bc:	4602      	mov	r2, r0
 80058be:	460b      	mov	r3, r1
 80058c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058c4:	f7fb f8a8 	bl	8000a18 <__aeabi_dcmpgt>
 80058c8:	2800      	cmp	r0, #0
 80058ca:	d171      	bne.n	80059b0 <_dtoa_r+0x6b0>
 80058cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058d0:	2000      	movs	r0, #0
 80058d2:	4913      	ldr	r1, [pc, #76]	; (8005920 <_dtoa_r+0x620>)
 80058d4:	f7fa fc58 	bl	8000188 <__aeabi_dsub>
 80058d8:	4602      	mov	r2, r0
 80058da:	460b      	mov	r3, r1
 80058dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e0:	f7fb f87c 	bl	80009dc <__aeabi_dcmplt>
 80058e4:	2800      	cmp	r0, #0
 80058e6:	f43f af2f 	beq.w	8005748 <_dtoa_r+0x448>
 80058ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80058ee:	1e6a      	subs	r2, r5, #1
 80058f0:	2b30      	cmp	r3, #48	; 0x30
 80058f2:	d001      	beq.n	80058f8 <_dtoa_r+0x5f8>
 80058f4:	46ba      	mov	sl, r7
 80058f6:	e04a      	b.n	800598e <_dtoa_r+0x68e>
 80058f8:	4615      	mov	r5, r2
 80058fa:	e7f6      	b.n	80058ea <_dtoa_r+0x5ea>
 80058fc:	4b05      	ldr	r3, [pc, #20]	; (8005914 <_dtoa_r+0x614>)
 80058fe:	f7fa fdfb 	bl	80004f8 <__aeabi_dmul>
 8005902:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005906:	e7bd      	b.n	8005884 <_dtoa_r+0x584>
 8005908:	08006a28 	.word	0x08006a28
 800590c:	08006a00 	.word	0x08006a00
 8005910:	3ff00000 	.word	0x3ff00000
 8005914:	40240000 	.word	0x40240000
 8005918:	401c0000 	.word	0x401c0000
 800591c:	40140000 	.word	0x40140000
 8005920:	3fe00000 	.word	0x3fe00000
 8005924:	9d06      	ldr	r5, [sp, #24]
 8005926:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800592a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800592e:	4630      	mov	r0, r6
 8005930:	4639      	mov	r1, r7
 8005932:	f7fa ff0b 	bl	800074c <__aeabi_ddiv>
 8005936:	f7fb f88f 	bl	8000a58 <__aeabi_d2iz>
 800593a:	4681      	mov	r9, r0
 800593c:	f7fa fd72 	bl	8000424 <__aeabi_i2d>
 8005940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005944:	f7fa fdd8 	bl	80004f8 <__aeabi_dmul>
 8005948:	4602      	mov	r2, r0
 800594a:	460b      	mov	r3, r1
 800594c:	4630      	mov	r0, r6
 800594e:	4639      	mov	r1, r7
 8005950:	f7fa fc1a 	bl	8000188 <__aeabi_dsub>
 8005954:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005958:	f805 6b01 	strb.w	r6, [r5], #1
 800595c:	9e06      	ldr	r6, [sp, #24]
 800595e:	4602      	mov	r2, r0
 8005960:	1bae      	subs	r6, r5, r6
 8005962:	45b0      	cmp	r8, r6
 8005964:	460b      	mov	r3, r1
 8005966:	d135      	bne.n	80059d4 <_dtoa_r+0x6d4>
 8005968:	f7fa fc10 	bl	800018c <__adddf3>
 800596c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005970:	4606      	mov	r6, r0
 8005972:	460f      	mov	r7, r1
 8005974:	f7fb f850 	bl	8000a18 <__aeabi_dcmpgt>
 8005978:	b9c8      	cbnz	r0, 80059ae <_dtoa_r+0x6ae>
 800597a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800597e:	4630      	mov	r0, r6
 8005980:	4639      	mov	r1, r7
 8005982:	f7fb f821 	bl	80009c8 <__aeabi_dcmpeq>
 8005986:	b110      	cbz	r0, 800598e <_dtoa_r+0x68e>
 8005988:	f019 0f01 	tst.w	r9, #1
 800598c:	d10f      	bne.n	80059ae <_dtoa_r+0x6ae>
 800598e:	4659      	mov	r1, fp
 8005990:	4620      	mov	r0, r4
 8005992:	f000 facc 	bl	8005f2e <_Bfree>
 8005996:	2300      	movs	r3, #0
 8005998:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800599a:	702b      	strb	r3, [r5, #0]
 800599c:	f10a 0301 	add.w	r3, sl, #1
 80059a0:	6013      	str	r3, [r2, #0]
 80059a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f43f acf3 	beq.w	8005390 <_dtoa_r+0x90>
 80059aa:	601d      	str	r5, [r3, #0]
 80059ac:	e4f0      	b.n	8005390 <_dtoa_r+0x90>
 80059ae:	4657      	mov	r7, sl
 80059b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80059b4:	1e6b      	subs	r3, r5, #1
 80059b6:	2a39      	cmp	r2, #57	; 0x39
 80059b8:	d106      	bne.n	80059c8 <_dtoa_r+0x6c8>
 80059ba:	9a06      	ldr	r2, [sp, #24]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d107      	bne.n	80059d0 <_dtoa_r+0x6d0>
 80059c0:	2330      	movs	r3, #48	; 0x30
 80059c2:	7013      	strb	r3, [r2, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	3701      	adds	r7, #1
 80059c8:	781a      	ldrb	r2, [r3, #0]
 80059ca:	3201      	adds	r2, #1
 80059cc:	701a      	strb	r2, [r3, #0]
 80059ce:	e791      	b.n	80058f4 <_dtoa_r+0x5f4>
 80059d0:	461d      	mov	r5, r3
 80059d2:	e7ed      	b.n	80059b0 <_dtoa_r+0x6b0>
 80059d4:	2200      	movs	r2, #0
 80059d6:	4b99      	ldr	r3, [pc, #612]	; (8005c3c <_dtoa_r+0x93c>)
 80059d8:	f7fa fd8e 	bl	80004f8 <__aeabi_dmul>
 80059dc:	2200      	movs	r2, #0
 80059de:	2300      	movs	r3, #0
 80059e0:	4606      	mov	r6, r0
 80059e2:	460f      	mov	r7, r1
 80059e4:	f7fa fff0 	bl	80009c8 <__aeabi_dcmpeq>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	d09e      	beq.n	800592a <_dtoa_r+0x62a>
 80059ec:	e7cf      	b.n	800598e <_dtoa_r+0x68e>
 80059ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059f0:	2a00      	cmp	r2, #0
 80059f2:	f000 8088 	beq.w	8005b06 <_dtoa_r+0x806>
 80059f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80059f8:	2a01      	cmp	r2, #1
 80059fa:	dc6d      	bgt.n	8005ad8 <_dtoa_r+0x7d8>
 80059fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059fe:	2a00      	cmp	r2, #0
 8005a00:	d066      	beq.n	8005ad0 <_dtoa_r+0x7d0>
 8005a02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a06:	464d      	mov	r5, r9
 8005a08:	9e08      	ldr	r6, [sp, #32]
 8005a0a:	9a07      	ldr	r2, [sp, #28]
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	441a      	add	r2, r3
 8005a10:	4620      	mov	r0, r4
 8005a12:	4499      	add	r9, r3
 8005a14:	9207      	str	r2, [sp, #28]
 8005a16:	f000 fb2a 	bl	800606e <__i2b>
 8005a1a:	4607      	mov	r7, r0
 8005a1c:	2d00      	cmp	r5, #0
 8005a1e:	dd0b      	ble.n	8005a38 <_dtoa_r+0x738>
 8005a20:	9b07      	ldr	r3, [sp, #28]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	dd08      	ble.n	8005a38 <_dtoa_r+0x738>
 8005a26:	42ab      	cmp	r3, r5
 8005a28:	bfa8      	it	ge
 8005a2a:	462b      	movge	r3, r5
 8005a2c:	9a07      	ldr	r2, [sp, #28]
 8005a2e:	eba9 0903 	sub.w	r9, r9, r3
 8005a32:	1aed      	subs	r5, r5, r3
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	9307      	str	r3, [sp, #28]
 8005a38:	9b08      	ldr	r3, [sp, #32]
 8005a3a:	b1eb      	cbz	r3, 8005a78 <_dtoa_r+0x778>
 8005a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d065      	beq.n	8005b0e <_dtoa_r+0x80e>
 8005a42:	b18e      	cbz	r6, 8005a68 <_dtoa_r+0x768>
 8005a44:	4639      	mov	r1, r7
 8005a46:	4632      	mov	r2, r6
 8005a48:	4620      	mov	r0, r4
 8005a4a:	f000 fbaf 	bl	80061ac <__pow5mult>
 8005a4e:	465a      	mov	r2, fp
 8005a50:	4601      	mov	r1, r0
 8005a52:	4607      	mov	r7, r0
 8005a54:	4620      	mov	r0, r4
 8005a56:	f000 fb13 	bl	8006080 <__multiply>
 8005a5a:	4659      	mov	r1, fp
 8005a5c:	900a      	str	r0, [sp, #40]	; 0x28
 8005a5e:	4620      	mov	r0, r4
 8005a60:	f000 fa65 	bl	8005f2e <_Bfree>
 8005a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a66:	469b      	mov	fp, r3
 8005a68:	9b08      	ldr	r3, [sp, #32]
 8005a6a:	1b9a      	subs	r2, r3, r6
 8005a6c:	d004      	beq.n	8005a78 <_dtoa_r+0x778>
 8005a6e:	4659      	mov	r1, fp
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 fb9b 	bl	80061ac <__pow5mult>
 8005a76:	4683      	mov	fp, r0
 8005a78:	2101      	movs	r1, #1
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f000 faf7 	bl	800606e <__i2b>
 8005a80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a82:	4606      	mov	r6, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 81c6 	beq.w	8005e16 <_dtoa_r+0xb16>
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	4601      	mov	r1, r0
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f000 fb8c 	bl	80061ac <__pow5mult>
 8005a94:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005a96:	4606      	mov	r6, r0
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	dc3e      	bgt.n	8005b1a <_dtoa_r+0x81a>
 8005a9c:	9b02      	ldr	r3, [sp, #8]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d137      	bne.n	8005b12 <_dtoa_r+0x812>
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d134      	bne.n	8005b16 <_dtoa_r+0x816>
 8005aac:	9b03      	ldr	r3, [sp, #12]
 8005aae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ab2:	0d1b      	lsrs	r3, r3, #20
 8005ab4:	051b      	lsls	r3, r3, #20
 8005ab6:	b12b      	cbz	r3, 8005ac4 <_dtoa_r+0x7c4>
 8005ab8:	9b07      	ldr	r3, [sp, #28]
 8005aba:	f109 0901 	add.w	r9, r9, #1
 8005abe:	3301      	adds	r3, #1
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	9308      	str	r3, [sp, #32]
 8005ac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d128      	bne.n	8005b1e <_dtoa_r+0x81e>
 8005acc:	2001      	movs	r0, #1
 8005ace:	e02e      	b.n	8005b2e <_dtoa_r+0x82e>
 8005ad0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ad2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005ad6:	e796      	b.n	8005a06 <_dtoa_r+0x706>
 8005ad8:	9b08      	ldr	r3, [sp, #32]
 8005ada:	f108 36ff 	add.w	r6, r8, #4294967295
 8005ade:	42b3      	cmp	r3, r6
 8005ae0:	bfb7      	itett	lt
 8005ae2:	9b08      	ldrlt	r3, [sp, #32]
 8005ae4:	1b9e      	subge	r6, r3, r6
 8005ae6:	1af2      	sublt	r2, r6, r3
 8005ae8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005aea:	bfbf      	itttt	lt
 8005aec:	9608      	strlt	r6, [sp, #32]
 8005aee:	189b      	addlt	r3, r3, r2
 8005af0:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005af2:	2600      	movlt	r6, #0
 8005af4:	f1b8 0f00 	cmp.w	r8, #0
 8005af8:	bfb9      	ittee	lt
 8005afa:	eba9 0508 	sublt.w	r5, r9, r8
 8005afe:	2300      	movlt	r3, #0
 8005b00:	464d      	movge	r5, r9
 8005b02:	4643      	movge	r3, r8
 8005b04:	e781      	b.n	8005a0a <_dtoa_r+0x70a>
 8005b06:	9e08      	ldr	r6, [sp, #32]
 8005b08:	464d      	mov	r5, r9
 8005b0a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005b0c:	e786      	b.n	8005a1c <_dtoa_r+0x71c>
 8005b0e:	9a08      	ldr	r2, [sp, #32]
 8005b10:	e7ad      	b.n	8005a6e <_dtoa_r+0x76e>
 8005b12:	2300      	movs	r3, #0
 8005b14:	e7d6      	b.n	8005ac4 <_dtoa_r+0x7c4>
 8005b16:	9b02      	ldr	r3, [sp, #8]
 8005b18:	e7d4      	b.n	8005ac4 <_dtoa_r+0x7c4>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	9308      	str	r3, [sp, #32]
 8005b1e:	6933      	ldr	r3, [r6, #16]
 8005b20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005b24:	6918      	ldr	r0, [r3, #16]
 8005b26:	f000 fa54 	bl	8005fd2 <__hi0bits>
 8005b2a:	f1c0 0020 	rsb	r0, r0, #32
 8005b2e:	9b07      	ldr	r3, [sp, #28]
 8005b30:	4418      	add	r0, r3
 8005b32:	f010 001f 	ands.w	r0, r0, #31
 8005b36:	d047      	beq.n	8005bc8 <_dtoa_r+0x8c8>
 8005b38:	f1c0 0320 	rsb	r3, r0, #32
 8005b3c:	2b04      	cmp	r3, #4
 8005b3e:	dd3b      	ble.n	8005bb8 <_dtoa_r+0x8b8>
 8005b40:	9b07      	ldr	r3, [sp, #28]
 8005b42:	f1c0 001c 	rsb	r0, r0, #28
 8005b46:	4481      	add	r9, r0
 8005b48:	4405      	add	r5, r0
 8005b4a:	4403      	add	r3, r0
 8005b4c:	9307      	str	r3, [sp, #28]
 8005b4e:	f1b9 0f00 	cmp.w	r9, #0
 8005b52:	dd05      	ble.n	8005b60 <_dtoa_r+0x860>
 8005b54:	4659      	mov	r1, fp
 8005b56:	464a      	mov	r2, r9
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f000 fb75 	bl	8006248 <__lshift>
 8005b5e:	4683      	mov	fp, r0
 8005b60:	9b07      	ldr	r3, [sp, #28]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	dd05      	ble.n	8005b72 <_dtoa_r+0x872>
 8005b66:	4631      	mov	r1, r6
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 fb6c 	bl	8006248 <__lshift>
 8005b70:	4606      	mov	r6, r0
 8005b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b74:	b353      	cbz	r3, 8005bcc <_dtoa_r+0x8cc>
 8005b76:	4631      	mov	r1, r6
 8005b78:	4658      	mov	r0, fp
 8005b7a:	f000 fbb9 	bl	80062f0 <__mcmp>
 8005b7e:	2800      	cmp	r0, #0
 8005b80:	da24      	bge.n	8005bcc <_dtoa_r+0x8cc>
 8005b82:	2300      	movs	r3, #0
 8005b84:	4659      	mov	r1, fp
 8005b86:	220a      	movs	r2, #10
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f000 f9e7 	bl	8005f5c <__multadd>
 8005b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b94:	4683      	mov	fp, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 8144 	beq.w	8005e24 <_dtoa_r+0xb24>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4639      	mov	r1, r7
 8005ba0:	220a      	movs	r2, #10
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	f000 f9da 	bl	8005f5c <__multadd>
 8005ba8:	9b04      	ldr	r3, [sp, #16]
 8005baa:	4607      	mov	r7, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	dc4d      	bgt.n	8005c4c <_dtoa_r+0x94c>
 8005bb0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	dd4a      	ble.n	8005c4c <_dtoa_r+0x94c>
 8005bb6:	e011      	b.n	8005bdc <_dtoa_r+0x8dc>
 8005bb8:	d0c9      	beq.n	8005b4e <_dtoa_r+0x84e>
 8005bba:	9a07      	ldr	r2, [sp, #28]
 8005bbc:	331c      	adds	r3, #28
 8005bbe:	441a      	add	r2, r3
 8005bc0:	4499      	add	r9, r3
 8005bc2:	441d      	add	r5, r3
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	e7c1      	b.n	8005b4c <_dtoa_r+0x84c>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	e7f6      	b.n	8005bba <_dtoa_r+0x8ba>
 8005bcc:	f1b8 0f00 	cmp.w	r8, #0
 8005bd0:	dc36      	bgt.n	8005c40 <_dtoa_r+0x940>
 8005bd2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	dd33      	ble.n	8005c40 <_dtoa_r+0x940>
 8005bd8:	f8cd 8010 	str.w	r8, [sp, #16]
 8005bdc:	9b04      	ldr	r3, [sp, #16]
 8005bde:	b963      	cbnz	r3, 8005bfa <_dtoa_r+0x8fa>
 8005be0:	4631      	mov	r1, r6
 8005be2:	2205      	movs	r2, #5
 8005be4:	4620      	mov	r0, r4
 8005be6:	f000 f9b9 	bl	8005f5c <__multadd>
 8005bea:	4601      	mov	r1, r0
 8005bec:	4606      	mov	r6, r0
 8005bee:	4658      	mov	r0, fp
 8005bf0:	f000 fb7e 	bl	80062f0 <__mcmp>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	f73f add3 	bgt.w	80057a0 <_dtoa_r+0x4a0>
 8005bfa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005bfc:	9d06      	ldr	r5, [sp, #24]
 8005bfe:	ea6f 0a03 	mvn.w	sl, r3
 8005c02:	f04f 0900 	mov.w	r9, #0
 8005c06:	4631      	mov	r1, r6
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f000 f990 	bl	8005f2e <_Bfree>
 8005c0e:	2f00      	cmp	r7, #0
 8005c10:	f43f aebd 	beq.w	800598e <_dtoa_r+0x68e>
 8005c14:	f1b9 0f00 	cmp.w	r9, #0
 8005c18:	d005      	beq.n	8005c26 <_dtoa_r+0x926>
 8005c1a:	45b9      	cmp	r9, r7
 8005c1c:	d003      	beq.n	8005c26 <_dtoa_r+0x926>
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4620      	mov	r0, r4
 8005c22:	f000 f984 	bl	8005f2e <_Bfree>
 8005c26:	4639      	mov	r1, r7
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f000 f980 	bl	8005f2e <_Bfree>
 8005c2e:	e6ae      	b.n	800598e <_dtoa_r+0x68e>
 8005c30:	2600      	movs	r6, #0
 8005c32:	4637      	mov	r7, r6
 8005c34:	e7e1      	b.n	8005bfa <_dtoa_r+0x8fa>
 8005c36:	46ba      	mov	sl, r7
 8005c38:	4637      	mov	r7, r6
 8005c3a:	e5b1      	b.n	80057a0 <_dtoa_r+0x4a0>
 8005c3c:	40240000 	.word	0x40240000
 8005c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c42:	f8cd 8010 	str.w	r8, [sp, #16]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f000 80f3 	beq.w	8005e32 <_dtoa_r+0xb32>
 8005c4c:	2d00      	cmp	r5, #0
 8005c4e:	dd05      	ble.n	8005c5c <_dtoa_r+0x95c>
 8005c50:	4639      	mov	r1, r7
 8005c52:	462a      	mov	r2, r5
 8005c54:	4620      	mov	r0, r4
 8005c56:	f000 faf7 	bl	8006248 <__lshift>
 8005c5a:	4607      	mov	r7, r0
 8005c5c:	9b08      	ldr	r3, [sp, #32]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d04c      	beq.n	8005cfc <_dtoa_r+0x9fc>
 8005c62:	6879      	ldr	r1, [r7, #4]
 8005c64:	4620      	mov	r0, r4
 8005c66:	f000 f92e 	bl	8005ec6 <_Balloc>
 8005c6a:	4605      	mov	r5, r0
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	f107 010c 	add.w	r1, r7, #12
 8005c72:	3202      	adds	r2, #2
 8005c74:	0092      	lsls	r2, r2, #2
 8005c76:	300c      	adds	r0, #12
 8005c78:	f000 f91a 	bl	8005eb0 <memcpy>
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	4629      	mov	r1, r5
 8005c80:	4620      	mov	r0, r4
 8005c82:	f000 fae1 	bl	8006248 <__lshift>
 8005c86:	46b9      	mov	r9, r7
 8005c88:	4607      	mov	r7, r0
 8005c8a:	9b06      	ldr	r3, [sp, #24]
 8005c8c:	9307      	str	r3, [sp, #28]
 8005c8e:	9b02      	ldr	r3, [sp, #8]
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	9308      	str	r3, [sp, #32]
 8005c96:	4631      	mov	r1, r6
 8005c98:	4658      	mov	r0, fp
 8005c9a:	f7ff faa1 	bl	80051e0 <quorem>
 8005c9e:	4649      	mov	r1, r9
 8005ca0:	4605      	mov	r5, r0
 8005ca2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005ca6:	4658      	mov	r0, fp
 8005ca8:	f000 fb22 	bl	80062f0 <__mcmp>
 8005cac:	463a      	mov	r2, r7
 8005cae:	9002      	str	r0, [sp, #8]
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f000 fb36 	bl	8006324 <__mdiff>
 8005cb8:	68c3      	ldr	r3, [r0, #12]
 8005cba:	4602      	mov	r2, r0
 8005cbc:	bb03      	cbnz	r3, 8005d00 <_dtoa_r+0xa00>
 8005cbe:	4601      	mov	r1, r0
 8005cc0:	9009      	str	r0, [sp, #36]	; 0x24
 8005cc2:	4658      	mov	r0, fp
 8005cc4:	f000 fb14 	bl	80062f0 <__mcmp>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ccc:	4611      	mov	r1, r2
 8005cce:	4620      	mov	r0, r4
 8005cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd2:	f000 f92c 	bl	8005f2e <_Bfree>
 8005cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cd8:	b9a3      	cbnz	r3, 8005d04 <_dtoa_r+0xa04>
 8005cda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005cdc:	b992      	cbnz	r2, 8005d04 <_dtoa_r+0xa04>
 8005cde:	9a08      	ldr	r2, [sp, #32]
 8005ce0:	b982      	cbnz	r2, 8005d04 <_dtoa_r+0xa04>
 8005ce2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ce6:	d029      	beq.n	8005d3c <_dtoa_r+0xa3c>
 8005ce8:	9b02      	ldr	r3, [sp, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dd01      	ble.n	8005cf2 <_dtoa_r+0x9f2>
 8005cee:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005cf2:	9b07      	ldr	r3, [sp, #28]
 8005cf4:	1c5d      	adds	r5, r3, #1
 8005cf6:	f883 8000 	strb.w	r8, [r3]
 8005cfa:	e784      	b.n	8005c06 <_dtoa_r+0x906>
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	e7c2      	b.n	8005c86 <_dtoa_r+0x986>
 8005d00:	2301      	movs	r3, #1
 8005d02:	e7e3      	b.n	8005ccc <_dtoa_r+0x9cc>
 8005d04:	9a02      	ldr	r2, [sp, #8]
 8005d06:	2a00      	cmp	r2, #0
 8005d08:	db04      	blt.n	8005d14 <_dtoa_r+0xa14>
 8005d0a:	d123      	bne.n	8005d54 <_dtoa_r+0xa54>
 8005d0c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d0e:	bb0a      	cbnz	r2, 8005d54 <_dtoa_r+0xa54>
 8005d10:	9a08      	ldr	r2, [sp, #32]
 8005d12:	b9fa      	cbnz	r2, 8005d54 <_dtoa_r+0xa54>
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	ddec      	ble.n	8005cf2 <_dtoa_r+0x9f2>
 8005d18:	4659      	mov	r1, fp
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	4620      	mov	r0, r4
 8005d1e:	f000 fa93 	bl	8006248 <__lshift>
 8005d22:	4631      	mov	r1, r6
 8005d24:	4683      	mov	fp, r0
 8005d26:	f000 fae3 	bl	80062f0 <__mcmp>
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	dc03      	bgt.n	8005d36 <_dtoa_r+0xa36>
 8005d2e:	d1e0      	bne.n	8005cf2 <_dtoa_r+0x9f2>
 8005d30:	f018 0f01 	tst.w	r8, #1
 8005d34:	d0dd      	beq.n	8005cf2 <_dtoa_r+0x9f2>
 8005d36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d3a:	d1d8      	bne.n	8005cee <_dtoa_r+0x9ee>
 8005d3c:	9b07      	ldr	r3, [sp, #28]
 8005d3e:	9a07      	ldr	r2, [sp, #28]
 8005d40:	1c5d      	adds	r5, r3, #1
 8005d42:	2339      	movs	r3, #57	; 0x39
 8005d44:	7013      	strb	r3, [r2, #0]
 8005d46:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d4a:	1e6a      	subs	r2, r5, #1
 8005d4c:	2b39      	cmp	r3, #57	; 0x39
 8005d4e:	d04d      	beq.n	8005dec <_dtoa_r+0xaec>
 8005d50:	3301      	adds	r3, #1
 8005d52:	e052      	b.n	8005dfa <_dtoa_r+0xafa>
 8005d54:	9a07      	ldr	r2, [sp, #28]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f102 0501 	add.w	r5, r2, #1
 8005d5c:	dd06      	ble.n	8005d6c <_dtoa_r+0xa6c>
 8005d5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d62:	d0eb      	beq.n	8005d3c <_dtoa_r+0xa3c>
 8005d64:	f108 0801 	add.w	r8, r8, #1
 8005d68:	9b07      	ldr	r3, [sp, #28]
 8005d6a:	e7c4      	b.n	8005cf6 <_dtoa_r+0x9f6>
 8005d6c:	9b06      	ldr	r3, [sp, #24]
 8005d6e:	9a04      	ldr	r2, [sp, #16]
 8005d70:	1aeb      	subs	r3, r5, r3
 8005d72:	4293      	cmp	r3, r2
 8005d74:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005d78:	d021      	beq.n	8005dbe <_dtoa_r+0xabe>
 8005d7a:	4659      	mov	r1, fp
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	220a      	movs	r2, #10
 8005d80:	4620      	mov	r0, r4
 8005d82:	f000 f8eb 	bl	8005f5c <__multadd>
 8005d86:	45b9      	cmp	r9, r7
 8005d88:	4683      	mov	fp, r0
 8005d8a:	f04f 0300 	mov.w	r3, #0
 8005d8e:	f04f 020a 	mov.w	r2, #10
 8005d92:	4649      	mov	r1, r9
 8005d94:	4620      	mov	r0, r4
 8005d96:	d105      	bne.n	8005da4 <_dtoa_r+0xaa4>
 8005d98:	f000 f8e0 	bl	8005f5c <__multadd>
 8005d9c:	4681      	mov	r9, r0
 8005d9e:	4607      	mov	r7, r0
 8005da0:	9507      	str	r5, [sp, #28]
 8005da2:	e778      	b.n	8005c96 <_dtoa_r+0x996>
 8005da4:	f000 f8da 	bl	8005f5c <__multadd>
 8005da8:	4639      	mov	r1, r7
 8005daa:	4681      	mov	r9, r0
 8005dac:	2300      	movs	r3, #0
 8005dae:	220a      	movs	r2, #10
 8005db0:	4620      	mov	r0, r4
 8005db2:	f000 f8d3 	bl	8005f5c <__multadd>
 8005db6:	4607      	mov	r7, r0
 8005db8:	e7f2      	b.n	8005da0 <_dtoa_r+0xaa0>
 8005dba:	f04f 0900 	mov.w	r9, #0
 8005dbe:	4659      	mov	r1, fp
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f000 fa40 	bl	8006248 <__lshift>
 8005dc8:	4631      	mov	r1, r6
 8005dca:	4683      	mov	fp, r0
 8005dcc:	f000 fa90 	bl	80062f0 <__mcmp>
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	dcb8      	bgt.n	8005d46 <_dtoa_r+0xa46>
 8005dd4:	d102      	bne.n	8005ddc <_dtoa_r+0xadc>
 8005dd6:	f018 0f01 	tst.w	r8, #1
 8005dda:	d1b4      	bne.n	8005d46 <_dtoa_r+0xa46>
 8005ddc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005de0:	1e6a      	subs	r2, r5, #1
 8005de2:	2b30      	cmp	r3, #48	; 0x30
 8005de4:	f47f af0f 	bne.w	8005c06 <_dtoa_r+0x906>
 8005de8:	4615      	mov	r5, r2
 8005dea:	e7f7      	b.n	8005ddc <_dtoa_r+0xadc>
 8005dec:	9b06      	ldr	r3, [sp, #24]
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d105      	bne.n	8005dfe <_dtoa_r+0xafe>
 8005df2:	2331      	movs	r3, #49	; 0x31
 8005df4:	9a06      	ldr	r2, [sp, #24]
 8005df6:	f10a 0a01 	add.w	sl, sl, #1
 8005dfa:	7013      	strb	r3, [r2, #0]
 8005dfc:	e703      	b.n	8005c06 <_dtoa_r+0x906>
 8005dfe:	4615      	mov	r5, r2
 8005e00:	e7a1      	b.n	8005d46 <_dtoa_r+0xa46>
 8005e02:	4b17      	ldr	r3, [pc, #92]	; (8005e60 <_dtoa_r+0xb60>)
 8005e04:	f7ff bae1 	b.w	80053ca <_dtoa_r+0xca>
 8005e08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f47f aabb 	bne.w	8005386 <_dtoa_r+0x86>
 8005e10:	4b14      	ldr	r3, [pc, #80]	; (8005e64 <_dtoa_r+0xb64>)
 8005e12:	f7ff bada 	b.w	80053ca <_dtoa_r+0xca>
 8005e16:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	f77f ae3f 	ble.w	8005a9c <_dtoa_r+0x79c>
 8005e1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e20:	9308      	str	r3, [sp, #32]
 8005e22:	e653      	b.n	8005acc <_dtoa_r+0x7cc>
 8005e24:	9b04      	ldr	r3, [sp, #16]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	dc03      	bgt.n	8005e32 <_dtoa_r+0xb32>
 8005e2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	f73f aed5 	bgt.w	8005bdc <_dtoa_r+0x8dc>
 8005e32:	9d06      	ldr	r5, [sp, #24]
 8005e34:	4631      	mov	r1, r6
 8005e36:	4658      	mov	r0, fp
 8005e38:	f7ff f9d2 	bl	80051e0 <quorem>
 8005e3c:	9b06      	ldr	r3, [sp, #24]
 8005e3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005e42:	f805 8b01 	strb.w	r8, [r5], #1
 8005e46:	9a04      	ldr	r2, [sp, #16]
 8005e48:	1aeb      	subs	r3, r5, r3
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	ddb5      	ble.n	8005dba <_dtoa_r+0xaba>
 8005e4e:	4659      	mov	r1, fp
 8005e50:	2300      	movs	r3, #0
 8005e52:	220a      	movs	r2, #10
 8005e54:	4620      	mov	r0, r4
 8005e56:	f000 f881 	bl	8005f5c <__multadd>
 8005e5a:	4683      	mov	fp, r0
 8005e5c:	e7ea      	b.n	8005e34 <_dtoa_r+0xb34>
 8005e5e:	bf00      	nop
 8005e60:	080069c9 	.word	0x080069c9
 8005e64:	080069ed 	.word	0x080069ed

08005e68 <_localeconv_r>:
 8005e68:	4b04      	ldr	r3, [pc, #16]	; (8005e7c <_localeconv_r+0x14>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6a18      	ldr	r0, [r3, #32]
 8005e6e:	4b04      	ldr	r3, [pc, #16]	; (8005e80 <_localeconv_r+0x18>)
 8005e70:	2800      	cmp	r0, #0
 8005e72:	bf08      	it	eq
 8005e74:	4618      	moveq	r0, r3
 8005e76:	30f0      	adds	r0, #240	; 0xf0
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	20000008 	.word	0x20000008
 8005e80:	2000006c 	.word	0x2000006c

08005e84 <malloc>:
 8005e84:	4b02      	ldr	r3, [pc, #8]	; (8005e90 <malloc+0xc>)
 8005e86:	4601      	mov	r1, r0
 8005e88:	6818      	ldr	r0, [r3, #0]
 8005e8a:	f000 bb53 	b.w	8006534 <_malloc_r>
 8005e8e:	bf00      	nop
 8005e90:	20000008 	.word	0x20000008

08005e94 <memchr>:
 8005e94:	b510      	push	{r4, lr}
 8005e96:	b2c9      	uxtb	r1, r1
 8005e98:	4402      	add	r2, r0
 8005e9a:	4290      	cmp	r0, r2
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	d101      	bne.n	8005ea4 <memchr+0x10>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e003      	b.n	8005eac <memchr+0x18>
 8005ea4:	781c      	ldrb	r4, [r3, #0]
 8005ea6:	3001      	adds	r0, #1
 8005ea8:	428c      	cmp	r4, r1
 8005eaa:	d1f6      	bne.n	8005e9a <memchr+0x6>
 8005eac:	4618      	mov	r0, r3
 8005eae:	bd10      	pop	{r4, pc}

08005eb0 <memcpy>:
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	1e43      	subs	r3, r0, #1
 8005eb4:	440a      	add	r2, r1
 8005eb6:	4291      	cmp	r1, r2
 8005eb8:	d100      	bne.n	8005ebc <memcpy+0xc>
 8005eba:	bd10      	pop	{r4, pc}
 8005ebc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ec0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ec4:	e7f7      	b.n	8005eb6 <memcpy+0x6>

08005ec6 <_Balloc>:
 8005ec6:	b570      	push	{r4, r5, r6, lr}
 8005ec8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005eca:	4604      	mov	r4, r0
 8005ecc:	460e      	mov	r6, r1
 8005ece:	b93d      	cbnz	r5, 8005ee0 <_Balloc+0x1a>
 8005ed0:	2010      	movs	r0, #16
 8005ed2:	f7ff ffd7 	bl	8005e84 <malloc>
 8005ed6:	6260      	str	r0, [r4, #36]	; 0x24
 8005ed8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005edc:	6005      	str	r5, [r0, #0]
 8005ede:	60c5      	str	r5, [r0, #12]
 8005ee0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ee2:	68eb      	ldr	r3, [r5, #12]
 8005ee4:	b183      	cbz	r3, 8005f08 <_Balloc+0x42>
 8005ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005eee:	b9b8      	cbnz	r0, 8005f20 <_Balloc+0x5a>
 8005ef0:	2101      	movs	r1, #1
 8005ef2:	fa01 f506 	lsl.w	r5, r1, r6
 8005ef6:	1d6a      	adds	r2, r5, #5
 8005ef8:	0092      	lsls	r2, r2, #2
 8005efa:	4620      	mov	r0, r4
 8005efc:	f000 fabf 	bl	800647e <_calloc_r>
 8005f00:	b160      	cbz	r0, 8005f1c <_Balloc+0x56>
 8005f02:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005f06:	e00e      	b.n	8005f26 <_Balloc+0x60>
 8005f08:	2221      	movs	r2, #33	; 0x21
 8005f0a:	2104      	movs	r1, #4
 8005f0c:	4620      	mov	r0, r4
 8005f0e:	f000 fab6 	bl	800647e <_calloc_r>
 8005f12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f14:	60e8      	str	r0, [r5, #12]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1e4      	bne.n	8005ee6 <_Balloc+0x20>
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	bd70      	pop	{r4, r5, r6, pc}
 8005f20:	6802      	ldr	r2, [r0, #0]
 8005f22:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005f26:	2300      	movs	r3, #0
 8005f28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f2c:	e7f7      	b.n	8005f1e <_Balloc+0x58>

08005f2e <_Bfree>:
 8005f2e:	b570      	push	{r4, r5, r6, lr}
 8005f30:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005f32:	4606      	mov	r6, r0
 8005f34:	460d      	mov	r5, r1
 8005f36:	b93c      	cbnz	r4, 8005f48 <_Bfree+0x1a>
 8005f38:	2010      	movs	r0, #16
 8005f3a:	f7ff ffa3 	bl	8005e84 <malloc>
 8005f3e:	6270      	str	r0, [r6, #36]	; 0x24
 8005f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f44:	6004      	str	r4, [r0, #0]
 8005f46:	60c4      	str	r4, [r0, #12]
 8005f48:	b13d      	cbz	r5, 8005f5a <_Bfree+0x2c>
 8005f4a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005f4c:	686a      	ldr	r2, [r5, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f54:	6029      	str	r1, [r5, #0]
 8005f56:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005f5a:	bd70      	pop	{r4, r5, r6, pc}

08005f5c <__multadd>:
 8005f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f60:	461f      	mov	r7, r3
 8005f62:	4606      	mov	r6, r0
 8005f64:	460c      	mov	r4, r1
 8005f66:	2300      	movs	r3, #0
 8005f68:	690d      	ldr	r5, [r1, #16]
 8005f6a:	f101 0c14 	add.w	ip, r1, #20
 8005f6e:	f8dc 0000 	ldr.w	r0, [ip]
 8005f72:	3301      	adds	r3, #1
 8005f74:	b281      	uxth	r1, r0
 8005f76:	fb02 7101 	mla	r1, r2, r1, r7
 8005f7a:	0c00      	lsrs	r0, r0, #16
 8005f7c:	0c0f      	lsrs	r7, r1, #16
 8005f7e:	fb02 7000 	mla	r0, r2, r0, r7
 8005f82:	b289      	uxth	r1, r1
 8005f84:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005f8e:	f84c 1b04 	str.w	r1, [ip], #4
 8005f92:	dcec      	bgt.n	8005f6e <__multadd+0x12>
 8005f94:	b1d7      	cbz	r7, 8005fcc <__multadd+0x70>
 8005f96:	68a3      	ldr	r3, [r4, #8]
 8005f98:	42ab      	cmp	r3, r5
 8005f9a:	dc12      	bgt.n	8005fc2 <__multadd+0x66>
 8005f9c:	6861      	ldr	r1, [r4, #4]
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	3101      	adds	r1, #1
 8005fa2:	f7ff ff90 	bl	8005ec6 <_Balloc>
 8005fa6:	4680      	mov	r8, r0
 8005fa8:	6922      	ldr	r2, [r4, #16]
 8005faa:	f104 010c 	add.w	r1, r4, #12
 8005fae:	3202      	adds	r2, #2
 8005fb0:	0092      	lsls	r2, r2, #2
 8005fb2:	300c      	adds	r0, #12
 8005fb4:	f7ff ff7c 	bl	8005eb0 <memcpy>
 8005fb8:	4621      	mov	r1, r4
 8005fba:	4630      	mov	r0, r6
 8005fbc:	f7ff ffb7 	bl	8005f2e <_Bfree>
 8005fc0:	4644      	mov	r4, r8
 8005fc2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fc6:	3501      	adds	r5, #1
 8005fc8:	615f      	str	r7, [r3, #20]
 8005fca:	6125      	str	r5, [r4, #16]
 8005fcc:	4620      	mov	r0, r4
 8005fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005fd2 <__hi0bits>:
 8005fd2:	0c02      	lsrs	r2, r0, #16
 8005fd4:	0412      	lsls	r2, r2, #16
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	b9b2      	cbnz	r2, 8006008 <__hi0bits+0x36>
 8005fda:	0403      	lsls	r3, r0, #16
 8005fdc:	2010      	movs	r0, #16
 8005fde:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005fe2:	bf04      	itt	eq
 8005fe4:	021b      	lsleq	r3, r3, #8
 8005fe6:	3008      	addeq	r0, #8
 8005fe8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005fec:	bf04      	itt	eq
 8005fee:	011b      	lsleq	r3, r3, #4
 8005ff0:	3004      	addeq	r0, #4
 8005ff2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ff6:	bf04      	itt	eq
 8005ff8:	009b      	lsleq	r3, r3, #2
 8005ffa:	3002      	addeq	r0, #2
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	db06      	blt.n	800600e <__hi0bits+0x3c>
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	d503      	bpl.n	800600c <__hi0bits+0x3a>
 8006004:	3001      	adds	r0, #1
 8006006:	4770      	bx	lr
 8006008:	2000      	movs	r0, #0
 800600a:	e7e8      	b.n	8005fde <__hi0bits+0xc>
 800600c:	2020      	movs	r0, #32
 800600e:	4770      	bx	lr

08006010 <__lo0bits>:
 8006010:	6803      	ldr	r3, [r0, #0]
 8006012:	4601      	mov	r1, r0
 8006014:	f013 0207 	ands.w	r2, r3, #7
 8006018:	d00b      	beq.n	8006032 <__lo0bits+0x22>
 800601a:	07da      	lsls	r2, r3, #31
 800601c:	d423      	bmi.n	8006066 <__lo0bits+0x56>
 800601e:	0798      	lsls	r0, r3, #30
 8006020:	bf49      	itett	mi
 8006022:	085b      	lsrmi	r3, r3, #1
 8006024:	089b      	lsrpl	r3, r3, #2
 8006026:	2001      	movmi	r0, #1
 8006028:	600b      	strmi	r3, [r1, #0]
 800602a:	bf5c      	itt	pl
 800602c:	600b      	strpl	r3, [r1, #0]
 800602e:	2002      	movpl	r0, #2
 8006030:	4770      	bx	lr
 8006032:	b298      	uxth	r0, r3
 8006034:	b9a8      	cbnz	r0, 8006062 <__lo0bits+0x52>
 8006036:	2010      	movs	r0, #16
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800603e:	bf04      	itt	eq
 8006040:	0a1b      	lsreq	r3, r3, #8
 8006042:	3008      	addeq	r0, #8
 8006044:	071a      	lsls	r2, r3, #28
 8006046:	bf04      	itt	eq
 8006048:	091b      	lsreq	r3, r3, #4
 800604a:	3004      	addeq	r0, #4
 800604c:	079a      	lsls	r2, r3, #30
 800604e:	bf04      	itt	eq
 8006050:	089b      	lsreq	r3, r3, #2
 8006052:	3002      	addeq	r0, #2
 8006054:	07da      	lsls	r2, r3, #31
 8006056:	d402      	bmi.n	800605e <__lo0bits+0x4e>
 8006058:	085b      	lsrs	r3, r3, #1
 800605a:	d006      	beq.n	800606a <__lo0bits+0x5a>
 800605c:	3001      	adds	r0, #1
 800605e:	600b      	str	r3, [r1, #0]
 8006060:	4770      	bx	lr
 8006062:	4610      	mov	r0, r2
 8006064:	e7e9      	b.n	800603a <__lo0bits+0x2a>
 8006066:	2000      	movs	r0, #0
 8006068:	4770      	bx	lr
 800606a:	2020      	movs	r0, #32
 800606c:	4770      	bx	lr

0800606e <__i2b>:
 800606e:	b510      	push	{r4, lr}
 8006070:	460c      	mov	r4, r1
 8006072:	2101      	movs	r1, #1
 8006074:	f7ff ff27 	bl	8005ec6 <_Balloc>
 8006078:	2201      	movs	r2, #1
 800607a:	6144      	str	r4, [r0, #20]
 800607c:	6102      	str	r2, [r0, #16]
 800607e:	bd10      	pop	{r4, pc}

08006080 <__multiply>:
 8006080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006084:	4614      	mov	r4, r2
 8006086:	690a      	ldr	r2, [r1, #16]
 8006088:	6923      	ldr	r3, [r4, #16]
 800608a:	4688      	mov	r8, r1
 800608c:	429a      	cmp	r2, r3
 800608e:	bfbe      	ittt	lt
 8006090:	460b      	movlt	r3, r1
 8006092:	46a0      	movlt	r8, r4
 8006094:	461c      	movlt	r4, r3
 8006096:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800609a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800609e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80060a2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80060a6:	eb07 0609 	add.w	r6, r7, r9
 80060aa:	42b3      	cmp	r3, r6
 80060ac:	bfb8      	it	lt
 80060ae:	3101      	addlt	r1, #1
 80060b0:	f7ff ff09 	bl	8005ec6 <_Balloc>
 80060b4:	f100 0514 	add.w	r5, r0, #20
 80060b8:	462b      	mov	r3, r5
 80060ba:	2200      	movs	r2, #0
 80060bc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80060c0:	4573      	cmp	r3, lr
 80060c2:	d316      	bcc.n	80060f2 <__multiply+0x72>
 80060c4:	f104 0214 	add.w	r2, r4, #20
 80060c8:	f108 0114 	add.w	r1, r8, #20
 80060cc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80060d0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	9b00      	ldr	r3, [sp, #0]
 80060d8:	9201      	str	r2, [sp, #4]
 80060da:	4293      	cmp	r3, r2
 80060dc:	d80c      	bhi.n	80060f8 <__multiply+0x78>
 80060de:	2e00      	cmp	r6, #0
 80060e0:	dd03      	ble.n	80060ea <__multiply+0x6a>
 80060e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d05d      	beq.n	80061a6 <__multiply+0x126>
 80060ea:	6106      	str	r6, [r0, #16]
 80060ec:	b003      	add	sp, #12
 80060ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f2:	f843 2b04 	str.w	r2, [r3], #4
 80060f6:	e7e3      	b.n	80060c0 <__multiply+0x40>
 80060f8:	f8b2 b000 	ldrh.w	fp, [r2]
 80060fc:	f1bb 0f00 	cmp.w	fp, #0
 8006100:	d023      	beq.n	800614a <__multiply+0xca>
 8006102:	4689      	mov	r9, r1
 8006104:	46ac      	mov	ip, r5
 8006106:	f04f 0800 	mov.w	r8, #0
 800610a:	f859 4b04 	ldr.w	r4, [r9], #4
 800610e:	f8dc a000 	ldr.w	sl, [ip]
 8006112:	b2a3      	uxth	r3, r4
 8006114:	fa1f fa8a 	uxth.w	sl, sl
 8006118:	fb0b a303 	mla	r3, fp, r3, sl
 800611c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006120:	f8dc 4000 	ldr.w	r4, [ip]
 8006124:	4443      	add	r3, r8
 8006126:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800612a:	fb0b 840a 	mla	r4, fp, sl, r8
 800612e:	46e2      	mov	sl, ip
 8006130:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006134:	b29b      	uxth	r3, r3
 8006136:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800613a:	454f      	cmp	r7, r9
 800613c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006140:	f84a 3b04 	str.w	r3, [sl], #4
 8006144:	d82b      	bhi.n	800619e <__multiply+0x11e>
 8006146:	f8cc 8004 	str.w	r8, [ip, #4]
 800614a:	9b01      	ldr	r3, [sp, #4]
 800614c:	3204      	adds	r2, #4
 800614e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006152:	f1ba 0f00 	cmp.w	sl, #0
 8006156:	d020      	beq.n	800619a <__multiply+0x11a>
 8006158:	4689      	mov	r9, r1
 800615a:	46a8      	mov	r8, r5
 800615c:	f04f 0b00 	mov.w	fp, #0
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	f8b9 c000 	ldrh.w	ip, [r9]
 8006166:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800616a:	b29b      	uxth	r3, r3
 800616c:	fb0a 440c 	mla	r4, sl, ip, r4
 8006170:	46c4      	mov	ip, r8
 8006172:	445c      	add	r4, fp
 8006174:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006178:	f84c 3b04 	str.w	r3, [ip], #4
 800617c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006180:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006184:	0c1b      	lsrs	r3, r3, #16
 8006186:	fb0a b303 	mla	r3, sl, r3, fp
 800618a:	454f      	cmp	r7, r9
 800618c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006190:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006194:	d805      	bhi.n	80061a2 <__multiply+0x122>
 8006196:	f8c8 3004 	str.w	r3, [r8, #4]
 800619a:	3504      	adds	r5, #4
 800619c:	e79b      	b.n	80060d6 <__multiply+0x56>
 800619e:	46d4      	mov	ip, sl
 80061a0:	e7b3      	b.n	800610a <__multiply+0x8a>
 80061a2:	46e0      	mov	r8, ip
 80061a4:	e7dd      	b.n	8006162 <__multiply+0xe2>
 80061a6:	3e01      	subs	r6, #1
 80061a8:	e799      	b.n	80060de <__multiply+0x5e>
	...

080061ac <__pow5mult>:
 80061ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b0:	4615      	mov	r5, r2
 80061b2:	f012 0203 	ands.w	r2, r2, #3
 80061b6:	4606      	mov	r6, r0
 80061b8:	460f      	mov	r7, r1
 80061ba:	d007      	beq.n	80061cc <__pow5mult+0x20>
 80061bc:	4c21      	ldr	r4, [pc, #132]	; (8006244 <__pow5mult+0x98>)
 80061be:	3a01      	subs	r2, #1
 80061c0:	2300      	movs	r3, #0
 80061c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80061c6:	f7ff fec9 	bl	8005f5c <__multadd>
 80061ca:	4607      	mov	r7, r0
 80061cc:	10ad      	asrs	r5, r5, #2
 80061ce:	d035      	beq.n	800623c <__pow5mult+0x90>
 80061d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80061d2:	b93c      	cbnz	r4, 80061e4 <__pow5mult+0x38>
 80061d4:	2010      	movs	r0, #16
 80061d6:	f7ff fe55 	bl	8005e84 <malloc>
 80061da:	6270      	str	r0, [r6, #36]	; 0x24
 80061dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061e0:	6004      	str	r4, [r0, #0]
 80061e2:	60c4      	str	r4, [r0, #12]
 80061e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80061e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061ec:	b94c      	cbnz	r4, 8006202 <__pow5mult+0x56>
 80061ee:	f240 2171 	movw	r1, #625	; 0x271
 80061f2:	4630      	mov	r0, r6
 80061f4:	f7ff ff3b 	bl	800606e <__i2b>
 80061f8:	2300      	movs	r3, #0
 80061fa:	4604      	mov	r4, r0
 80061fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8006200:	6003      	str	r3, [r0, #0]
 8006202:	f04f 0800 	mov.w	r8, #0
 8006206:	07eb      	lsls	r3, r5, #31
 8006208:	d50a      	bpl.n	8006220 <__pow5mult+0x74>
 800620a:	4639      	mov	r1, r7
 800620c:	4622      	mov	r2, r4
 800620e:	4630      	mov	r0, r6
 8006210:	f7ff ff36 	bl	8006080 <__multiply>
 8006214:	4681      	mov	r9, r0
 8006216:	4639      	mov	r1, r7
 8006218:	4630      	mov	r0, r6
 800621a:	f7ff fe88 	bl	8005f2e <_Bfree>
 800621e:	464f      	mov	r7, r9
 8006220:	106d      	asrs	r5, r5, #1
 8006222:	d00b      	beq.n	800623c <__pow5mult+0x90>
 8006224:	6820      	ldr	r0, [r4, #0]
 8006226:	b938      	cbnz	r0, 8006238 <__pow5mult+0x8c>
 8006228:	4622      	mov	r2, r4
 800622a:	4621      	mov	r1, r4
 800622c:	4630      	mov	r0, r6
 800622e:	f7ff ff27 	bl	8006080 <__multiply>
 8006232:	6020      	str	r0, [r4, #0]
 8006234:	f8c0 8000 	str.w	r8, [r0]
 8006238:	4604      	mov	r4, r0
 800623a:	e7e4      	b.n	8006206 <__pow5mult+0x5a>
 800623c:	4638      	mov	r0, r7
 800623e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006242:	bf00      	nop
 8006244:	08006af0 	.word	0x08006af0

08006248 <__lshift>:
 8006248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800624c:	460c      	mov	r4, r1
 800624e:	4607      	mov	r7, r0
 8006250:	4616      	mov	r6, r2
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006258:	eb0a 0903 	add.w	r9, sl, r3
 800625c:	6849      	ldr	r1, [r1, #4]
 800625e:	68a3      	ldr	r3, [r4, #8]
 8006260:	f109 0501 	add.w	r5, r9, #1
 8006264:	42ab      	cmp	r3, r5
 8006266:	db32      	blt.n	80062ce <__lshift+0x86>
 8006268:	4638      	mov	r0, r7
 800626a:	f7ff fe2c 	bl	8005ec6 <_Balloc>
 800626e:	2300      	movs	r3, #0
 8006270:	4680      	mov	r8, r0
 8006272:	461a      	mov	r2, r3
 8006274:	f100 0114 	add.w	r1, r0, #20
 8006278:	4553      	cmp	r3, sl
 800627a:	db2b      	blt.n	80062d4 <__lshift+0x8c>
 800627c:	6920      	ldr	r0, [r4, #16]
 800627e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006282:	f104 0314 	add.w	r3, r4, #20
 8006286:	f016 021f 	ands.w	r2, r6, #31
 800628a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800628e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006292:	d025      	beq.n	80062e0 <__lshift+0x98>
 8006294:	2000      	movs	r0, #0
 8006296:	f1c2 0e20 	rsb	lr, r2, #32
 800629a:	468a      	mov	sl, r1
 800629c:	681e      	ldr	r6, [r3, #0]
 800629e:	4096      	lsls	r6, r2
 80062a0:	4330      	orrs	r0, r6
 80062a2:	f84a 0b04 	str.w	r0, [sl], #4
 80062a6:	f853 0b04 	ldr.w	r0, [r3], #4
 80062aa:	459c      	cmp	ip, r3
 80062ac:	fa20 f00e 	lsr.w	r0, r0, lr
 80062b0:	d814      	bhi.n	80062dc <__lshift+0x94>
 80062b2:	6048      	str	r0, [r1, #4]
 80062b4:	b108      	cbz	r0, 80062ba <__lshift+0x72>
 80062b6:	f109 0502 	add.w	r5, r9, #2
 80062ba:	3d01      	subs	r5, #1
 80062bc:	4638      	mov	r0, r7
 80062be:	f8c8 5010 	str.w	r5, [r8, #16]
 80062c2:	4621      	mov	r1, r4
 80062c4:	f7ff fe33 	bl	8005f2e <_Bfree>
 80062c8:	4640      	mov	r0, r8
 80062ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ce:	3101      	adds	r1, #1
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	e7c7      	b.n	8006264 <__lshift+0x1c>
 80062d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80062d8:	3301      	adds	r3, #1
 80062da:	e7cd      	b.n	8006278 <__lshift+0x30>
 80062dc:	4651      	mov	r1, sl
 80062de:	e7dc      	b.n	800629a <__lshift+0x52>
 80062e0:	3904      	subs	r1, #4
 80062e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80062e6:	459c      	cmp	ip, r3
 80062e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80062ec:	d8f9      	bhi.n	80062e2 <__lshift+0x9a>
 80062ee:	e7e4      	b.n	80062ba <__lshift+0x72>

080062f0 <__mcmp>:
 80062f0:	6903      	ldr	r3, [r0, #16]
 80062f2:	690a      	ldr	r2, [r1, #16]
 80062f4:	b530      	push	{r4, r5, lr}
 80062f6:	1a9b      	subs	r3, r3, r2
 80062f8:	d10c      	bne.n	8006314 <__mcmp+0x24>
 80062fa:	0092      	lsls	r2, r2, #2
 80062fc:	3014      	adds	r0, #20
 80062fe:	3114      	adds	r1, #20
 8006300:	1884      	adds	r4, r0, r2
 8006302:	4411      	add	r1, r2
 8006304:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006308:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800630c:	4295      	cmp	r5, r2
 800630e:	d003      	beq.n	8006318 <__mcmp+0x28>
 8006310:	d305      	bcc.n	800631e <__mcmp+0x2e>
 8006312:	2301      	movs	r3, #1
 8006314:	4618      	mov	r0, r3
 8006316:	bd30      	pop	{r4, r5, pc}
 8006318:	42a0      	cmp	r0, r4
 800631a:	d3f3      	bcc.n	8006304 <__mcmp+0x14>
 800631c:	e7fa      	b.n	8006314 <__mcmp+0x24>
 800631e:	f04f 33ff 	mov.w	r3, #4294967295
 8006322:	e7f7      	b.n	8006314 <__mcmp+0x24>

08006324 <__mdiff>:
 8006324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006328:	460d      	mov	r5, r1
 800632a:	4607      	mov	r7, r0
 800632c:	4611      	mov	r1, r2
 800632e:	4628      	mov	r0, r5
 8006330:	4614      	mov	r4, r2
 8006332:	f7ff ffdd 	bl	80062f0 <__mcmp>
 8006336:	1e06      	subs	r6, r0, #0
 8006338:	d108      	bne.n	800634c <__mdiff+0x28>
 800633a:	4631      	mov	r1, r6
 800633c:	4638      	mov	r0, r7
 800633e:	f7ff fdc2 	bl	8005ec6 <_Balloc>
 8006342:	2301      	movs	r3, #1
 8006344:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800634c:	bfa4      	itt	ge
 800634e:	4623      	movge	r3, r4
 8006350:	462c      	movge	r4, r5
 8006352:	4638      	mov	r0, r7
 8006354:	6861      	ldr	r1, [r4, #4]
 8006356:	bfa6      	itte	ge
 8006358:	461d      	movge	r5, r3
 800635a:	2600      	movge	r6, #0
 800635c:	2601      	movlt	r6, #1
 800635e:	f7ff fdb2 	bl	8005ec6 <_Balloc>
 8006362:	f04f 0e00 	mov.w	lr, #0
 8006366:	60c6      	str	r6, [r0, #12]
 8006368:	692b      	ldr	r3, [r5, #16]
 800636a:	6926      	ldr	r6, [r4, #16]
 800636c:	f104 0214 	add.w	r2, r4, #20
 8006370:	f105 0914 	add.w	r9, r5, #20
 8006374:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006378:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800637c:	f100 0114 	add.w	r1, r0, #20
 8006380:	f852 ab04 	ldr.w	sl, [r2], #4
 8006384:	f859 5b04 	ldr.w	r5, [r9], #4
 8006388:	fa1f f38a 	uxth.w	r3, sl
 800638c:	4473      	add	r3, lr
 800638e:	b2ac      	uxth	r4, r5
 8006390:	1b1b      	subs	r3, r3, r4
 8006392:	0c2c      	lsrs	r4, r5, #16
 8006394:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006398:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800639c:	b29b      	uxth	r3, r3
 800639e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80063a2:	45c8      	cmp	r8, r9
 80063a4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80063a8:	4694      	mov	ip, r2
 80063aa:	f841 4b04 	str.w	r4, [r1], #4
 80063ae:	d8e7      	bhi.n	8006380 <__mdiff+0x5c>
 80063b0:	45bc      	cmp	ip, r7
 80063b2:	d304      	bcc.n	80063be <__mdiff+0x9a>
 80063b4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80063b8:	b183      	cbz	r3, 80063dc <__mdiff+0xb8>
 80063ba:	6106      	str	r6, [r0, #16]
 80063bc:	e7c4      	b.n	8006348 <__mdiff+0x24>
 80063be:	f85c 4b04 	ldr.w	r4, [ip], #4
 80063c2:	b2a2      	uxth	r2, r4
 80063c4:	4472      	add	r2, lr
 80063c6:	1413      	asrs	r3, r2, #16
 80063c8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80063cc:	b292      	uxth	r2, r2
 80063ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063d2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80063d6:	f841 2b04 	str.w	r2, [r1], #4
 80063da:	e7e9      	b.n	80063b0 <__mdiff+0x8c>
 80063dc:	3e01      	subs	r6, #1
 80063de:	e7e9      	b.n	80063b4 <__mdiff+0x90>

080063e0 <__d2b>:
 80063e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80063e4:	461c      	mov	r4, r3
 80063e6:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80063ea:	2101      	movs	r1, #1
 80063ec:	4690      	mov	r8, r2
 80063ee:	f7ff fd6a 	bl	8005ec6 <_Balloc>
 80063f2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80063f6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80063fa:	4607      	mov	r7, r0
 80063fc:	bb34      	cbnz	r4, 800644c <__d2b+0x6c>
 80063fe:	9201      	str	r2, [sp, #4]
 8006400:	f1b8 0200 	subs.w	r2, r8, #0
 8006404:	d027      	beq.n	8006456 <__d2b+0x76>
 8006406:	a802      	add	r0, sp, #8
 8006408:	f840 2d08 	str.w	r2, [r0, #-8]!
 800640c:	f7ff fe00 	bl	8006010 <__lo0bits>
 8006410:	9900      	ldr	r1, [sp, #0]
 8006412:	b1f0      	cbz	r0, 8006452 <__d2b+0x72>
 8006414:	9a01      	ldr	r2, [sp, #4]
 8006416:	f1c0 0320 	rsb	r3, r0, #32
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	430b      	orrs	r3, r1
 8006420:	40c2      	lsrs	r2, r0
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	9201      	str	r2, [sp, #4]
 8006426:	9b01      	ldr	r3, [sp, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	bf14      	ite	ne
 800642c:	2102      	movne	r1, #2
 800642e:	2101      	moveq	r1, #1
 8006430:	61bb      	str	r3, [r7, #24]
 8006432:	6139      	str	r1, [r7, #16]
 8006434:	b1c4      	cbz	r4, 8006468 <__d2b+0x88>
 8006436:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800643a:	4404      	add	r4, r0
 800643c:	6034      	str	r4, [r6, #0]
 800643e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006442:	6028      	str	r0, [r5, #0]
 8006444:	4638      	mov	r0, r7
 8006446:	b002      	add	sp, #8
 8006448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800644c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006450:	e7d5      	b.n	80063fe <__d2b+0x1e>
 8006452:	6179      	str	r1, [r7, #20]
 8006454:	e7e7      	b.n	8006426 <__d2b+0x46>
 8006456:	a801      	add	r0, sp, #4
 8006458:	f7ff fdda 	bl	8006010 <__lo0bits>
 800645c:	2101      	movs	r1, #1
 800645e:	9b01      	ldr	r3, [sp, #4]
 8006460:	6139      	str	r1, [r7, #16]
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	3020      	adds	r0, #32
 8006466:	e7e5      	b.n	8006434 <__d2b+0x54>
 8006468:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800646c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006470:	6030      	str	r0, [r6, #0]
 8006472:	6918      	ldr	r0, [r3, #16]
 8006474:	f7ff fdad 	bl	8005fd2 <__hi0bits>
 8006478:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800647c:	e7e1      	b.n	8006442 <__d2b+0x62>

0800647e <_calloc_r>:
 800647e:	b538      	push	{r3, r4, r5, lr}
 8006480:	fb02 f401 	mul.w	r4, r2, r1
 8006484:	4621      	mov	r1, r4
 8006486:	f000 f855 	bl	8006534 <_malloc_r>
 800648a:	4605      	mov	r5, r0
 800648c:	b118      	cbz	r0, 8006496 <_calloc_r+0x18>
 800648e:	4622      	mov	r2, r4
 8006490:	2100      	movs	r1, #0
 8006492:	f7fe fa2d 	bl	80048f0 <memset>
 8006496:	4628      	mov	r0, r5
 8006498:	bd38      	pop	{r3, r4, r5, pc}
	...

0800649c <_free_r>:
 800649c:	b538      	push	{r3, r4, r5, lr}
 800649e:	4605      	mov	r5, r0
 80064a0:	2900      	cmp	r1, #0
 80064a2:	d043      	beq.n	800652c <_free_r+0x90>
 80064a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064a8:	1f0c      	subs	r4, r1, #4
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	bfb8      	it	lt
 80064ae:	18e4      	addlt	r4, r4, r3
 80064b0:	f000 fa27 	bl	8006902 <__malloc_lock>
 80064b4:	4a1e      	ldr	r2, [pc, #120]	; (8006530 <_free_r+0x94>)
 80064b6:	6813      	ldr	r3, [r2, #0]
 80064b8:	4610      	mov	r0, r2
 80064ba:	b933      	cbnz	r3, 80064ca <_free_r+0x2e>
 80064bc:	6063      	str	r3, [r4, #4]
 80064be:	6014      	str	r4, [r2, #0]
 80064c0:	4628      	mov	r0, r5
 80064c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064c6:	f000 ba1d 	b.w	8006904 <__malloc_unlock>
 80064ca:	42a3      	cmp	r3, r4
 80064cc:	d90b      	bls.n	80064e6 <_free_r+0x4a>
 80064ce:	6821      	ldr	r1, [r4, #0]
 80064d0:	1862      	adds	r2, r4, r1
 80064d2:	4293      	cmp	r3, r2
 80064d4:	bf01      	itttt	eq
 80064d6:	681a      	ldreq	r2, [r3, #0]
 80064d8:	685b      	ldreq	r3, [r3, #4]
 80064da:	1852      	addeq	r2, r2, r1
 80064dc:	6022      	streq	r2, [r4, #0]
 80064de:	6063      	str	r3, [r4, #4]
 80064e0:	6004      	str	r4, [r0, #0]
 80064e2:	e7ed      	b.n	80064c0 <_free_r+0x24>
 80064e4:	4613      	mov	r3, r2
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	b10a      	cbz	r2, 80064ee <_free_r+0x52>
 80064ea:	42a2      	cmp	r2, r4
 80064ec:	d9fa      	bls.n	80064e4 <_free_r+0x48>
 80064ee:	6819      	ldr	r1, [r3, #0]
 80064f0:	1858      	adds	r0, r3, r1
 80064f2:	42a0      	cmp	r0, r4
 80064f4:	d10b      	bne.n	800650e <_free_r+0x72>
 80064f6:	6820      	ldr	r0, [r4, #0]
 80064f8:	4401      	add	r1, r0
 80064fa:	1858      	adds	r0, r3, r1
 80064fc:	4282      	cmp	r2, r0
 80064fe:	6019      	str	r1, [r3, #0]
 8006500:	d1de      	bne.n	80064c0 <_free_r+0x24>
 8006502:	6810      	ldr	r0, [r2, #0]
 8006504:	6852      	ldr	r2, [r2, #4]
 8006506:	4401      	add	r1, r0
 8006508:	6019      	str	r1, [r3, #0]
 800650a:	605a      	str	r2, [r3, #4]
 800650c:	e7d8      	b.n	80064c0 <_free_r+0x24>
 800650e:	d902      	bls.n	8006516 <_free_r+0x7a>
 8006510:	230c      	movs	r3, #12
 8006512:	602b      	str	r3, [r5, #0]
 8006514:	e7d4      	b.n	80064c0 <_free_r+0x24>
 8006516:	6820      	ldr	r0, [r4, #0]
 8006518:	1821      	adds	r1, r4, r0
 800651a:	428a      	cmp	r2, r1
 800651c:	bf01      	itttt	eq
 800651e:	6811      	ldreq	r1, [r2, #0]
 8006520:	6852      	ldreq	r2, [r2, #4]
 8006522:	1809      	addeq	r1, r1, r0
 8006524:	6021      	streq	r1, [r4, #0]
 8006526:	6062      	str	r2, [r4, #4]
 8006528:	605c      	str	r4, [r3, #4]
 800652a:	e7c9      	b.n	80064c0 <_free_r+0x24>
 800652c:	bd38      	pop	{r3, r4, r5, pc}
 800652e:	bf00      	nop
 8006530:	20000248 	.word	0x20000248

08006534 <_malloc_r>:
 8006534:	b570      	push	{r4, r5, r6, lr}
 8006536:	1ccd      	adds	r5, r1, #3
 8006538:	f025 0503 	bic.w	r5, r5, #3
 800653c:	3508      	adds	r5, #8
 800653e:	2d0c      	cmp	r5, #12
 8006540:	bf38      	it	cc
 8006542:	250c      	movcc	r5, #12
 8006544:	2d00      	cmp	r5, #0
 8006546:	4606      	mov	r6, r0
 8006548:	db01      	blt.n	800654e <_malloc_r+0x1a>
 800654a:	42a9      	cmp	r1, r5
 800654c:	d903      	bls.n	8006556 <_malloc_r+0x22>
 800654e:	230c      	movs	r3, #12
 8006550:	6033      	str	r3, [r6, #0]
 8006552:	2000      	movs	r0, #0
 8006554:	bd70      	pop	{r4, r5, r6, pc}
 8006556:	f000 f9d4 	bl	8006902 <__malloc_lock>
 800655a:	4a21      	ldr	r2, [pc, #132]	; (80065e0 <_malloc_r+0xac>)
 800655c:	6814      	ldr	r4, [r2, #0]
 800655e:	4621      	mov	r1, r4
 8006560:	b991      	cbnz	r1, 8006588 <_malloc_r+0x54>
 8006562:	4c20      	ldr	r4, [pc, #128]	; (80065e4 <_malloc_r+0xb0>)
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	b91b      	cbnz	r3, 8006570 <_malloc_r+0x3c>
 8006568:	4630      	mov	r0, r6
 800656a:	f000 f98f 	bl	800688c <_sbrk_r>
 800656e:	6020      	str	r0, [r4, #0]
 8006570:	4629      	mov	r1, r5
 8006572:	4630      	mov	r0, r6
 8006574:	f000 f98a 	bl	800688c <_sbrk_r>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d124      	bne.n	80065c6 <_malloc_r+0x92>
 800657c:	230c      	movs	r3, #12
 800657e:	4630      	mov	r0, r6
 8006580:	6033      	str	r3, [r6, #0]
 8006582:	f000 f9bf 	bl	8006904 <__malloc_unlock>
 8006586:	e7e4      	b.n	8006552 <_malloc_r+0x1e>
 8006588:	680b      	ldr	r3, [r1, #0]
 800658a:	1b5b      	subs	r3, r3, r5
 800658c:	d418      	bmi.n	80065c0 <_malloc_r+0x8c>
 800658e:	2b0b      	cmp	r3, #11
 8006590:	d90f      	bls.n	80065b2 <_malloc_r+0x7e>
 8006592:	600b      	str	r3, [r1, #0]
 8006594:	18cc      	adds	r4, r1, r3
 8006596:	50cd      	str	r5, [r1, r3]
 8006598:	4630      	mov	r0, r6
 800659a:	f000 f9b3 	bl	8006904 <__malloc_unlock>
 800659e:	f104 000b 	add.w	r0, r4, #11
 80065a2:	1d23      	adds	r3, r4, #4
 80065a4:	f020 0007 	bic.w	r0, r0, #7
 80065a8:	1ac3      	subs	r3, r0, r3
 80065aa:	d0d3      	beq.n	8006554 <_malloc_r+0x20>
 80065ac:	425a      	negs	r2, r3
 80065ae:	50e2      	str	r2, [r4, r3]
 80065b0:	e7d0      	b.n	8006554 <_malloc_r+0x20>
 80065b2:	684b      	ldr	r3, [r1, #4]
 80065b4:	428c      	cmp	r4, r1
 80065b6:	bf16      	itet	ne
 80065b8:	6063      	strne	r3, [r4, #4]
 80065ba:	6013      	streq	r3, [r2, #0]
 80065bc:	460c      	movne	r4, r1
 80065be:	e7eb      	b.n	8006598 <_malloc_r+0x64>
 80065c0:	460c      	mov	r4, r1
 80065c2:	6849      	ldr	r1, [r1, #4]
 80065c4:	e7cc      	b.n	8006560 <_malloc_r+0x2c>
 80065c6:	1cc4      	adds	r4, r0, #3
 80065c8:	f024 0403 	bic.w	r4, r4, #3
 80065cc:	42a0      	cmp	r0, r4
 80065ce:	d005      	beq.n	80065dc <_malloc_r+0xa8>
 80065d0:	1a21      	subs	r1, r4, r0
 80065d2:	4630      	mov	r0, r6
 80065d4:	f000 f95a 	bl	800688c <_sbrk_r>
 80065d8:	3001      	adds	r0, #1
 80065da:	d0cf      	beq.n	800657c <_malloc_r+0x48>
 80065dc:	6025      	str	r5, [r4, #0]
 80065de:	e7db      	b.n	8006598 <_malloc_r+0x64>
 80065e0:	20000248 	.word	0x20000248
 80065e4:	2000024c 	.word	0x2000024c

080065e8 <__ssputs_r>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	688e      	ldr	r6, [r1, #8]
 80065ee:	4682      	mov	sl, r0
 80065f0:	429e      	cmp	r6, r3
 80065f2:	460c      	mov	r4, r1
 80065f4:	4690      	mov	r8, r2
 80065f6:	4699      	mov	r9, r3
 80065f8:	d837      	bhi.n	800666a <__ssputs_r+0x82>
 80065fa:	898a      	ldrh	r2, [r1, #12]
 80065fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006600:	d031      	beq.n	8006666 <__ssputs_r+0x7e>
 8006602:	2302      	movs	r3, #2
 8006604:	6825      	ldr	r5, [r4, #0]
 8006606:	6909      	ldr	r1, [r1, #16]
 8006608:	1a6f      	subs	r7, r5, r1
 800660a:	6965      	ldr	r5, [r4, #20]
 800660c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006610:	fb95 f5f3 	sdiv	r5, r5, r3
 8006614:	f109 0301 	add.w	r3, r9, #1
 8006618:	443b      	add	r3, r7
 800661a:	429d      	cmp	r5, r3
 800661c:	bf38      	it	cc
 800661e:	461d      	movcc	r5, r3
 8006620:	0553      	lsls	r3, r2, #21
 8006622:	d530      	bpl.n	8006686 <__ssputs_r+0x9e>
 8006624:	4629      	mov	r1, r5
 8006626:	f7ff ff85 	bl	8006534 <_malloc_r>
 800662a:	4606      	mov	r6, r0
 800662c:	b950      	cbnz	r0, 8006644 <__ssputs_r+0x5c>
 800662e:	230c      	movs	r3, #12
 8006630:	f04f 30ff 	mov.w	r0, #4294967295
 8006634:	f8ca 3000 	str.w	r3, [sl]
 8006638:	89a3      	ldrh	r3, [r4, #12]
 800663a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800663e:	81a3      	strh	r3, [r4, #12]
 8006640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006644:	463a      	mov	r2, r7
 8006646:	6921      	ldr	r1, [r4, #16]
 8006648:	f7ff fc32 	bl	8005eb0 <memcpy>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006656:	81a3      	strh	r3, [r4, #12]
 8006658:	6126      	str	r6, [r4, #16]
 800665a:	443e      	add	r6, r7
 800665c:	6026      	str	r6, [r4, #0]
 800665e:	464e      	mov	r6, r9
 8006660:	6165      	str	r5, [r4, #20]
 8006662:	1bed      	subs	r5, r5, r7
 8006664:	60a5      	str	r5, [r4, #8]
 8006666:	454e      	cmp	r6, r9
 8006668:	d900      	bls.n	800666c <__ssputs_r+0x84>
 800666a:	464e      	mov	r6, r9
 800666c:	4632      	mov	r2, r6
 800666e:	4641      	mov	r1, r8
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	f000 f92d 	bl	80068d0 <memmove>
 8006676:	68a3      	ldr	r3, [r4, #8]
 8006678:	2000      	movs	r0, #0
 800667a:	1b9b      	subs	r3, r3, r6
 800667c:	60a3      	str	r3, [r4, #8]
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	441e      	add	r6, r3
 8006682:	6026      	str	r6, [r4, #0]
 8006684:	e7dc      	b.n	8006640 <__ssputs_r+0x58>
 8006686:	462a      	mov	r2, r5
 8006688:	f000 f93d 	bl	8006906 <_realloc_r>
 800668c:	4606      	mov	r6, r0
 800668e:	2800      	cmp	r0, #0
 8006690:	d1e2      	bne.n	8006658 <__ssputs_r+0x70>
 8006692:	6921      	ldr	r1, [r4, #16]
 8006694:	4650      	mov	r0, sl
 8006696:	f7ff ff01 	bl	800649c <_free_r>
 800669a:	e7c8      	b.n	800662e <__ssputs_r+0x46>

0800669c <_svfiprintf_r>:
 800669c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a0:	461d      	mov	r5, r3
 80066a2:	898b      	ldrh	r3, [r1, #12]
 80066a4:	b09d      	sub	sp, #116	; 0x74
 80066a6:	061f      	lsls	r7, r3, #24
 80066a8:	4680      	mov	r8, r0
 80066aa:	460c      	mov	r4, r1
 80066ac:	4616      	mov	r6, r2
 80066ae:	d50f      	bpl.n	80066d0 <_svfiprintf_r+0x34>
 80066b0:	690b      	ldr	r3, [r1, #16]
 80066b2:	b96b      	cbnz	r3, 80066d0 <_svfiprintf_r+0x34>
 80066b4:	2140      	movs	r1, #64	; 0x40
 80066b6:	f7ff ff3d 	bl	8006534 <_malloc_r>
 80066ba:	6020      	str	r0, [r4, #0]
 80066bc:	6120      	str	r0, [r4, #16]
 80066be:	b928      	cbnz	r0, 80066cc <_svfiprintf_r+0x30>
 80066c0:	230c      	movs	r3, #12
 80066c2:	f8c8 3000 	str.w	r3, [r8]
 80066c6:	f04f 30ff 	mov.w	r0, #4294967295
 80066ca:	e0c8      	b.n	800685e <_svfiprintf_r+0x1c2>
 80066cc:	2340      	movs	r3, #64	; 0x40
 80066ce:	6163      	str	r3, [r4, #20]
 80066d0:	2300      	movs	r3, #0
 80066d2:	9309      	str	r3, [sp, #36]	; 0x24
 80066d4:	2320      	movs	r3, #32
 80066d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066da:	2330      	movs	r3, #48	; 0x30
 80066dc:	f04f 0b01 	mov.w	fp, #1
 80066e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066e4:	9503      	str	r5, [sp, #12]
 80066e6:	4637      	mov	r7, r6
 80066e8:	463d      	mov	r5, r7
 80066ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80066ee:	b10b      	cbz	r3, 80066f4 <_svfiprintf_r+0x58>
 80066f0:	2b25      	cmp	r3, #37	; 0x25
 80066f2:	d13e      	bne.n	8006772 <_svfiprintf_r+0xd6>
 80066f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80066f8:	d00b      	beq.n	8006712 <_svfiprintf_r+0x76>
 80066fa:	4653      	mov	r3, sl
 80066fc:	4632      	mov	r2, r6
 80066fe:	4621      	mov	r1, r4
 8006700:	4640      	mov	r0, r8
 8006702:	f7ff ff71 	bl	80065e8 <__ssputs_r>
 8006706:	3001      	adds	r0, #1
 8006708:	f000 80a4 	beq.w	8006854 <_svfiprintf_r+0x1b8>
 800670c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670e:	4453      	add	r3, sl
 8006710:	9309      	str	r3, [sp, #36]	; 0x24
 8006712:	783b      	ldrb	r3, [r7, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 809d 	beq.w	8006854 <_svfiprintf_r+0x1b8>
 800671a:	2300      	movs	r3, #0
 800671c:	f04f 32ff 	mov.w	r2, #4294967295
 8006720:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006724:	9304      	str	r3, [sp, #16]
 8006726:	9307      	str	r3, [sp, #28]
 8006728:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800672c:	931a      	str	r3, [sp, #104]	; 0x68
 800672e:	462f      	mov	r7, r5
 8006730:	2205      	movs	r2, #5
 8006732:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006736:	4850      	ldr	r0, [pc, #320]	; (8006878 <_svfiprintf_r+0x1dc>)
 8006738:	f7ff fbac 	bl	8005e94 <memchr>
 800673c:	9b04      	ldr	r3, [sp, #16]
 800673e:	b9d0      	cbnz	r0, 8006776 <_svfiprintf_r+0xda>
 8006740:	06d9      	lsls	r1, r3, #27
 8006742:	bf44      	itt	mi
 8006744:	2220      	movmi	r2, #32
 8006746:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800674a:	071a      	lsls	r2, r3, #28
 800674c:	bf44      	itt	mi
 800674e:	222b      	movmi	r2, #43	; 0x2b
 8006750:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006754:	782a      	ldrb	r2, [r5, #0]
 8006756:	2a2a      	cmp	r2, #42	; 0x2a
 8006758:	d015      	beq.n	8006786 <_svfiprintf_r+0xea>
 800675a:	462f      	mov	r7, r5
 800675c:	2000      	movs	r0, #0
 800675e:	250a      	movs	r5, #10
 8006760:	9a07      	ldr	r2, [sp, #28]
 8006762:	4639      	mov	r1, r7
 8006764:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006768:	3b30      	subs	r3, #48	; 0x30
 800676a:	2b09      	cmp	r3, #9
 800676c:	d94d      	bls.n	800680a <_svfiprintf_r+0x16e>
 800676e:	b1b8      	cbz	r0, 80067a0 <_svfiprintf_r+0x104>
 8006770:	e00f      	b.n	8006792 <_svfiprintf_r+0xf6>
 8006772:	462f      	mov	r7, r5
 8006774:	e7b8      	b.n	80066e8 <_svfiprintf_r+0x4c>
 8006776:	4a40      	ldr	r2, [pc, #256]	; (8006878 <_svfiprintf_r+0x1dc>)
 8006778:	463d      	mov	r5, r7
 800677a:	1a80      	subs	r0, r0, r2
 800677c:	fa0b f000 	lsl.w	r0, fp, r0
 8006780:	4318      	orrs	r0, r3
 8006782:	9004      	str	r0, [sp, #16]
 8006784:	e7d3      	b.n	800672e <_svfiprintf_r+0x92>
 8006786:	9a03      	ldr	r2, [sp, #12]
 8006788:	1d11      	adds	r1, r2, #4
 800678a:	6812      	ldr	r2, [r2, #0]
 800678c:	9103      	str	r1, [sp, #12]
 800678e:	2a00      	cmp	r2, #0
 8006790:	db01      	blt.n	8006796 <_svfiprintf_r+0xfa>
 8006792:	9207      	str	r2, [sp, #28]
 8006794:	e004      	b.n	80067a0 <_svfiprintf_r+0x104>
 8006796:	4252      	negs	r2, r2
 8006798:	f043 0302 	orr.w	r3, r3, #2
 800679c:	9207      	str	r2, [sp, #28]
 800679e:	9304      	str	r3, [sp, #16]
 80067a0:	783b      	ldrb	r3, [r7, #0]
 80067a2:	2b2e      	cmp	r3, #46	; 0x2e
 80067a4:	d10c      	bne.n	80067c0 <_svfiprintf_r+0x124>
 80067a6:	787b      	ldrb	r3, [r7, #1]
 80067a8:	2b2a      	cmp	r3, #42	; 0x2a
 80067aa:	d133      	bne.n	8006814 <_svfiprintf_r+0x178>
 80067ac:	9b03      	ldr	r3, [sp, #12]
 80067ae:	3702      	adds	r7, #2
 80067b0:	1d1a      	adds	r2, r3, #4
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	9203      	str	r2, [sp, #12]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bfb8      	it	lt
 80067ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80067be:	9305      	str	r3, [sp, #20]
 80067c0:	4d2e      	ldr	r5, [pc, #184]	; (800687c <_svfiprintf_r+0x1e0>)
 80067c2:	2203      	movs	r2, #3
 80067c4:	7839      	ldrb	r1, [r7, #0]
 80067c6:	4628      	mov	r0, r5
 80067c8:	f7ff fb64 	bl	8005e94 <memchr>
 80067cc:	b138      	cbz	r0, 80067de <_svfiprintf_r+0x142>
 80067ce:	2340      	movs	r3, #64	; 0x40
 80067d0:	1b40      	subs	r0, r0, r5
 80067d2:	fa03 f000 	lsl.w	r0, r3, r0
 80067d6:	9b04      	ldr	r3, [sp, #16]
 80067d8:	3701      	adds	r7, #1
 80067da:	4303      	orrs	r3, r0
 80067dc:	9304      	str	r3, [sp, #16]
 80067de:	7839      	ldrb	r1, [r7, #0]
 80067e0:	2206      	movs	r2, #6
 80067e2:	4827      	ldr	r0, [pc, #156]	; (8006880 <_svfiprintf_r+0x1e4>)
 80067e4:	1c7e      	adds	r6, r7, #1
 80067e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067ea:	f7ff fb53 	bl	8005e94 <memchr>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d038      	beq.n	8006864 <_svfiprintf_r+0x1c8>
 80067f2:	4b24      	ldr	r3, [pc, #144]	; (8006884 <_svfiprintf_r+0x1e8>)
 80067f4:	bb13      	cbnz	r3, 800683c <_svfiprintf_r+0x1a0>
 80067f6:	9b03      	ldr	r3, [sp, #12]
 80067f8:	3307      	adds	r3, #7
 80067fa:	f023 0307 	bic.w	r3, r3, #7
 80067fe:	3308      	adds	r3, #8
 8006800:	9303      	str	r3, [sp, #12]
 8006802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006804:	444b      	add	r3, r9
 8006806:	9309      	str	r3, [sp, #36]	; 0x24
 8006808:	e76d      	b.n	80066e6 <_svfiprintf_r+0x4a>
 800680a:	fb05 3202 	mla	r2, r5, r2, r3
 800680e:	2001      	movs	r0, #1
 8006810:	460f      	mov	r7, r1
 8006812:	e7a6      	b.n	8006762 <_svfiprintf_r+0xc6>
 8006814:	2300      	movs	r3, #0
 8006816:	250a      	movs	r5, #10
 8006818:	4619      	mov	r1, r3
 800681a:	3701      	adds	r7, #1
 800681c:	9305      	str	r3, [sp, #20]
 800681e:	4638      	mov	r0, r7
 8006820:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006824:	3a30      	subs	r2, #48	; 0x30
 8006826:	2a09      	cmp	r2, #9
 8006828:	d903      	bls.n	8006832 <_svfiprintf_r+0x196>
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0c8      	beq.n	80067c0 <_svfiprintf_r+0x124>
 800682e:	9105      	str	r1, [sp, #20]
 8006830:	e7c6      	b.n	80067c0 <_svfiprintf_r+0x124>
 8006832:	fb05 2101 	mla	r1, r5, r1, r2
 8006836:	2301      	movs	r3, #1
 8006838:	4607      	mov	r7, r0
 800683a:	e7f0      	b.n	800681e <_svfiprintf_r+0x182>
 800683c:	ab03      	add	r3, sp, #12
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	4622      	mov	r2, r4
 8006842:	4b11      	ldr	r3, [pc, #68]	; (8006888 <_svfiprintf_r+0x1ec>)
 8006844:	a904      	add	r1, sp, #16
 8006846:	4640      	mov	r0, r8
 8006848:	f7fe f8ec 	bl	8004a24 <_printf_float>
 800684c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006850:	4681      	mov	r9, r0
 8006852:	d1d6      	bne.n	8006802 <_svfiprintf_r+0x166>
 8006854:	89a3      	ldrh	r3, [r4, #12]
 8006856:	065b      	lsls	r3, r3, #25
 8006858:	f53f af35 	bmi.w	80066c6 <_svfiprintf_r+0x2a>
 800685c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800685e:	b01d      	add	sp, #116	; 0x74
 8006860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006864:	ab03      	add	r3, sp, #12
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	4622      	mov	r2, r4
 800686a:	4b07      	ldr	r3, [pc, #28]	; (8006888 <_svfiprintf_r+0x1ec>)
 800686c:	a904      	add	r1, sp, #16
 800686e:	4640      	mov	r0, r8
 8006870:	f7fe fb84 	bl	8004f7c <_printf_i>
 8006874:	e7ea      	b.n	800684c <_svfiprintf_r+0x1b0>
 8006876:	bf00      	nop
 8006878:	08006afc 	.word	0x08006afc
 800687c:	08006b02 	.word	0x08006b02
 8006880:	08006b06 	.word	0x08006b06
 8006884:	08004a25 	.word	0x08004a25
 8006888:	080065e9 	.word	0x080065e9

0800688c <_sbrk_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	2300      	movs	r3, #0
 8006890:	4c05      	ldr	r4, [pc, #20]	; (80068a8 <_sbrk_r+0x1c>)
 8006892:	4605      	mov	r5, r0
 8006894:	4608      	mov	r0, r1
 8006896:	6023      	str	r3, [r4, #0]
 8006898:	f7fd fc96 	bl	80041c8 <_sbrk>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_sbrk_r+0x1a>
 80068a0:	6823      	ldr	r3, [r4, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_sbrk_r+0x1a>
 80068a4:	602b      	str	r3, [r5, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20000408 	.word	0x20000408

080068ac <__ascii_mbtowc>:
 80068ac:	b082      	sub	sp, #8
 80068ae:	b901      	cbnz	r1, 80068b2 <__ascii_mbtowc+0x6>
 80068b0:	a901      	add	r1, sp, #4
 80068b2:	b142      	cbz	r2, 80068c6 <__ascii_mbtowc+0x1a>
 80068b4:	b14b      	cbz	r3, 80068ca <__ascii_mbtowc+0x1e>
 80068b6:	7813      	ldrb	r3, [r2, #0]
 80068b8:	600b      	str	r3, [r1, #0]
 80068ba:	7812      	ldrb	r2, [r2, #0]
 80068bc:	1c10      	adds	r0, r2, #0
 80068be:	bf18      	it	ne
 80068c0:	2001      	movne	r0, #1
 80068c2:	b002      	add	sp, #8
 80068c4:	4770      	bx	lr
 80068c6:	4610      	mov	r0, r2
 80068c8:	e7fb      	b.n	80068c2 <__ascii_mbtowc+0x16>
 80068ca:	f06f 0001 	mvn.w	r0, #1
 80068ce:	e7f8      	b.n	80068c2 <__ascii_mbtowc+0x16>

080068d0 <memmove>:
 80068d0:	4288      	cmp	r0, r1
 80068d2:	b510      	push	{r4, lr}
 80068d4:	eb01 0302 	add.w	r3, r1, r2
 80068d8:	d807      	bhi.n	80068ea <memmove+0x1a>
 80068da:	1e42      	subs	r2, r0, #1
 80068dc:	4299      	cmp	r1, r3
 80068de:	d00a      	beq.n	80068f6 <memmove+0x26>
 80068e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068e4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80068e8:	e7f8      	b.n	80068dc <memmove+0xc>
 80068ea:	4283      	cmp	r3, r0
 80068ec:	d9f5      	bls.n	80068da <memmove+0xa>
 80068ee:	1881      	adds	r1, r0, r2
 80068f0:	1ad2      	subs	r2, r2, r3
 80068f2:	42d3      	cmn	r3, r2
 80068f4:	d100      	bne.n	80068f8 <memmove+0x28>
 80068f6:	bd10      	pop	{r4, pc}
 80068f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068fc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006900:	e7f7      	b.n	80068f2 <memmove+0x22>

08006902 <__malloc_lock>:
 8006902:	4770      	bx	lr

08006904 <__malloc_unlock>:
 8006904:	4770      	bx	lr

08006906 <_realloc_r>:
 8006906:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006908:	4607      	mov	r7, r0
 800690a:	4614      	mov	r4, r2
 800690c:	460e      	mov	r6, r1
 800690e:	b921      	cbnz	r1, 800691a <_realloc_r+0x14>
 8006910:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006914:	4611      	mov	r1, r2
 8006916:	f7ff be0d 	b.w	8006534 <_malloc_r>
 800691a:	b922      	cbnz	r2, 8006926 <_realloc_r+0x20>
 800691c:	f7ff fdbe 	bl	800649c <_free_r>
 8006920:	4625      	mov	r5, r4
 8006922:	4628      	mov	r0, r5
 8006924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006926:	f000 f821 	bl	800696c <_malloc_usable_size_r>
 800692a:	42a0      	cmp	r0, r4
 800692c:	d20f      	bcs.n	800694e <_realloc_r+0x48>
 800692e:	4621      	mov	r1, r4
 8006930:	4638      	mov	r0, r7
 8006932:	f7ff fdff 	bl	8006534 <_malloc_r>
 8006936:	4605      	mov	r5, r0
 8006938:	2800      	cmp	r0, #0
 800693a:	d0f2      	beq.n	8006922 <_realloc_r+0x1c>
 800693c:	4631      	mov	r1, r6
 800693e:	4622      	mov	r2, r4
 8006940:	f7ff fab6 	bl	8005eb0 <memcpy>
 8006944:	4631      	mov	r1, r6
 8006946:	4638      	mov	r0, r7
 8006948:	f7ff fda8 	bl	800649c <_free_r>
 800694c:	e7e9      	b.n	8006922 <_realloc_r+0x1c>
 800694e:	4635      	mov	r5, r6
 8006950:	e7e7      	b.n	8006922 <_realloc_r+0x1c>

08006952 <__ascii_wctomb>:
 8006952:	b149      	cbz	r1, 8006968 <__ascii_wctomb+0x16>
 8006954:	2aff      	cmp	r2, #255	; 0xff
 8006956:	bf8b      	itete	hi
 8006958:	238a      	movhi	r3, #138	; 0x8a
 800695a:	700a      	strbls	r2, [r1, #0]
 800695c:	6003      	strhi	r3, [r0, #0]
 800695e:	2001      	movls	r0, #1
 8006960:	bf88      	it	hi
 8006962:	f04f 30ff 	movhi.w	r0, #4294967295
 8006966:	4770      	bx	lr
 8006968:	4608      	mov	r0, r1
 800696a:	4770      	bx	lr

0800696c <_malloc_usable_size_r>:
 800696c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006970:	1f18      	subs	r0, r3, #4
 8006972:	2b00      	cmp	r3, #0
 8006974:	bfbc      	itt	lt
 8006976:	580b      	ldrlt	r3, [r1, r0]
 8006978:	18c0      	addlt	r0, r0, r3
 800697a:	4770      	bx	lr

0800697c <_init>:
 800697c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697e:	bf00      	nop
 8006980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006982:	bc08      	pop	{r3}
 8006984:	469e      	mov	lr, r3
 8006986:	4770      	bx	lr

08006988 <_fini>:
 8006988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800698a:	bf00      	nop
 800698c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698e:	bc08      	pop	{r3}
 8006990:	469e      	mov	lr, r3
 8006992:	4770      	bx	lr
