#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01090050 .scope module, "testBench" "testBench" 2 2;
 .timescale 0 0;
v010DBFA0_0 .var "clk", 0 0;
S_01090270 .scope module, "cpu" "CPU" 2 16, 3 14, S_01090050;
 .timescale 0 0;
L_010A08F0 .functor AND 1, L_010DB9C8, v010D8D78_0, C4<1>, C4<1>;
v010DAC80_0 .net *"_s2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v010DACD8_0 .net *"_s7", 0 0, L_010DB9C8; 1 drivers
v010DB620_0 .net "addBranchOut", 31 0, L_010DBA20; 1 drivers
v010DB728_0 .net "aluResult", 31 0, v010D8D20_0; 1 drivers
v010DB780_0 .net "aluctrl", 3 0, v010D8A60_0; 1 drivers
v010DB678_0 .net "clk", 0 0, v010DBFA0_0; 1 drivers
v010DB468_0 .net "ctrlUnitOutCode", 8 0, v010DA670_0; 1 drivers
v010DB518_0 .net "dmOutData", 31 0, L_010DE8C8; 1 drivers
v010DB570_0 .net "extSign32", 31 0, L_010DC6D8; 1 drivers
v010DB410_0 .net "imOutData", 31 0, L_010DBDE8; 1 drivers
v010DB7D8_0 .net "mw32Out", 31 0, L_010DE3F8; 1 drivers
v010DB3B8_0 .net "pcInputAddr", 31 0, L_010DC0A8; 1 drivers
v010DB830_0 .net "pcOutAddr", 31 0, v010DAA18_0; 1 drivers
v010DB4C0_0 .net "pcPlus4", 31 0, L_010DBCE0; 1 drivers
v010DB5C8_0 .net "reg1Data", 31 0, L_010DCB68; 1 drivers
v010DB6D0_0 .net "reg2Data", 31 0, L_010DCEB0; 1 drivers
v010DBF48_0 .net "rst", 0 0, C4<0>; 1 drivers
v010DC100_0 .net "writeData", 31 0, L_010DE138; 1 drivers
v010DC2B8_0 .net "writeReg", 4 0, L_010DC368; 1 drivers
v010DBC88_0 .net "zero", 0 0, v010D8D78_0; 1 drivers
L_010DB970 .arith/mult 32, L_010DC6D8, C4<00000000000000000000000000000100>;
L_010DB9C8 .part v010DA670_0, 2, 1;
L_010DBE40 .part L_010DBDE8, 26, 6;
L_010DB8C0 .part L_010DBDE8, 16, 5;
L_010DB918 .part L_010DBDE8, 11, 5;
L_010DC418 .part v010DA670_0, 8, 1;
L_010DC3C0 .part L_010DBDE8, 21, 5;
L_010DC730 .part L_010DBDE8, 16, 5;
L_010DC7E0 .part v010DA670_0, 5, 1;
L_010DC838 .part L_010DBDE8, 0, 16;
L_010DE4A8 .part v010DA670_0, 7, 1;
L_010DE190 .part L_010DBDE8, 0, 6;
L_010DEA28 .part v010DA670_0, 0, 2;
L_010DE920 .part v010DA670_0, 4, 1;
L_010DEB30 .part v010DA670_0, 3, 1;
L_010DE500 .part v010DA670_0, 6, 1;
S_0108EEC8 .scope module, "pc" "PC" 3 59, 4 1, S_01090270;
 .timescale 0 0;
P_0108D384 .param/l "WIDTH" 4 1, +C4<0100000>;
v010DB2B0_0 .alias "clk", 0 0, v010DB678_0;
v010DB308_0 .var "con", 31 0;
v010DA9C0_0 .alias "inAddr", 31 0, v010DB3B8_0;
v010DAA18_0 .var "outAddr", 31 0;
v010DAA70_0 .alias "rst", 0 0, v010DBF48_0;
E_0108D200/0 .event edge, v010DB200_0, v010DAA70_0;
E_0108D200/1 .event posedge, v010D8F88_0;
E_0108D200 .event/or E_0108D200/0, E_0108D200/1;
S_0108FD20 .scope module, "add4" "Add4" 3 60, 5 2, S_01090270;
 .timescale 0 0;
v010DA910_0 .net *"_s0", 32 0, L_010DBE98; 1 drivers
v010DB048_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v010DB0A0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v010DA8B8_0 .net *"_s6", 32 0, L_010DBA78; 1 drivers
v010DB0F8_0 .alias "inAddr", 31 0, v010DB830_0;
v010DB258_0 .alias "outAddr", 31 0, v010DB4C0_0;
L_010DBE98 .concat [ 32 1 0 0], v010DAA18_0, C4<0>;
L_010DBA78 .arith/sum 33, L_010DBE98, C4<000000000000000000000000000000100>;
L_010DBCE0 .part L_010DBA78, 0, 32;
S_0108FC10 .scope module, "addBranch" "AddBranch" 3 61, 6 2, S_01090270;
 .timescale 0 0;
v010DB360_0 .alias "inAddr_add", 31 0, v010DB4C0_0;
v010DAF98_0 .net "inAddr_sl2", 31 0, L_010DB970; 1 drivers
v010DAC28_0 .alias "outAddr", 31 0, v010DB620_0;
L_010DBA20 .arith/sum 32, L_010DBCE0, L_010DB970;
S_01090628 .scope module, "mw32_3" "muxtwo_32" 3 62, 7 2, S_01090270;
 .timescale 0 0;
v010DAD88_0 .net *"_s0", 1 0, L_010DBAD0; 1 drivers
v010DAEE8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v010DAE90_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v010DB150_0 .net *"_s6", 0 0, L_010DBB80; 1 drivers
v010DAF40_0 .alias "in1", 31 0, v010DB4C0_0;
v010DA968_0 .alias "in2", 31 0, v010DB620_0;
v010DB200_0 .alias "out", 31 0, v010DB3B8_0;
v010DADE0_0 .net "sl", 0 0, L_010A08F0; 1 drivers
L_010DBAD0 .concat [ 1 1 0 0], L_010A08F0, C4<0>;
L_010DBB80 .cmp/eq 2, L_010DBAD0, C4<00>;
L_010DC0A8 .functor MUXZ 32, L_010DBA20, L_010DBCE0, L_010DBB80, C4<>;
S_0108FB88 .scope module, "im" "IM" 3 64, 8 1, S_01090270;
 .timescale 0 0;
P_0108D464 .param/l "WIDTH" 8 1, +C4<0100000>;
v010DA6C8_0 .net *"_s0", 7 0, L_010DC310; 1 drivers
v010DA460_0 .net *"_s10", 7 0, L_010DBFF8; 1 drivers
v010DA568_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v010DA618_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v010DA720_0 .net *"_s17", 31 0, L_010DBBD8; 1 drivers
v010DA4B8_0 .net *"_s18", 31 0, L_010DC050; 1 drivers
v010DA510_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v010DA778_0 .net *"_s20", 7 0, L_010DC1B0; 1 drivers
v010DA5C0_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v010DA7D0_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v010DA828_0 .net *"_s27", 31 0, L_010DBC30; 1 drivers
v010DA3B0_0 .net *"_s28", 31 0, L_010DBD38; 1 drivers
v010DAFF0_0 .net *"_s30", 7 0, L_010DBD90; 1 drivers
v010DAAC8_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v010DAD30_0 .net *"_s7", 31 0, L_010DBB28; 1 drivers
v010DAB20_0 .net *"_s8", 31 0, L_010DC158; 1 drivers
v010DAE38_0 .alias "inAddr", 31 0, v010DB830_0;
v010DAB78 .array "mem", 0 1023, 7 0;
v010DABD0_0 .alias "outContent", 31 0, v010DB410_0;
L_010DC310 .array/port v010DAB78, L_010DC158;
L_010DBB28 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_010DC158 .arith/sum 32, v010DAA18_0, L_010DBB28;
L_010DBFF8 .array/port v010DAB78, L_010DC050;
L_010DBBD8 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_010DC050 .arith/sum 32, v010DAA18_0, L_010DBBD8;
L_010DC1B0 .array/port v010DAB78, L_010DBD38;
L_010DBC30 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_010DBD38 .arith/sum 32, v010DAA18_0, L_010DBC30;
L_010DBD90 .array/port v010DAB78, v010DAA18_0;
L_010DBDE8 .concat [ 8 8 8 8], L_010DBD90, L_010DC1B0, L_010DBFF8, L_010DC310;
S_010905A0 .scope module, "controlunit" "controlUnit" 3 65, 9 1, S_01090270;
 .timescale 0 0;
v010DA250_0 .net "clk", 0 0, C4<z>; 0 drivers
v010D9CD0_0 .net "inCode", 5 0, L_010DBE40; 1 drivers
v010DA408_0 .alias "outCode", 8 0, v010DB468_0;
v010DA670_0 .var "result", 8 0;
E_0108D400 .event edge, v010D9CD0_0;
S_01090490 .scope module, "mw4" "muxtwo_4" 3 66, 10 2, S_01090270;
 .timescale 0 0;
v010D9A68_0 .net *"_s0", 1 0, L_010DC208; 1 drivers
v010DA1A0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v010D9AC0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v010D9A10_0 .net *"_s6", 0 0, L_010DC260; 1 drivers
v010D9C20_0 .net "in1", 4 0, L_010DB8C0; 1 drivers
v010DA1F8_0 .net "in2", 4 0, L_010DB918; 1 drivers
v010D9BC8_0 .alias "out", 4 0, v010DC2B8_0;
v010DA2A8_0 .net "sl", 0 0, L_010DC418; 1 drivers
L_010DC208 .concat [ 1 1 0 0], L_010DC418, C4<0>;
L_010DC260 .cmp/eq 2, L_010DC208, C4<00>;
L_010DC368 .functor MUXZ 5, L_010DB918, L_010DB8C0, L_010DC260, C4<>;
S_0108FF40 .scope module, "regHeap" "RegHeap" 3 67, 11 1, S_01090270;
 .timescale 0 0;
L_010DCB68 .functor BUFZ 32, L_010DC680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_010DCEB0 .functor BUFZ 32, L_010DC578, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v010D9F90_0 .net *"_s0", 31 0, L_010DC680; 1 drivers
v010D98B0_0 .net *"_s4", 31 0, L_010DC578; 1 drivers
v010D9DD8_0 .alias "clk", 0 0, v010DB678_0;
v010D9E30 .array "mem", 0 31, 31 0;
v010D9C78_0 .net "readReg1", 4 0, L_010DC3C0; 1 drivers
v010D9FE8_0 .net "readReg2", 4 0, L_010DC730; 1 drivers
v010DA300_0 .alias "reg1Data", 31 0, v010DB5C8_0;
v010DA098_0 .alias "reg2Data", 31 0, v010DB6D0_0;
v010D99B8_0 .net "regWrite", 0 0, L_010DC7E0; 1 drivers
v010DA358_0 .alias "writeData", 31 0, v010DC100_0;
v010DA0F0_0 .alias "writeReg", 4 0, v010DC2B8_0;
L_010DC680 .array/port v010D9E30, L_010DC3C0;
L_010DC578 .array/port v010D9E30, L_010DC730;
S_010906B0 .scope module, "signext" "signExt" 3 68, 12 1, S_01090270;
 .timescale 0 0;
v010D9EE0_0 .net *"_s1", 0 0, L_010DC788; 1 drivers
v010D9D80_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v010D9908_0 .net *"_s12", 15 0, C4<1111111111111111>; 1 drivers
v010D9B70_0 .net *"_s2", 1 0, L_010DC4C8; 1 drivers
v010DA040_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v010D9D28_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v010D9960_0 .net *"_s8", 0 0, L_010DC470; 1 drivers
v010D9B18_0 .net "in1", 15 0, L_010DC838; 1 drivers
v010D9F38_0 .alias "out", 31 0, v010DB570_0;
v010DA148_0 .net "temp", 15 0, L_010DC520; 1 drivers
L_010DC788 .part L_010DC838, 15, 1;
L_010DC4C8 .concat [ 1 1 0 0], L_010DC788, C4<0>;
L_010DC470 .cmp/eq 2, L_010DC4C8, C4<00>;
L_010DC520 .functor MUXZ 16, C4<1111111111111111>, C4<0000000000000000>, L_010DC470, C4<>;
L_010DC6D8 .concat [ 16 16 0 0], L_010DC838, L_010DC520;
S_0108FE30 .scope module, "mw32" "muxtwo_32" 3 69, 7 2, S_01090270;
 .timescale 0 0;
v010D8AB8_0 .net *"_s0", 1 0, L_010DC5D0; 1 drivers
v010D8DD0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v010D8B10_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v010D8B68_0 .net *"_s6", 0 0, L_010DE450; 1 drivers
v010D8BC0_0 .alias "in1", 31 0, v010DB6D0_0;
v010D8C18_0 .alias "in2", 31 0, v010DB570_0;
v010D8CC8_0 .alias "out", 31 0, v010DB7D8_0;
v010D9E88_0 .net "sl", 0 0, L_010DE4A8; 1 drivers
L_010DC5D0 .concat [ 1 1 0 0], L_010DE4A8, C4<0>;
L_010DE450 .cmp/eq 2, L_010DC5D0, C4<00>;
L_010DE3F8 .functor MUXZ 32, L_010DC6D8, L_010DCEB0, L_010DE450, C4<>;
S_0108F9F0 .scope module, "aluControl" "ALUControl" 3 70, 13 1, S_01090270;
 .timescale 0 0;
v010D8A60_0 .var "aluctrl", 3 0;
v010D9198_0 .net "aluop", 1 0, L_010DEA28; 1 drivers
v010D9090_0 .net "clk", 0 0, C4<z>; 0 drivers
v010D92F8_0 .net "func", 5 0, L_010DE190; 1 drivers
E_0108CDE0 .event edge, v010D91F0_0, v010D9198_0, v010D92F8_0;
S_0108FDA8 .scope module, "alu" "ALU" 3 71, 14 1, S_01090270;
 .timescale 0 0;
v010D92A0_0 .net "clk", 0 0, C4<z>; 0 drivers
v010D91F0_0 .alias "ctrl", 3 0, v010DB780_0;
v010D8C70_0 .alias "in1", 31 0, v010DB5C8_0;
v010D8ED8_0 .alias "in2", 31 0, v010DB7D8_0;
v010D8900_0 .alias "out", 31 0, v010DB728_0;
v010D8D20_0 .var "result", 31 0;
v010D8D78_0 .var "zero", 0 0;
E_0108CE60 .event edge, v010D91F0_0, v010D8ED8_0, v010D8C70_0;
S_0108FC98 .scope module, "dm" "DM" 3 72, 15 1, S_01090270;
 .timescale 0 0;
v0108C6F8_0 .net *"_s0", 2 0, L_010DE6B8; 1 drivers
v010D9668_0 .net *"_s10", 2 0, C4<011>; 1 drivers
v010D9458_0 .net *"_s14", 28 0, C4<00000000000000000000000000000>; 1 drivers
v010D9560_0 .net *"_s15", 31 0, L_010DEA80; 1 drivers
v010D9610_0 .net *"_s16", 31 0, L_010DE818; 1 drivers
v010D96C0_0 .net *"_s18", 7 0, L_010DE348; 1 drivers
v010D9400_0 .net *"_s20", 2 0, C4<010>; 1 drivers
v010D94B0_0 .net *"_s24", 28 0, C4<00000000000000000000000000000>; 1 drivers
v010D9718_0 .net *"_s25", 31 0, L_010DE2F0; 1 drivers
v010D9508_0 .net *"_s26", 31 0, L_010DE768; 1 drivers
v010D95B8_0 .net *"_s28", 7 0, L_010DE7C0; 1 drivers
v010D9770_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v010D97C8_0 .net *"_s30", 1 0, C4<01>; 1 drivers
v010D9820_0 .net *"_s34", 29 0, C4<000000000000000000000000000000>; 1 drivers
v010D93A8_0 .net *"_s35", 31 0, L_010DE9D0; 1 drivers
v010D9140_0 .net *"_s36", 31 0, L_010DEB88; 1 drivers
v010D8F30_0 .net *"_s38", 7 0, L_010DE870; 1 drivers
v010D9248_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v010D8E80_0 .net *"_s40", 31 0, L_010DE298; 1 drivers
v010D9350_0 .net *"_s42", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v010D8E28_0 .net *"_s6", 0 0, L_010DE1E8; 1 drivers
v010D88A8_0 .net *"_s8", 7 0, L_010DE710; 1 drivers
v010D8F88_0 .alias "clk", 0 0, v010DB678_0;
v010D90E8_0 .alias "inAddr", 31 0, v010DB728_0;
v010D8958 .array "mem", 0 1023, 7 0;
v010D8FE0_0 .net "memRead", 0 0, L_010DE920; 1 drivers
v010D9038_0 .net "memWrite", 0 0, L_010DEB30; 1 drivers
v010D89B0_0 .alias "outData", 31 0, v010DB518_0;
v010D8A08_0 .alias "writeData", 31 0, v010DB6D0_0;
E_0108CFC0 .event posedge, v010D8F88_0;
L_010DE6B8 .concat [ 1 2 0 0], L_010DE920, C4<00>;
L_010DE1E8 .cmp/eq 3, L_010DE6B8, C4<001>;
L_010DE710 .array/port v010D8958, L_010DE818;
L_010DEA80 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_010DE818 .arith/sum 32, v010D8D20_0, L_010DEA80;
L_010DE348 .array/port v010D8958, L_010DE768;
L_010DE2F0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_010DE768 .arith/sum 32, v010D8D20_0, L_010DE2F0;
L_010DE7C0 .array/port v010D8958, L_010DEB88;
L_010DE9D0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_010DEB88 .arith/sum 32, v010D8D20_0, L_010DE9D0;
L_010DE870 .array/port v010D8958, v010D8D20_0;
L_010DE298 .concat [ 8 8 8 8], L_010DE870, L_010DE7C0, L_010DE348, L_010DE710;
L_010DE8C8 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_010DE298, L_010DE1E8, C4<>;
S_0108FEB8 .scope module, "mw32_2" "muxtwo_32" 3 73, 7 2, S_01090270;
 .timescale 0 0;
v0108C648_0 .net *"_s0", 1 0, L_010DEAD8; 1 drivers
v0108C7A8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0108C490_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0108C4E8_0 .net *"_s6", 0 0, L_010DE0E0; 1 drivers
v0108C800_0 .alias "in1", 31 0, v010DB728_0;
v0108C598_0 .alias "in2", 31 0, v010DB518_0;
v0108C6A0_0 .alias "out", 31 0, v010DC100_0;
v0108C5F0_0 .net "sl", 0 0, L_010DE500; 1 drivers
L_010DEAD8 .concat [ 1 1 0 0], L_010DE500, C4<0>;
L_010DE0E0 .cmp/eq 2, L_010DEAD8, C4<00>;
L_010DE138 .functor MUXZ 32, L_010DE8C8, v010D8D20_0, L_010DE0E0, C4<>;
    .scope S_0108EEC8;
T_0 ;
    %set/v v010DB308_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0108EEC8;
T_1 ;
    %wait E_0108D200;
    %load/v 8, v010DAA70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %set/v v010DB308_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v010DB308_0, 32;
    %set/v v010DAA18_0, 8, 32;
    %delay 1, 0;
    %load/v 8, v010DA9C0_0, 32;
    %set/v v010DB308_0, 8, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0108FB88;
T_2 ;
    %vpi_call 8 11 "$readmemh", "IMData2.data", v010DAB78;
    %end;
    .thread T_2;
    .scope S_010905A0;
T_3 ;
    %wait E_0108D400;
    %load/v 8, v010D9CD0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.3, 6;
    %ix/load 0, 9, 0;
    %assign/v0 v010DA670_0, 0, 0;
    %jmp T_3.5;
T_3.0 ;
    %movi 8, 290, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v010DA670_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %movi 8, 240, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v010DA670_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %movi 8, 136, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v010DA670_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %movi 8, 5, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v010DA670_0, 0, 8;
    %jmp T_3.5;
T_3.5 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0108FF40;
T_4 ;
    %vpi_call 11 15 "$readmemh", "regHeapData.data", v010D9E30;
    %end;
    .thread T_4;
    .scope S_0108FF40;
T_5 ;
    %wait E_0108CFC0;
    %load/v 8, v010D99B8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v010DA358_0, 32;
    %ix/getv 3, v010DA0F0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010D9E30, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0108F9F0;
T_6 ;
    %wait E_0108CDE0;
    %load/v 8, v010D9198_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v010D9198_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_6.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v010D9198_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_6.4, 4;
    %load/v 8, v010D92F8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 0;
    %jmp T_6.12;
T_6.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.12;
T_6.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.12;
T_6.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 0;
    %jmp T_6.12;
T_6.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.12;
T_6.10 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 8;
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v010D8A60_0, 0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0108FDA8;
T_7 ;
    %set/v v010D8D78_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0108FDA8;
T_8 ;
    %wait E_0108CE60;
    %load/v 8, v010D91F0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_8.5, 6;
    %set/v v010D8D20_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/v 8, v010D8C70_0, 32;
    %load/v 40, v010D8ED8_0, 32;
    %and 8, 40, 32;
    %set/v v010D8D20_0, 8, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/v 40, v010D8C70_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v010D8ED8_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v010D8D20_0, 8, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/v 8, v010D8C70_0, 32;
    %load/v 40, v010D8ED8_0, 32;
    %add 8, 40, 32;
    %set/v v010D8D20_0, 8, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/v 8, v010D8C70_0, 32;
    %load/v 40, v010D8ED8_0, 32;
    %sub 8, 40, 32;
    %set/v v010D8D20_0, 8, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/v 8, v010D8C70_0, 32;
    %load/v 40, v010D8ED8_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.10, 8;
T_8.8 ; End of true expr.
    %jmp/0  T_8.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.10;
T_8.9 ;
    %mov 9, 0, 32; Return false value
T_8.10 ;
    %set/v v010D8D20_0, 9, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/v 40, v010D8C70_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v010D8ED8_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %inv 40, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v010D8D20_0, 8, 32;
    %jmp T_8.7;
T_8.7 ;
    %load/v 8, v010D8D20_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_8.11, 8;
    %mov 9, 1, 1;
    %jmp/1  T_8.13, 8;
T_8.11 ; End of true expr.
    %jmp/0  T_8.12, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_8.13;
T_8.12 ;
    %mov 9, 0, 1; Return false value
T_8.13 ;
    %set/v v010D8D78_0, 9, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0108FC98;
T_9 ;
    %vpi_call 15 12 "$readmemh", "DMData.data", v010D8958;
    %end;
    .thread T_9;
    .scope S_0108FC98;
T_10 ;
    %wait E_0108CFC0;
    %load/v 8, v010D9038_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v010D8A08_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v010D90E8_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v010D8958, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 8, v010D8A08_0, 8;
    %jmp T_10.3;
T_10.2 ;
    %mov 8, 2, 8;
T_10.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v010D90E8_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v010D8958, 8, 8;
t_2 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 8, v010D8A08_0, 9;
    %jmp T_10.5;
T_10.4 ;
    %mov 8, 2, 9;
T_10.5 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 17, v010D90E8_0, 32;
    %ix/get 3, 17, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v010D8958, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.6, 4;
    %load/x1p 8, v010D8A08_0, 8;
    %jmp T_10.7;
T_10.6 ;
    %mov 8, 2, 8;
T_10.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v010D90E8_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v010D8958, 8, 8;
t_4 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01090270;
T_11 ;
    %end;
    .thread T_11;
    .scope S_01090050;
T_12 ;
    %vpi_call 2 7 "$dumpfile", "test1.vcd";
    %vpi_call 2 8 "$dumpvars";
    %set/v v010DBFA0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 11 "$finish";
    %end;
    .thread T_12;
    .scope S_01090050;
T_13 ;
    %delay 10, 0;
    %load/v 8, v010DBFA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010DBFA0_0, 0, 8;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "G:\cpu\testBench.v";
    "./CPU.v";
    "./PC.v";
    "./Add4.v";
    "./AddBranch.v";
    "./muxtwo_32.v";
    "./IM.v";
    "./controlUnit.v";
    "./muxtwo_4.v";
    "./RegHeap.v";
    "./signExt.v";
    "./ALUControl.v";
    "./ALU.v";
    "./DM.v";
