Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date              : Thu Jul  6 18:33:46 2023
| Host              : Sega running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mts_wrapper_timing_summary_routed.rpt -pb mts_wrapper_timing_summary_routed.pb -rpx mts_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mts_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                2           
TIMING-9   Warning   Unknown CDC Logic                           1           
TIMING-18  Warning   Missing input or output delay               1           
CLKC-56    Advisory  MMCME4 with global clock driver has no LOC  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.131       -6.167                    140                47113        0.002        0.000                      0                47097        0.100        0.000                       0                 19400  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
PL_CLK                                                                                               {0.000 1.000}        2.000           500.000         
  clk_out1_mts_MTSclkwiz_0                                                                           {0.000 1.000}        2.000           500.000         
  clk_out2_mts_MTSclkwiz_0                                                                           {0.000 2.000}        4.000           250.000         
  clkfbout_mts_MTSclkwiz_0                                                                           {0.000 1.000}        2.000           500.000         
RFADC0_CLK                                                                                           {0.000 2.000}        4.000           250.000         
RFADC1_CLK                                                                                           {0.000 2.000}        4.000           250.000         
RFADC2_CLK                                                                                           {0.000 2.000}        4.000           250.000         
RFADC3_CLK                                                                                           {0.000 2.000}        4.000           250.000         
RFDAC0_CLK                                                                                           {0.000 12.800}       25.600          39.062          
RFDAC1_CLK                                                                                           {0.000 12.800}       25.600          39.062          
RFDAC2_CLK                                                                                           {0.000 12.800}       25.600          39.062          
RFDAC3_CLK                                                                                           {0.000 12.800}       25.600          39.062          
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_CLK                                                                                                                                                                                                                                                 0.100        0.000                       0                     3  
  clk_out1_mts_MTSclkwiz_0                                                                                -0.131       -6.167                    140                25144        0.002        0.000                      0                25144        0.350        0.000                       0                 10475  
  clk_out2_mts_MTSclkwiz_0                                                                                                                                                                                                                             0.500        0.000                       0                     4  
  clkfbout_mts_MTSclkwiz_0                                                                                                                                                                                                                             0.710        0.000                       0                     3  
clk_pl_0                                                                                                   2.736        0.000                      0                20355        0.012        0.000                      0                20355        3.400        0.000                       0                  8432  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.557        0.000                      0                  997        0.009        0.000                      0                  997       24.468        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_mts_MTSclkwiz_0                                                                                  49.484        0.000                      0                    8                                                                        
clk_out1_mts_MTSclkwiz_0                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        1.540        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_mts_MTSclkwiz_0                                                                             clk_out1_mts_MTSclkwiz_0                                                                                   0.307        0.000                      0                  483        0.118        0.000                      0                  483  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   7.290        0.000                      0                   18        1.254        0.000                      0                   18  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.591        0.000                      0                  100        0.109        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               PL_CLK                                                                                               clk_out1_mts_MTSclkwiz_0                                                                             
(none)                                                                                               clk_out1_mts_MTSclkwiz_0                                                                             clk_out1_mts_MTSclkwiz_0                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_out1_mts_MTSclkwiz_0                                                                             
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_mts_MTSclkwiz_0                                                                             
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                               RFADC0_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFADC1_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFADC2_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFADC3_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFDAC0_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFDAC1_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFDAC2_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               RFDAC3_CLK                                                                                           clk_pl_0                                                                                             
(none)                                                                                               clk_out1_mts_MTSclkwiz_0                                                                             clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               clk_out1_mts_MTSclkwiz_0                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_pl_0                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    PL_CLK                                                                                               
(none)                                                                                                                                                                                                    clk_out1_mts_MTSclkwiz_0                                                                             
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PL_CLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         2.000       0.710      BUFGCE_X0Y36   mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         2.000       0.929      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         2.000       1.450      SLICE_X93Y137  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       2.000       98.000     MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.900         1.000       0.100      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.900         1.000       0.100      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.000       0.725      SLICE_X93Y137  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.000       0.725      SLICE_X93Y137  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.900         1.000       0.100      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.900         1.000       0.100      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.000       0.725      SLICE_X93Y137  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.000       0.725      SLICE_X93Y137  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  clk_out1_mts_MTSclkwiz_0

Setup :          140  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -6.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.152ns (9.556%)  route 1.439ns (90.444%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.763 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.492ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.674ns (routing 1.353ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.002     3.202    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y96         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.281 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.095     3.376    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X52Y95         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.412 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0_replica/O
                         net (fo=3, routed)           0.142     3.554    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/READ_ADDR_EN_O_repN_alias
    SLICE_X53Y95         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.591 r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=31, routed)          1.202     4.793    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X7Y6          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.674     4.763    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y6          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.289     5.053    
                         clock uncertainty           -0.049     5.003    
    RAMB36_X7Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.661    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.661    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.150ns (9.243%)  route 1.473ns (90.757%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 4.800 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.492ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.711ns (routing 1.353ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.002     3.202    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y96         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.281 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.095     3.376    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X52Y95         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.412 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0_replica/O
                         net (fo=3, routed)           0.149     3.561    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/READ_ADDR_EN_O_repN_alias
    SLICE_X52Y97         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     3.596 r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=31, routed)          1.229     4.825    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X6Y1          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.711     4.800    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y1          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.289     5.090    
                         clock uncertainty           -0.049     5.041    
    RAMB36_X6Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.699    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.077ns (4.199%)  route 1.757ns (95.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 4.920 - 2.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.025ns (routing 1.492ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.353ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.025     3.225    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X87Y81         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.302 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][80]/Q
                         net (fo=2, routed)           1.757     5.059    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X3Y10         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.831     4.920    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.289     5.210    
                         clock uncertainty           -0.049     5.160    
    RAMB36_X3Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228     4.932    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.150ns (9.594%)  route 1.414ns (90.406%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 4.778 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.492ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.689ns (routing 1.353ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.002     3.202    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y96         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.281 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.095     3.376    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X52Y95         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.412 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0_replica/O
                         net (fo=3, routed)           0.142     3.554    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/READ_ADDR_EN_O_repN_alias
    SLICE_X52Y99         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     3.589 r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=57, routed)          1.176     4.765    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y39         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.689     4.778    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y39         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253     5.032    
                         clock uncertainty           -0.049     4.983    
    RAMB36_X5Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.641    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.641    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.150ns (9.134%)  route 1.492ns (90.866%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 4.860 - 2.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.492ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.353ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.002     3.202    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y96         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.281 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg/Q
                         net (fo=3, routed)           0.095     3.376    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_en_temp
    SLICE_X52Y95         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.412 r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0_replica/O
                         net (fo=3, routed)           0.149     3.561    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/READ_ADDR_EN_O_repN_alias
    SLICE_X52Y97         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     3.596 r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=31, routed)          1.248     4.844    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y38         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.771     4.860    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y38         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253     5.114    
                         clock uncertainty           -0.049     5.065    
    RAMB36_X4Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.723    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.352ns (20.915%)  route 1.331ns (79.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 4.997 - 2.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.492ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.353ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.183     3.383    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m2_axis_aclk
    RFADC_X0Y2           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_FABRIC_CLK_DATA_ADC3[0])
                                                      0.352     3.735 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DATA_ADC3[0]
                         net (fo=11, routed)          1.331     5.066    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/B[0]
    DSP48E2_X22Y25       DSP_A_B_DATA                                 r  mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.907     4.997    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/CLK
    DSP48E2_X22Y25       DSP_A_B_DATA                                 r  mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.271     5.268    
                         clock uncertainty           -0.049     5.219    
    DSP48E2_X22Y25       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.273     4.946    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.946    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.129ns (8.069%)  route 1.470ns (91.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 4.815 - 2.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.988ns (routing 1.492ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.353ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.988     3.188    mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X52Y94         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.267 f  mts_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[12]/Q
                         net (fo=7, routed)           0.107     3.374    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X52Y95         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.424 r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_comp/O
                         net (fo=57, routed)          1.363     4.787    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y43         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.726     4.815    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y43         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253     5.069    
                         clock uncertainty           -0.049     5.019    
    RAMB36_X5Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     4.677    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][647]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.079ns (5.077%)  route 1.477ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 4.756 - 2.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.040ns (routing 1.492ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.353ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.040     3.240    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X87Y38         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][647]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.319 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][647]/Q
                         net (fo=2, routed)           1.477     4.796    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X7Y25         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.667     4.756    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y25         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.271     5.027    
                         clock uncertainty           -0.049     4.978    
    RAMB36_X7Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291     4.687    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.342ns (20.398%)  route 1.335ns (79.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 4.997 - 2.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.183ns (routing 1.492ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.353ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.183     3.383    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m2_axis_aclk
    RFADC_X0Y2           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_FABRIC_CLK_DATA_ADC3[1])
                                                      0.342     3.725 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DATA_ADC3[1]
                         net (fo=11, routed)          1.335     5.059    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/B[1]
    DSP48E2_X22Y25       DSP_A_B_DATA                                 r  mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.907     4.997    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/CLK
    DSP48E2_X22Y25       DSP_A_B_DATA                                 r  mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.271     5.268    
                         clock uncertainty           -0.049     5.219    
    DSP48E2_X22Y25       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.264     4.955    mts_i/IQ_product_0/U0/iq_product_struct/product3/iq_product_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.077ns (4.164%)  route 1.772ns (95.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 4.934 - 2.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.036ns (routing 1.492ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.353ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.036     3.236    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X83Y27         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.313 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=2, routed)           1.772     5.085    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y10         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.845     4.934    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     5.278    
                         clock uncertainty           -0.049     5.228    
    RAMB36_X2Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248     4.980    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 -0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][662]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.058ns (27.292%)  route 0.155ns (72.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      2.603ns (routing 1.353ns, distribution 1.250ns)
  Clock Net Delay (Destination): 3.072ns (routing 1.492ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.603     2.692    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X75Y40         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][662]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.750 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][662]/Q
                         net (fo=2, routed)           0.155     2.905    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.072     3.272    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.931    
    RAMB36_X7Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     2.903    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][659]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.058ns (27.399%)  route 0.154ns (72.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      2.604ns (routing 1.353ns, distribution 1.251ns)
  Clock Net Delay (Destination): 3.072ns (routing 1.492ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.604     2.693    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X75Y40         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.751 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][659]/Q
                         net (fo=2, routed)           0.154     2.905    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.072     3.272    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.931    
    RAMB36_X7Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     2.903    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][661]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.057ns (26.305%)  route 0.160ns (73.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      2.603ns (routing 1.353ns, distribution 1.250ns)
  Clock Net Delay (Destination): 3.072ns (routing 1.492ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.603     2.692    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X75Y40         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][661]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.749 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][661]/Q
                         net (fo=2, routed)           0.160     2.909    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.072     3.272    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.931    
    RAMB36_X7Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     2.903    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][590]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.060ns (21.004%)  route 0.226ns (78.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      2.572ns (routing 1.353ns, distribution 1.219ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.492ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.572     2.661    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y156        FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][590]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y156        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.721 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][590]/Q
                         net (fo=2, routed)           0.226     2.947    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.098     3.298    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.331     2.967    
    RAMB36_X7Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     2.939    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.095ns (56.315%)  route 0.074ns (43.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      2.704ns (routing 1.353ns, distribution 1.351ns)
  Clock Net Delay (Destination): 3.034ns (routing 1.492ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.704     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X88Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/Q
                         net (fo=8, routed)           0.065     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]
    SLICE_X89Y71         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.034     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[3]_i_1/O
                         net (fo=1, routed)           0.009     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/p_0_in__2[3]
    SLICE_X89Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.034     3.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X89Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]/C
                         clock pessimism             -0.343     2.891    
    SLICE_X89Y71         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][657]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.058ns (26.172%)  route 0.164ns (73.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      2.604ns (routing 1.353ns, distribution 1.251ns)
  Clock Net Delay (Destination): 3.072ns (routing 1.492ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.604     2.693    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X75Y40         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][657]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.751 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][657]/Q
                         net (fo=2, routed)           0.164     2.915    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.072     3.272    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y7          RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.341     2.931    
    RAMB36_X7Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.028     2.903    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.661%)  route 0.096ns (62.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.602ns (routing 1.353ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.908ns (routing 1.492ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.602     2.692    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X62Y89         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.750 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=5, routed)           0.096     2.846    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X63Y89         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.908     3.108    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X63Y89         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism             -0.335     2.774    
    SLICE_X63Y89         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.834    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][591]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.059ns (20.326%)  route 0.231ns (79.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      2.572ns (routing 1.353ns, distribution 1.219ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.492ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.572     2.661    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y156        FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][591]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y156        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.720 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][591]/Q
                         net (fo=2, routed)           0.231     2.952    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.098     3.298    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.331     2.967    
    RAMB36_X7Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     2.939    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][587]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.061ns (20.933%)  route 0.230ns (79.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      2.573ns (routing 1.353ns, distribution 1.220ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.492ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.573     2.662    mts_i/ila_0/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y156        FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][587]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y156        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.723 r  mts_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][587]/Q
                         net (fo=2, routed)           0.230     2.954    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.098     3.298    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y32         RAMB36E2                                     r  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.331     2.967    
    RAMB36_X7Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     2.939    mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.474%)  route 0.093ns (53.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      2.601ns (routing 1.353ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.924ns (routing 1.492ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.601     2.690    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_i
    SLICE_X71Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.749 f  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.071     2.820    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[3]
    SLICE_X73Y77         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     2.842 r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[8]_i_1/O
                         net (fo=1, routed)           0.022     2.864    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[8]
    SLICE_X73Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.924     3.124    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_i
    SLICE_X73Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.335     2.789    
    SLICE_X73Y77         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.849    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mts_MTSclkwiz_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         2.000       0.374      RFADC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         2.000       0.374      RFADC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         2.000       0.374      RFADC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         2.000       0.374      RFADC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RFDAC/FABRIC_CLK    n/a            1.600         2.000       0.400      RFDAC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     RFDAC/FABRIC_CLK    n/a            1.600         2.000       0.400      RFDAC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     RFDAC/FABRIC_CLK    n/a            1.600         2.000       0.400      RFDAC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Min Period        n/a     RFDAC/FABRIC_CLK    n/a            1.600         2.000       0.400      RFDAC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         2.000       0.431      RAMB36_X5Y13  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         2.000       0.431      RAMB36_X5Y13  mts_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RFDAC/FABRIC_CLK    n/a            0.640         1.000       0.360      RFDAC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    RFDAC/FABRIC_CLK    n/a            0.640         1.000       0.360      RFDAC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y1    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y2    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         1.000       0.350      RFADC_X0Y3    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    RFDAC/FABRIC_CLK    n/a            0.640         1.000       0.360      RFDAC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    RFDAC/FABRIC_CLK    n/a            0.640         1.000       0.360      RFDAC_X0Y0    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mts_MTSclkwiz_0
  To Clock:  clk_out2_mts_MTSclkwiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mts_MTSclkwiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     BUFGCE_DIV/I        n/a            1.290         4.000       2.710      BUFGCE_DIV_X0Y31  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCM_X0Y7         mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0          mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mts_MTSclkwiz_0
  To Clock:  clkfbout_mts_MTSclkwiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mts_MTSclkwiz_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         2.000       0.710      BUFGCE_X0Y189  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         2.000       0.929      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         2.000       0.929      MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       2.000       98.000     MMCM_X0Y7      mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.030ns (14.311%)  route 6.167ns (85.689%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.691ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.477     8.581    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X90Y102        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     8.672 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/sw_rst_cond_d1_i_2/O
                         net (fo=4, routed)           0.342     9.013    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_reg
    SLICE_X92Y99         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     9.123 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error_i_2/O
                         net (fo=1, routed)           0.319     9.442    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error_i_2_n_0
    SLICE_X90Y102        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     9.600 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error_i_1/O
                         net (fo=1, routed)           0.030     9.630    mts_i/clocktreeMTS/MTSclkwiz/inst/ip2bus_error_int1
    SLICE_X90Y102        FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.152    12.334    mts_i/clocktreeMTS/MTSclkwiz/inst/s_axi_aclk
    SLICE_X90Y102        FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/ip2bus_error_reg/C
                         clock pessimism              0.138    12.472    
                         clock uncertainty           -0.130    12.342    
    SLICE_X90Y102        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.367    mts_i/clocktreeMTS/MTSclkwiz/inst/ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 0.858ns (12.368%)  route 6.079ns (87.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 12.324 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.691ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.477     8.581    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X90Y102        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     8.672 f  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/sw_rst_cond_d1_i_2/O
                         net (fo=4, routed)           0.342     9.013    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_reg
    SLICE_X92Y99         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     9.109 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.261     9.370    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/reset_trig0
    SLICE_X92Y99         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.142    12.324    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X92Y99         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/reset_trig_reg/C
                         clock pessimism              0.138    12.462    
                         clock uncertainty           -0.130    12.332    
    SLICE_X92Y99         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.357    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 0.835ns (12.210%)  route 6.003ns (87.790%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 12.324 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.691ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.477     8.581    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X90Y102        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     8.672 f  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/sw_rst_cond_d1_i_2/O
                         net (fo=4, routed)           0.295     8.966    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_reg
    SLICE_X92Y99         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     9.039 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=1, routed)           0.232     9.271    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/sw_rst_cond
    SLICE_X92Y99         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.142    12.324    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X92Y99         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/sw_rst_cond_d1_reg/C
                         clock pessimism              0.138    12.462    
                         clock uncertainty           -0.130    12.332    
    SLICE_X92Y99         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    12.357    mts_i/clocktreeMTS/MTSclkwiz/inst/SOFT_RESET_I/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 0.759ns (11.252%)  route 5.987ns (88.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.691ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.921     9.025    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X90Y91         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     9.113 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][3]_i_1/O
                         net (fo=1, routed)           0.066     9.179    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/D[3]
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.139    12.321    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/C
                         clock pessimism              0.138    12.459    
                         clock uncertainty           -0.130    12.329    
    SLICE_X90Y91         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.354    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.770ns (11.462%)  route 5.948ns (88.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 12.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.691ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.921     9.025    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X90Y91         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     9.124 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][3]_i_1/O
                         net (fo=1, routed)           0.027     9.151    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][31]_1[3]
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.139    12.321    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][3]/C
                         clock pessimism              0.138    12.459    
                         clock uncertainty           -0.130    12.329    
    SLICE_X90Y91         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.354    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.671ns (10.182%)  route 5.919ns (89.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 12.320 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.691ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.919     9.023    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_wdata[3]
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.138    12.320    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X90Y91         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[28]/C
                         clock pessimism              0.138    12.458    
                         clock uncertainty           -0.130    12.328    
    SLICE_X90Y91         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.353    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 0.671ns (10.204%)  route 5.905ns (89.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 12.326 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.691ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.905     9.009    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_wdata[3]
    SLICE_X90Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.144    12.326    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X90Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]/C
                         clock pessimism              0.138    12.464    
                         clock uncertainty           -0.130    12.335    
    SLICE_X90Y92         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.360    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][3]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 0.671ns (10.251%)  route 5.875ns (89.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 12.326 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.691ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.875     8.979    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_wdata[3]
    SLICE_X90Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.144    12.326    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X90Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][3]/C
                         clock pessimism              0.138    12.464    
                         clock uncertainty           -0.130    12.335    
    SLICE_X90Y92         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.360    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][3]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.671ns (10.270%)  route 5.863ns (89.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.691ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.863     8.967    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_wdata[3]
    SLICE_X92Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.133    12.315    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X92Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][3]/C
                         clock pessimism              0.138    12.453    
                         clock uncertainty           -0.130    12.323    
    SLICE_X92Y92         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.348    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][3]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.671ns (10.307%)  route 5.839ns (89.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 12.314 - 10.000 ) 
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.764ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.691ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.433    mts_i/zynq_ultra_ps_e_0/U0/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[3])
                                                      0.671     3.104 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2WDATA[3]
                         net (fo=170, routed)         5.839     8.943    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_wdata[3]
    SLICE_X89Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.132    12.314    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X89Y92         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][3]/C
                         clock pessimism              0.138    12.452    
                         clock uncertainty           -0.130    12.322    
    SLICE_X89Y92         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.347    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.248ns (routing 0.691ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.764ns, distribution 1.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.248     2.430    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/aux_clk
    SLICE_X112Y178       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y178       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.490 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[2]/Q
                         net (fo=1, routed)           0.108     2.598    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r[2]
    SLICE_X113Y178       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.521     2.747    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/aux_clk
    SLICE_X113Y178       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[3]/C
                         clock pessimism             -0.222     2.525    
    SLICE_X113Y178       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.585    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/drp_drdy_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_const_done_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.059ns (19.889%)  route 0.238ns (80.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      2.253ns (routing 0.691ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.566ns (routing 0.764ns, distribution 1.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.253     2.435    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/constants_config/aux_clk
    SLICE_X117Y123       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y123       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.494 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_done_reg/Q
                         net (fo=3, routed)           0.238     2.731    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_const_done
    SLICE_X113Y117       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_const_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.566     2.792    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/aux_clk
    SLICE_X113Y117       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_const_done_r_reg/C
                         clock pessimism             -0.138     2.654    
    SLICE_X113Y117       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.716    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_const_done_r_reg
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.095ns (54.748%)  route 0.079ns (45.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      2.237ns (routing 0.691ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.506ns (routing 0.764ns, distribution 1.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.237     2.419    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/aux_clk
    SLICE_X111Y182       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y182       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.480 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/Q
                         net (fo=11, routed)          0.070     2.549    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status_sm_state__0[2]
    SLICE_X112Y182       LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.034     2.583 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_i_1/O
                         net (fo=1, routed)           0.009     2.592    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_i_1_n_0
    SLICE_X112Y182       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.506     2.732    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/aux_clk
    SLICE_X112Y182       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_reg/C
                         clock pessimism             -0.220     2.513    
    SLICE_X112Y182       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.575    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.status_timer_start_reg
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.836%)  route 0.086ns (48.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.257ns (routing 0.691ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.536ns (routing 0.764ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.257     2.439    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/aux_clk
    SLICE_X115Y169       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y169       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.497 f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req_reg/Q
                         net (fo=4, routed)           0.066     2.563    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dummy_read_req
    SLICE_X114Y168       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     2.598 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs[1]_i_1__2/O
                         net (fo=1, routed)           0.020     2.618    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs[1]_i_1__2_n_0
    SLICE_X114Y168       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.536     2.762    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/aux_clk
    SLICE_X114Y168       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]/C
                         clock pessimism             -0.222     2.540    
    SLICE_X114Y168       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.600    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/FSM_sequential_fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/FSM_sequential_fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.239%)  route 0.094ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.246ns (routing 0.691ns, distribution 1.555ns)
  Clock Net Delay (Destination): 2.513ns (routing 0.764ns, distribution 1.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.246     2.428    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/clk
    SLICE_X114Y143       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/FSM_sequential_fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/FSM_sequential_fsm_cs_reg[0]/Q
                         net (fo=73, routed)          0.065     2.553    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/fsm_cs[0]
    SLICE_X115Y143       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.575 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_i_1/O
                         net (fo=1, routed)           0.029     2.604    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_i_1_n_0
    SLICE_X115Y143       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.513     2.739    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/clk
    SLICE_X115Y143       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_reg/C
                         clock pessimism             -0.222     2.517    
    SLICE_X115Y143       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.577    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/user_drp_drdy_reg
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.995ns (routing 0.691ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.764ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.995     2.177    mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y142        FDRE                                         r  mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y142        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.235 r  mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.107     2.342    mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X27Y142        SRL16E                                       r  mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.264     2.490    mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y142        SRL16E                                       r  mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.203     2.287    
    SLICE_X27Y142        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.316    mts_i/control_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.119ns (60.406%)  route 0.078ns (39.594%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      2.247ns (routing 0.691ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.764ns, distribution 1.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.247     2.429    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/aux_clk
    SLICE_X112Y173       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y173       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[12]/Q
                         net (fo=2, routed)           0.061     2.548    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[12]
    SLICE_X111Y173       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     2.583 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[8]_i_13/O
                         net (fo=1, routed)           0.008     2.591    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[8]_i_13_n_0
    SLICE_X111Y173       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     2.617 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.626    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[8]_i_1_n_11
    SLICE_X111Y173       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.535     2.761    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/aux_clk
    SLICE_X111Y173       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[12]/C
                         clock pessimism             -0.222     2.539    
    SLICE_X111Y173       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.599    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mts_i/gpio_control/axi_gpio_bram_adc/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      2.120ns (routing 0.691ns, distribution 1.429ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.764ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.120     2.302    mts_i/gpio_control/axi_gpio_bram_adc/U0/s_axi_aclk
    SLICE_X88Y148        FDRE                                         r  mts_i/gpio_control/axi_gpio_bram_adc/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.360 r  mts_i/gpio_control/axi_gpio_bram_adc/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.072     2.432    mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X88Y148        FDRE                                         r  mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.391     2.617    mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y148        FDRE                                         r  mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.274     2.343    
    SLICE_X88Y148        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.405    mts_i/gpio_control/axi_gpio_bram_adc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch/syncstages_ff_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.456%)  route 0.107ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.146ns (routing 0.691ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.764ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.146     2.328    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch/dest_clk
    SLICE_X94Y90         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch/syncstages_ff_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y90         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.387 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/xpm_cdc_array_single_glitch/syncstages_ff_reg[3][5]/Q
                         net (fo=3, routed)           0.107     2.495    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_mon_error_reg_sig[5]
    SLICE_X96Y90         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.397     2.623    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X96Y90         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[5]/C
                         clock pessimism             -0.218     2.405    
    SLICE_X96Y90         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.467    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.094ns (39.674%)  route 0.143ns (60.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.141ns (routing 0.691ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.764ns, distribution 1.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.141     2.323    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/aux_clk
    SLICE_X95Y137        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y137        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.381 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count_reg[5]/Q
                         net (fo=2, routed)           0.121     2.502    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count_reg[5]
    SLICE_X98Y138        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.538 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_i_1/O
                         net (fo=1, routed)           0.022     2.560    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_i_1_n_0
    SLICE_X98Y138        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.462     2.688    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/aux_clk
    SLICE_X98Y138        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_reg/C
                         clock pessimism             -0.216     2.472    
    SLICE_X98Y138        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.532    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  mts_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     RFADC/DCLK       n/a            4.000         10.000      6.000      RFADC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK       n/a            4.000         10.000      6.000      RFDAC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       mts_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  mts_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  mts_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  mts_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  mts_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y0     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y1     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y2     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK       n/a            1.600         5.000       3.400      RFADC_X0Y3     mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.356ns (22.346%)  route 1.237ns (77.654%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -10.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    10.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.766ns (routing 1.859ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.766    10.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.290    10.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X99Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148    11.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.046    11.180    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X99Y73         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091    11.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.231    11.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X102Y72        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036    11.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.671    12.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 12.557    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.577ns  (logic 5.252ns (79.855%)  route 1.325ns (20.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075    31.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.274    31.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X98Y70         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.577ns  (logic 5.252ns (79.855%)  route 1.325ns (20.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075    31.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.274    31.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X98Y70         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.577ns  (logic 5.252ns (79.855%)  route 1.325ns (20.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075    31.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.274    31.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X98Y70         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             21.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.577ns  (logic 5.252ns (79.855%)  route 1.325ns (20.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075    31.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.274    31.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X98Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X98Y70         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                 21.981    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.553ns  (logic 5.256ns (80.213%)  route 1.297ns (19.787%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 53.837 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.517ns (routing 1.019ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.155    31.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.079    31.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.247    31.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.517    53.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    53.837    
                         clock uncertainty           -0.235    53.601    
    SLICE_X97Y70         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.025    53.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         53.576    
                         arrival time                         -31.553    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.552ns  (logic 5.256ns (80.225%)  route 1.296ns (19.775%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 53.837 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.517ns (routing 1.019ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.155    31.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.079    31.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246    31.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.517    53.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    53.837    
                         clock uncertainty           -0.235    53.601    
    SLICE_X97Y70         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.026    53.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         53.575    
                         arrival time                         -31.552    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.524ns  (logic 5.290ns (81.086%)  route 1.234ns (18.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.061    31.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X97Y71         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.052    31.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.123    31.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X97Y70         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                 22.034    

Slack (MET) :             22.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.524ns  (logic 5.290ns (81.086%)  route 1.234ns (18.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.061    31.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X97Y71         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.052    31.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.123    31.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X97Y70         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                 22.034    

Slack (MET) :             22.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.524ns  (logic 5.290ns (81.086%)  route 1.234ns (18.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 53.838 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.518ns (routing 1.019ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.895    30.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y71         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077    31.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.156    31.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X98Y71         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.061    31.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.060    31.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X97Y71         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.052    31.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.123    31.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838    52.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.518    53.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.838    
                         clock uncertainty           -0.235    53.602    
    SLICE_X97Y70         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.044    53.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                 22.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.180%)  route 0.098ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.603ns
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Net Delay (Source):      2.454ns (routing 1.686ns, distribution 0.768ns)
  Clock Net Delay (Destination): 2.754ns (routing 1.859ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.454     5.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.098     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X100Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.754    10.603    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism             -5.249     5.354    
    SLICE_X100Y71        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.424    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.017%)  route 0.083ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.541ns
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    5.293ns
  Clock Net Delay (Source):      2.376ns (routing 1.686ns, distribution 0.690ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.859ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.376     5.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X96Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     5.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.083     5.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -5.293     5.248    
    SLICE_X96Y75         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.060     5.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -5.308    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.991%)  route 0.048ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.414ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    4.612ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.674ns (routing 1.147ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.674     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.612     3.803    
    SLICE_X92Y65         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.082%)  route 0.149ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.616ns
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Net Delay (Source):      2.447ns (routing 1.686ns, distribution 0.761ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.859ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.447     5.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/Q
                         net (fo=2, routed)           0.149     5.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[14]
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.767    10.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                         clock pessimism             -5.249     5.367    
    SLICE_X101Y71        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           5.468    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.058ns (38.601%)  route 0.092ns (61.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.611ns
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    5.297ns
  Clock Net Delay (Source):      2.454ns (routing 1.686ns, distribution 0.768ns)
  Clock Net Delay (Destination): 2.762ns (routing 1.859ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.454     5.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=6, routed)           0.092     5.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[2]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.762    10.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism             -5.297     5.314    
    SLICE_X97Y71         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     5.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.418    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.409ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    4.613ns
  Clock Net Delay (Source):      1.471ns (routing 1.019ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.669ns (routing 1.147ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.471     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X94Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.029     3.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][1]
    SLICE_X94Y74         LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.021     3.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.007     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X94Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.669     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X94Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.613     3.797    
    SLICE_X94Y74         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.953%)  route 0.037ns (38.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.455ns
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    4.617ns
  Clock Net Delay (Source):      1.512ns (routing 1.019ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.715ns (routing 1.147ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.512     3.832    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X99Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/Q
                         net (fo=2, routed)           0.029     3.898    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[21]
    SLICE_X99Y76         LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.023     3.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1/O
                         net (fo=1, routed)           0.008     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[20]
    SLICE_X99Y76         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.715     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X99Y76         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
                         clock pessimism             -4.617     3.838    
    SLICE_X99Y76         FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.929    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.457ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    4.616ns
  Clock Net Delay (Source):      1.515ns (routing 1.019ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.147ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.515     3.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X98Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y71         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=4, routed)           0.026     3.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X98Y71         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     3.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.017     3.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X98Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.717     8.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X98Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -4.616     3.841    
    SLICE_X98Y71         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.458ns
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    4.616ns
  Clock Net Delay (Source):      1.516ns (routing 1.019ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.147ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.516     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y73        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/Q
                         net (fo=3, routed)           0.029     3.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]
    SLICE_X101Y73        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     3.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.016     3.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1_n_0
    SLICE_X101Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.718     8.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                         clock pessimism             -4.616     3.842    
    SLICE_X101Y73        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.059ns (59.132%)  route 0.041ns (40.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.410ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    4.614ns
  Clock Net Delay (Source):      1.471ns (routing 1.019ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.147ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.471     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X96Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/Q
                         net (fo=5, routed)           0.034     3.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
    SLICE_X96Y72         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     3.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2/O
                         net (fo=1, routed)           0.007     3.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[6]
    SLICE_X96Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.670     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X96Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
                         clock pessimism             -4.614     3.797    
    SLICE_X96Y72         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     3.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y75   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_mts_MTSclkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.484ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.541ns  (logic 0.080ns (14.787%)  route 0.461ns (85.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X93Y74         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.461     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X93Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X93Y73         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                 49.484    

Slack (MET) :             49.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.505ns  (logic 0.079ns (15.644%)  route 0.426ns (84.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X92Y72         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.426     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X92Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X92Y72         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 49.520    

Slack (MET) :             49.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.454ns  (logic 0.078ns (17.181%)  route 0.376ns (82.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X97Y75         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X97Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y76         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                 49.571    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.080ns (18.913%)  route 0.343ns (81.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X93Y72         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.343     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X93Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X93Y73         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.626ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.399ns  (logic 0.077ns (19.298%)  route 0.322ns (80.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X93Y72         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.322     0.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X93Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X93Y73         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                 49.626    

Slack (MET) :             49.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.362ns  (logic 0.076ns (20.994%)  route 0.286ns (79.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X97Y75         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.286     0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y75         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                 49.663    

Slack (MET) :             49.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.356ns  (logic 0.079ns (22.191%)  route 0.277ns (77.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X97Y75         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.277     0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X97Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y76         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                 49.669    

Slack (MET) :             49.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_mts_MTSclkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X97Y75         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.271     0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y76         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 49.676    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.485ns  (logic 0.079ns (16.289%)  route 0.406ns (83.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X95Y72         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.406     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X99Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X99Y74         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.466ns  (logic 0.076ns (16.309%)  route 0.390ns (83.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X93Y74         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.390     0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X93Y74         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.454ns  (logic 0.078ns (17.181%)  route 0.376ns (82.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X97Y75         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.376     0.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X97Y75         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.446ns  (logic 0.076ns (17.040%)  route 0.370ns (82.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X93Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.370     0.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X93Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X93Y72         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.440ns  (logic 0.077ns (17.500%)  route 0.363ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X97Y75         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.363     0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X99Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X99Y74         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.093%)  route 0.339ns (80.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X95Y72         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.339     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X101Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X101Y74        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.347ns  (logic 0.079ns (22.767%)  route 0.268ns (77.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X92Y74         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.268     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X93Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X93Y74         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.369%)  route 0.202ns (71.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X92Y74         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.202     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X92Y72         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  1.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  clk_out1_mts_MTSclkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.076ns (5.205%)  route 1.384ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 4.940 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.850ns (routing 1.353ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.384     4.789    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X116Y39        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.850     4.940    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X116Y39        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[10]/C
                         clock pessimism              0.271     5.211    
                         clock uncertainty           -0.049     5.162    
    SLICE_X116Y39        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.096    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[10]
  -------------------------------------------------------------------
                         required time                          5.096    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.076ns (5.333%)  route 1.349ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 4.943 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.353ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.349     4.754    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X115Y41        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.853     4.943    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X115Y41        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[9]/C
                         clock pessimism              0.271     5.214    
                         clock uncertainty           -0.049     5.165    
    SLICE_X115Y41        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.099    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[9]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.076ns (5.454%)  route 1.318ns (94.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 4.941 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.353ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.318     4.722    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/rst_n
    SLICE_X114Y42        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.851     4.941    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/clk
    SLICE_X114Y42        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[12]/C
                         clock pessimism              0.271     5.212    
                         clock uncertainty           -0.049     5.163    
    SLICE_X114Y42        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.097    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc00/adc_status_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.097    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.076ns (5.417%)  route 1.327ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 4.951 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.353ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.327     4.732    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/rst_n
    SLICE_X115Y57        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.861     4.951    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/clk
    SLICE_X115Y57        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[10]/C
                         clock pessimism              0.271     5.222    
                         clock uncertainty           -0.049     5.173    
    SLICE_X115Y57        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.107    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[10]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.076ns (5.535%)  route 1.297ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 4.953 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.353ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.297     4.702    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/rst_n
    SLICE_X117Y58        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.863     4.953    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/clk
    SLICE_X117Y58        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[11]/C
                         clock pessimism              0.271     5.224    
                         clock uncertainty           -0.049     5.175    
    SLICE_X117Y58        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.109    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.076ns (5.535%)  route 1.297ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 4.953 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.353ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.297     4.702    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/rst_n
    SLICE_X117Y58        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.863     4.953    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/clk
    SLICE_X117Y58        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[12]/C
                         clock pessimism              0.271     5.224    
                         clock uncertainty           -0.049     5.175    
    SLICE_X117Y58        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     5.109    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.076ns (5.535%)  route 1.297ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 4.953 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.863ns (routing 1.353ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.297     4.702    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/rst_n
    SLICE_X117Y58        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.863     4.953    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/clk
    SLICE_X117Y58        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[9]/C
                         clock pessimism              0.271     5.224    
                         clock uncertainty           -0.049     5.175    
    SLICE_X117Y58        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     5.109    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc03/adc_status_r_reg[9]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.076ns (5.605%)  route 1.280ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 4.945 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.353ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.280     4.685    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/rst_n
    SLICE_X114Y48        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.855     4.945    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/clk
    SLICE_X114Y48        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[9]/C
                         clock pessimism              0.271     5.216    
                         clock uncertainty           -0.049     5.167    
    SLICE_X114Y48        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.101    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[9]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.076ns (5.641%)  route 1.271ns (94.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 4.950 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.353ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.271     4.676    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/rst_n
    SLICE_X116Y54        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.860     4.950    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/clk
    SLICE_X116Y54        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[12]/C
                         clock pessimism              0.271     5.221    
                         clock uncertainty           -0.049     5.172    
    SLICE_X116Y54        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.106    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc01/adc_status_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/adc_status_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_mts_MTSclkwiz_0 rise@2.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.076ns (5.755%)  route 1.245ns (94.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 4.924 - 2.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.492ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.353ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.129     3.329    mts_i/clocktreeMTS/RFingressReset/U0/slowest_sync_clk
    SLICE_X112Y143       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.405 r  mts_i/clocktreeMTS/RFingressReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=399, routed)         1.245     4.649    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/rst_n
    SLICE_X116Y79        FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/adc_status_r_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      2.000     2.000 r  
    AN11                                              0.000     2.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     2.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     2.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     2.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     4.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775     1.744 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.959    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.834     4.924    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/clk
    SLICE_X116Y79        FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/adc_status_r_reg[9]/C
                         clock pessimism              0.271     5.195    
                         clock uncertainty           -0.049     5.146    
    SLICE_X116Y79        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.080    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc02/adc_status_r_reg[9]
  -------------------------------------------------------------------
                         required time                          5.080    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.160%)  route 0.073ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      1.682ns (routing 0.822ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.920ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.682     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y70         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.073     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X90Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.893     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X90Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.302     1.724    
    SLICE_X90Y70         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.674ns (routing 0.822ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.920ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.674     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.098     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X94Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.893     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.296     1.731    
    SLICE_X94Y68         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.862%)  route 0.136ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.672ns (routing 0.822ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.920ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.672     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.136     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.888     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.264     1.758    
    SLICE_X92Y71         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.862%)  route 0.136ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.672ns (routing 0.822ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.920ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.672     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.136     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.888     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.264     1.758    
    SLICE_X92Y71         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.862%)  route 0.136ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.672ns (routing 0.822ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.920ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.672     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.136     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.884     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.264     1.754    
    SLICE_X92Y71         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.862%)  route 0.136ns (78.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      1.672ns (routing 0.822ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.920ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.672     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.136     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X92Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.884     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X92Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.264     1.754    
    SLICE_X92Y71         FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.707ns (routing 0.822ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.920ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.707     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X97Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.921     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.298     1.757    
    SLICE_X97Y75         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.707ns (routing 0.822ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.920ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.707     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X97Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.921     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.298     1.757    
    SLICE_X97Y75         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.707ns (routing 0.822ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.920ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.707     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X97Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.921     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.298     1.757    
    SLICE_X97Y75         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mts_MTSclkwiz_0 rise@0.000ns - clk_out1_mts_MTSclkwiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      1.707ns (routing 0.822ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.920ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.707     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.776 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.108     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X97Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.921     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.298     1.757    
    SLICE_X97Y75         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.107ns (4.072%)  route 2.521ns (95.929%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.203ns (routing 0.691ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.289     5.104    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.203    12.385    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/C
                         clock pessimism              0.204    12.590    
                         clock uncertainty           -0.130    12.460    
    SLICE_X104Y159       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.394    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.107ns (4.104%)  route 2.500ns (95.896%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 12.369 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.187ns (routing 0.691ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.268     5.083    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.187    12.369    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]/C
                         clock pessimism              0.204    12.574    
                         clock uncertainty           -0.130    12.444    
    SLICE_X102Y159       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.378    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.107ns (4.104%)  route 2.500ns (95.896%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 12.369 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.187ns (routing 0.691ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.268     5.083    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X102Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.187    12.369    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X102Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]/C
                         clock pessimism              0.204    12.574    
                         clock uncertainty           -0.130    12.444    
    SLICE_X102Y159       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.378    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.107ns (4.095%)  route 2.506ns (95.905%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.691ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.274     5.089    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X105Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.196    12.378    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X105Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/C
                         clock pessimism              0.204    12.583    
                         clock uncertainty           -0.130    12.453    
    SLICE_X105Y159       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.387    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.107ns (4.095%)  route 2.506ns (95.905%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.691ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.250     2.476    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.555 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.232     3.787    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.815 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        1.274     5.089    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X105Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.196    12.378    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X105Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/C
                         clock pessimism              0.204    12.583    
                         clock uncertainty           -0.130    12.453    
    SLICE_X105Y159       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.387    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  7.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.056ns (3.950%)  route 1.362ns (96.050%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.707     2.766    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X105Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X105Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg/C
                         clock pessimism             -0.136     1.532    
    SLICE_X105Y159       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.512    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.056ns (3.931%)  route 1.369ns (96.069%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.714     2.773    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X104Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X104Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]/C
                         clock pessimism             -0.136     1.536    
    SLICE_X104Y159       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.516    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.056ns (3.950%)  route 1.362ns (96.050%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.465ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.707     2.766    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X105Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.517     1.664    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X105Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]/C
                         clock pessimism             -0.136     1.528    
    SLICE_X105Y159       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.508    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.056ns (3.950%)  route 1.362ns (96.050%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.465ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.707     2.766    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/reset_b
    SLICE_X105Y159       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.517     1.664    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X105Y159       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]/C
                         clock pessimism             -0.136     1.528    
    SLICE_X105Y159       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.508    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_count_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.056ns (3.965%)  route 1.357ns (96.035%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.229ns (routing 0.414ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.465ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.229     1.349    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X71Y153        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.388 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.655     2.043    mts_i/clocktreeMTS/PSreset_control/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.060 r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2131, routed)        0.702     2.761    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/reset_b
    SLICE_X103Y157       FDCE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.511     1.658    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y157       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg/C
                         clock pessimism             -0.136     1.523    
    SLICE_X103Y157       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.503    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_sync_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.258    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.237ns (19.506%)  route 0.978ns (80.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 55.267 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.686ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.383    11.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.453    55.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              5.249    60.516    
                         clock uncertainty           -0.035    60.481    
    SLICE_X97Y71         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    60.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                 48.591    

Slack (MET) :             48.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.237ns (20.413%)  route 0.924ns (79.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 55.268 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.686ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.329    11.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.454    55.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              5.249    60.517    
                         clock uncertainty           -0.035    60.482    
    SLICE_X97Y70         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    60.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         60.416    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 48.646    

Slack (MET) :             48.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.237ns (20.413%)  route 0.924ns (79.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 55.268 - 50.000 ) 
    Source Clock Delay      (SCD):    10.609ns
    Clock Pessimism Removal (CPR):    5.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.760ns (routing 1.859ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.686ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.760    10.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.326    11.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X104Y71        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    11.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.269    11.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X99Y71         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068    11.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.329    11.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.454    55.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              5.249    60.517    
                         clock uncertainty           -0.035    60.482    
    SLICE_X97Y70         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    60.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         60.416    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 48.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.418ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    4.605ns
  Clock Net Delay (Source):      1.476ns (routing 1.019ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.678ns (routing 1.147ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.476     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.066     3.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X95Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.678     8.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.605     3.813    
    SLICE_X95Y70         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.793    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.460ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.603     3.857    
    SLICE_X98Y74         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.156%)  route 0.097ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.456ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    4.603ns
  Clock Net Delay (Source):      1.510ns (routing 1.019ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.716ns (routing 1.147ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.510     3.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.097     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.716     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.603     3.853    
    SLICE_X98Y74         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.833    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.134    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PL_CLK
  To Clock:  clk_out1_mts_MTSclkwiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by PL_CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.077ns (8.342%)  route 0.846ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.236ns (routing 1.035ns, distribution 1.201ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.353ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK rise edge)     0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y4 (CLOCK_ROOT)    net (fo=2, routed)           2.236     3.145    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_clk
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y137        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.222 r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.846     4.068    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/p_0_in[0]
    SLICE_X108Y132       FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.816     2.905    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/dest_clk
    SLICE_X108Y132       FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by PL_CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.038ns (8.578%)  route 0.405ns (91.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.237ns (routing 0.567ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.920ns, distribution 1.019ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_CLK rise edge)     0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y4 (CLOCK_ROOT)    net (fo=2, routed)           1.237     1.628    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_clk
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y137        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.666 r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/Q
                         net (fo=1, routed)           0.405     2.071    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/p_0_in[0]
    SLICE_X108Y132       FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.939     2.073    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/dest_clk
    SLICE_X108Y132       FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  clk_out1_mts_MTSclkwiz_0

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.673ns  (logic 0.078ns (2.918%)  route 2.595ns (97.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.037ns (routing 1.492ns, distribution 1.545ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.353ns, distribution 1.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.037     3.237    mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X93Y80         FDRE                                         r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.315 r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           2.595     5.910    mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int[0]
    SLICE_X117Y316       FDRE                                         r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.882     2.972    mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X117Y316       FDRE                                         r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 mts_i/vio_0/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 0.079ns (2.992%)  route 2.561ns (97.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.037ns (routing 1.492ns, distribution 1.545ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.353ns, distribution 1.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.037     3.237    mts_i/vio_0/inst/DECODER_INST/out
    SLICE_X92Y77         FDRE                                         r  mts_i/vio_0/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.316 r  mts_i/vio_0/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=23, routed)          2.561     5.877    mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X117Y316       FDRE                                         r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.882     2.972    mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X117Y316       FDRE                                         r  mts_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.608ns (35.246%)  route 1.117ns (64.754%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.492ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.600ns (routing 1.353ns, distribution 1.247ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.053     3.253    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X87Y77         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.645 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.322     3.967    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X86Y77         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.123 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.149    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X86Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.209 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.769     4.978    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.600     2.690    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.677ns  (logic 0.608ns (36.255%)  route 1.069ns (63.745%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 1.492ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.353ns, distribution 1.237ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.050     3.250    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X86Y76         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.642 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.329     3.971    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X83Y76         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.127 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.153    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X83Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.213 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.714     4.927    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X74Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.590     2.679    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X74Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.604ns  (logic 0.608ns (37.905%)  route 0.996ns (62.095%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.054ns (routing 1.492ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.592ns (routing 1.353ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.054     3.254    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X82Y59         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.646 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.217     3.863    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X82Y60         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.019 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.045    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.105 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.753     4.858    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X75Y74         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.592     2.682    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X75Y74         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[23].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.474ns  (logic 0.564ns (38.263%)  route 0.910ns (61.737%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.027ns (routing 1.492ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.353ns, distribution 1.237ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.027     3.227    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X82Y78         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.614 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.268     3.882    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X82Y76         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.999 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.025    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X82Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.085 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.616     4.701    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X74Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.590     2.679    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X74Y77         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.463ns  (logic 0.608ns (41.558%)  route 0.855ns (58.442%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.940ns (routing 1.492ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.353ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.940     3.140    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X76Y40         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y40         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.532 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.217     3.749    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X76Y41         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.905 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.931    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X76Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.991 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.612     4.603    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.602     2.692    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.417ns  (logic 0.608ns (42.908%)  route 0.809ns (57.092%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.949ns (routing 1.492ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.353ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.949     3.149    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X76Y55         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.541 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.273     3.814    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X75Y55         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.970 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.996    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X75Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.056 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.510     4.566    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.602     2.692    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X74Y76         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.608ns (44.838%)  route 0.748ns (55.162%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.943ns (routing 1.492ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.592ns (routing 1.353ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.943     3.143    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y43         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y43         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.535 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.217     3.752    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X75Y44         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.908 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.934    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X75Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.994 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.505     4.499    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X75Y74         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.592     2.682    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X75Y74         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.608ns (45.104%)  route 0.740ns (54.896%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.939ns (routing 1.492ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.353ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.939     3.139    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y72         SRLC32E                                      r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.531 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.432     3.963    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X72Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.119 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.145    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.205 r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.282     4.487    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X73Y75         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.602     2.691    mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X73Y75         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.822ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.920ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.605     1.634    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X62Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.673 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.037     1.710    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X62Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.808     1.941    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.004%)  route 0.054ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.822ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.920ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.601     1.630    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X65Y84         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.669 r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.054     1.723    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X65Y84         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.802     1.936    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X65Y84         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.348%)  route 0.053ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.822ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.920ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.607     1.636    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X65Y86         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.675 r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     1.728    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X65Y86         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.810     1.943    mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X65Y86         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.613ns (routing 0.822ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.920ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.613     1.643    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X62Y87         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.683 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.059     1.742    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X61Y86         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.823     1.957    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y86         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.822ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.920ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.615     1.645    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X61Y87         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.684 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.058     1.742    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X61Y87         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.822     1.956    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y87         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.822ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.920ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.611     1.640    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y82         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.680 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.071     1.751    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X62Y82         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.815     1.948    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X62Y82         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.822ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.920ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.611     1.640    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y81         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.680 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.071     1.751    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X62Y81         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.815     1.948    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X62Y81         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (32.050%)  route 0.083ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.822ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.920ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.607     1.636    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X62Y90         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.675 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/Q
                         net (fo=2, routed)           0.083     1.758    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[12]
    SLICE_X62Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.808     1.941    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.822ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.920ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.610     1.640    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y84         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.679 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.083     1.762    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X61Y85         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.819     1.952    mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X61Y85         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.037ns (28.978%)  route 0.091ns (71.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.606ns (routing 0.822ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.920ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.606     1.635    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X61Y90         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.672 r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.091     1.763    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X61Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.813     1.946    mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y91         FDRE                                         r  mts_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out1_mts_MTSclkwiz_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.719ns  (logic 0.180ns (6.620%)  route 2.539ns (93.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.216ns (routing 0.764ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.807ns (routing 1.353ns, distribution 1.454ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.216     2.442    mts_i/clocktreeMTS/PSreset_control/U0/slowest_sync_clk
    SLICE_X73Y149        FDRE                                         r  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.521 f  mts_i/clocktreeMTS/PSreset_control/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=52, routed)          2.255     4.776    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X110Y196       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.877 r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     5.161    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X110Y196       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.807     2.896    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y196       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac3_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.904ns  (logic 0.079ns (4.149%)  route 1.825ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.534ns (routing 0.764ns, distribution 1.770ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.353ns, distribution 1.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.534     2.760    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    SLICE_X111Y171       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac3_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y171       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.839 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac3_done_i_reg/Q
                         net (fo=1, routed)           1.825     4.664    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_done_i/src_in
    SLICE_X111Y379       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.882     2.971    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_done_i/dest_clk
    SLICE_X111Y379       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac2_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac2_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 0.078ns (4.258%)  route 1.754ns (95.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.531ns (routing 0.764ns, distribution 1.767ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.353ns, distribution 1.536ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.531     2.757    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    SLICE_X110Y178       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac2_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.835 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/dac2_done_i_reg/Q
                         net (fo=1, routed)           1.754     4.589    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac2_done_i/src_in
    SLICE_X110Y379       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac2_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.889     2.978    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac2_done_i/dest_clk
    SLICE_X110Y379       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac2_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/adc3_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.078ns (5.447%)  route 1.354ns (94.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.486ns (routing 0.764ns, distribution 1.722ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.353ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.486     2.712    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X109Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/adc3_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y150       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.790 r  mts_i/usp_rf_data_converter_1/inst/adc3_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           1.354     4.144    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc_10[10]
    RFADC_X0Y3           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.804     2.894    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m3_axis_aclk
    RFADC_X0Y3           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.425ns  (logic 0.078ns (5.474%)  route 1.347ns (94.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.461ns (routing 0.764ns, distribution 1.697ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.353ns, distribution 1.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.461     2.687    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y157       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.765 r  mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_src_ff_reg/Q
                         net (fo=2, routed)           1.347     4.112    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src/src_in
    SLICE_X110Y276       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.838     2.927    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src/dest_clk
    SLICE_X110Y276       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_en_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.079ns (5.602%)  route 1.331ns (94.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.461ns (routing 0.764ns, distribution 1.697ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.353ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.461     2.687    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_en_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y157       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.766 r  mts_i/usp_rf_data_converter_1/inst/mt_dac_fifo_en_ff_reg/Q
                         net (fo=2, routed)           1.331     4.097    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en/src_in
    SLICE_X110Y276       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.837     2.926    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en/dest_clk
    SLICE_X110Y276       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/adc0_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.987ns  (logic 0.079ns (8.001%)  route 0.908ns (91.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.506ns (routing 0.764ns, distribution 1.742ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.353ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.506     2.732    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X111Y95        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/adc0_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.811 r  mts_i/usp_rf_data_converter_1/inst/adc0_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           0.908     3.719    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc_8[10]
    RFADC_X0Y0           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.856     2.946    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y0           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/adc1_cmn_control_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/CONTROL_COMMON[12]
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.922ns  (logic 0.079ns (8.572%)  route 0.843ns (91.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.488ns (routing 0.764ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.353ns, distribution 1.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.488     2.714    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y106       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/adc1_cmn_control_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y106       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.793 r  mts_i/usp_rf_data_converter_1/inst/adc1_cmn_control_ff_reg[12]/Q
                         net (fo=2, routed)           0.843     3.636    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc_8[10]
    RFADC_X0Y1           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/CONTROL_COMMON[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.835     2.925    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m1_axis_aclk
    RFADC_X0Y1           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/FABRIC_CLK

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/dac_mrk_insert_dly_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/sysref_dac_pedge_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.169ns (19.182%)  route 0.712ns (80.818%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.465ns (routing 0.764ns, distribution 1.701ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.353ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.465     2.691    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y159       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/dac_mrk_insert_dly_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y159       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.770 r  mts_i/usp_rf_data_converter_1/inst/dac_mrk_insert_dly_ff_reg[2]/Q
                         net (fo=2, routed)           0.659     3.429    mts_i/usp_rf_data_converter_1/inst/dac_mrk_insert_dly_ff[2]
    SLICE_X110Y159       SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.090     3.519 r  mts_i/usp_rf_data_converter_1/inst/SRLC32E_inst/Q
                         net (fo=1, routed)           0.053     3.572    mts_i/usp_rf_data_converter_1/inst/sysref_dac_pedge_dly
    SLICE_X110Y159       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/sysref_dac_pedge_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.809     2.899    mts_i/usp_rf_data_converter_1/inst/s0_axis_aclk
    SLICE_X110Y159       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/sysref_dac_pedge_ff_reg/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc2_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.078ns (9.341%)  route 0.757ns (90.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.509ns (routing 0.764ns, distribution 1.745ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.353ns, distribution 1.448ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.509     2.735    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    SLICE_X109Y140       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc2_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.813 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc2_done_i_reg/Q
                         net (fo=1, routed)           0.757     3.570    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc2_done_i/src_in
    SLICE_X111Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.801     2.890    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc2_done_i/dest_clk
    SLICE_X111Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc1_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.369ns (routing 0.414ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.920ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.369     1.489    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    SLICE_X108Y121       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc1_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.528 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc1_done_i_reg/Q
                         net (fo=1, routed)           0.059     1.587    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc1_done_i/src_in
    SLICE_X108Y121       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.941     2.075    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc1_done_i/dest_clk
    SLICE_X108Y121       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.898%)  route 0.067ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.360ns (routing 0.414ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.920ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.360     1.480    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y157       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.521 f  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/Q
                         net (fo=5, routed)           0.067     1.588    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/src_arst
    SLICE_X108Y157       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.931     2.065    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/dest_clk
    SLICE_X108Y157       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.898%)  route 0.067ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.360ns (routing 0.414ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.920ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.360     1.480    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y157       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.521 f  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/Q
                         net (fo=5, routed)           0.067     1.588    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/src_arst
    SLICE_X108Y157       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.931     2.065    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/dest_clk
    SLICE_X108Y157       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.898%)  route 0.067ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.360ns (routing 0.414ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.920ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.360     1.480    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y157       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.521 f  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/Q
                         net (fo=5, routed)           0.067     1.588    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/src_arst
    SLICE_X108Y157       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.931     2.065    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/dest_clk
    SLICE_X108Y157       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.898%)  route 0.067ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.360ns (routing 0.414ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.920ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.360     1.480    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y157       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.521 f  mts_i/usp_rf_data_converter_1/inst/mt_mrk_rst_ff_reg/Q
                         net (fo=5, routed)           0.067     1.588    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/src_arst
    SLICE_X108Y157       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.931     2.065    mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/dest_clk
    SLICE_X108Y157       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_xpm_cdc_single_mt_mrk_rst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_en_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (32.050%)  route 0.083ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.362ns (routing 0.414ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.920ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.362     1.482    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y155       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_en_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.521 r  mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_en_ff_reg/Q
                         net (fo=2, routed)           0.083     1.604    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/src_in
    SLICE_X108Y155       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.925     2.059    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/dest_clk
    SLICE_X108Y155       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.283%)  route 0.094ns (70.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.351ns (routing 0.414ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.920ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.351     1.471    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y157       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.510 r  mts_i/usp_rf_data_converter_1/inst/mt_adc_fifo_src_ff_reg/Q
                         net (fo=2, routed)           0.094     1.604    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/src_in
    SLICE_X107Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.916     2.050    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/dest_clk
    SLICE_X107Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.039ns (19.145%)  route 0.165ns (80.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.920ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y152       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.500 f  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.165     1.665    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X102Y156       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.901     2.035    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X102Y156       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.039ns (19.145%)  route 0.165ns (80.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.920ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y152       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.500 f  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.165     1.665    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X102Y156       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.901     2.035    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X102Y156       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.039ns (19.145%)  route 0.165ns (80.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.920ns, distribution 0.981ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y152       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.500 f  mts_i/usp_rf_data_converter_1/inst/mts_sysref_count_start_reg[0]/Q
                         net (fo=13, routed)          0.165     1.665    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/src_arst
    SLICE_X102Y156       FDPE                                         f  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.901     2.035    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/dest_clk
    SLICE_X102Y156       FDPE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_mts_MTSclkwiz_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.080ns (8.085%)  route 0.909ns (91.915%))
  Logic Levels:           0  
  Clock Path Skew:        -7.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    10.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.685ns (routing 1.859ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.353ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.685    10.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    10.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.909    11.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X91Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.726     2.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X91Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.289ns (35.990%)  route 0.514ns (64.010%))
  Logic Levels:           0  
  Clock Path Skew:        -7.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    10.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.692ns (routing 1.859ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.353ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289    10.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.514    11.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X95Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.726     2.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.077ns (9.574%)  route 0.727ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        -7.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    10.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.664ns (routing 1.859ns, distribution 0.805ns)
  Clock Net Delay (Destination): 2.716ns (routing 1.353ns, distribution 1.363ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.664    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    10.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.727    11.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.716     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.295ns (39.865%)  route 0.445ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        -7.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    10.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.692ns (routing 1.859ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.353ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295    10.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.445    11.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X95Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.724     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.726ns  (logic 0.307ns (42.287%)  route 0.419ns (57.714%))
  Logic Levels:           0  
  Clock Path Skew:        -7.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    10.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.692ns (routing 1.859ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.720ns (routing 1.353ns, distribution 1.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307    10.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.419    11.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X93Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.720     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X93Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.078ns (12.312%)  route 0.556ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        -7.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    10.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.764ns (routing 1.859ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.719ns (routing 1.353ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.764    10.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    10.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.556    11.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X96Y74         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.719     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.078ns (12.312%)  route 0.556ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        -7.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    10.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.764ns (routing 1.859ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.719ns (routing 1.353ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.764    10.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X97Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    10.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.556    11.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X96Y74         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.719     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.281ns (42.966%)  route 0.373ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        -7.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    10.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.692ns (routing 1.859ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.353ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281    10.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.373    11.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X96Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.721     2.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X96Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.081ns (12.552%)  route 0.564ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -7.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    10.526ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.677ns (routing 1.859ns, distribution 0.818ns)
  Clock Net Delay (Destination): 2.713ns (routing 1.353ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.677    10.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    10.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.564    11.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X91Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.713     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X91Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.292ns (46.571%)  route 0.335ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        -7.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    10.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      2.692ns (routing 1.859ns, distribution 0.833ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.353ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.521     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.692    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292    10.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.335    11.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X95Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.725     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.926%)  route 0.064ns (62.074%))
  Logic Levels:           0  
  Clock Path Skew:        -1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.468ns (routing 1.019ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.920ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.468     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X95Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.064     3.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X95Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.886     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X95Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.475ns (routing 1.019ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.920ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.475     3.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X95Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.066     3.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X95Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.886     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X95Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.469%)  route 0.070ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        -1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.920ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.070     3.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X91Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.887     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X91Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.236%)  route 0.072ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        -1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.920ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.072     3.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X91Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.888     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X91Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (34.022%)  route 0.078ns (65.978%))
  Logic Levels:           0  
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.474ns (routing 1.019ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.920ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.474     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.078     3.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.884     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.735%)  route 0.079ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        -1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.474ns (routing 1.019ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.920ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.474     3.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.079     3.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X93Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.888     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X93Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.475%)  route 0.081ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.920ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.081     3.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.886     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (31.030%)  route 0.087ns (68.970%))
  Logic Levels:           0  
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.920ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.087     3.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.886     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.607%)  route 0.084ns (68.393%))
  Logic Levels:           0  
  Clock Path Skew:        -1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.480ns (routing 1.019ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.920ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.480     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X91Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.084     3.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X91Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.888     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X91Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.307%)  route 0.090ns (69.693%))
  Logic Levels:           0  
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.477ns (routing 1.019ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.920ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.838     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.477     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.090     3.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.886     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X91Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 0.000ns (0.000%)  route 3.131ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.206ns (routing 0.691ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           3.131     3.131    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_fifo_irq/src_in
    SLICE_X107Y192       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.206     2.388    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_fifo_irq/dest_clk
    SLICE_X107Y192       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 0.000ns (0.000%)  route 3.046ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.196ns (routing 0.691ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                         net (fo=1, routed)           3.046     3.046    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_fifo_irq/src_in
    SLICE_X106Y193       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.196     2.378    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_fifo_irq/dest_clk
    SLICE_X106Y193       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[0]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_clk_present_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.970ns  (logic 0.000ns (0.000%)  route 2.970ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 0.691ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[0]
                         net (fo=2, routed)           2.970     2.970    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_clk_present_i/src_in
    SLICE_X106Y165       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_clk_present_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.205     2.387    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_clk_present_i/dest_clk
    SLICE_X106Y165       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_clk_present_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.885ns  (logic 0.000ns (0.000%)  route 2.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 0.691ns, distribution 1.506ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           2.885     2.885    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_data_irq/src_in
    SLICE_X106Y192       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.197     2.379    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_data_irq/dest_clk
    SLICE_X106Y192       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.000ns (0.000%)  route 2.884ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.248ns (routing 0.691ns, distribution 1.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.884     2.884    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_supplies_up_i/src_in
    SLICE_X112Y171       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.248     2.430    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_supplies_up_i/dest_clk
    SLICE_X112Y171       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/cdc_dac3_supplies_up_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.868ns  (logic 0.000ns (0.000%)  route 2.868ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.199ns (routing 0.691ns, distribution 1.508ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                         net (fo=1, routed)           2.868     2.868    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_data_irq/src_in
    SLICE_X106Y187       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.199     2.381    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_data_irq/dest_clk
    SLICE_X106Y187       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.000ns (0.000%)  route 2.778ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           2.778     2.778    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_fifo_irq/src_in
    SLICE_X107Y185       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_fifo_irq/dest_clk
    SLICE_X107Y185       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.570ns  (logic 0.000ns (0.000%)  route 2.570ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.198ns (routing 0.691ns, distribution 1.507ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                         net (fo=1, routed)           2.570     2.570    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_data_irq/src_in
    SLICE_X106Y189       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.198     2.380    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_data_irq/dest_clk
    SLICE_X106Y189       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.537ns  (logic 0.000ns (0.000%)  route 2.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.229ns (routing 0.691ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           2.537     2.537    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac22_fifo_irq/src_in
    SLICE_X108Y180       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.229     2.411    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac22_fifo_irq/dest_clk
    SLICE_X108Y180       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac22_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.536ns  (logic 0.000ns (0.000%)  route 2.536ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.206ns (routing 0.691ns, distribution 1.515ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                         net (fo=1, routed)           2.536     2.536    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac30_data_irq/src_in
    SLICE_X107Y191       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.206     2.388    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac30_data_irq/dest_clk
    SLICE_X107Y191       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[18]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.000ns (0.000%)  route 0.132ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.465ns, distribution 1.086ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[18]
                         net (fo=1, routed)           0.132     0.132    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_over_vol/src_in
    SLICE_X118Y140       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.551     1.698    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_over_vol/dest_clk
    SLICE_X118Y140       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[14]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.000ns (0.000%)  route 0.138ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.465ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[14]
                         net (fo=2, routed)           0.138     0.138    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_data_irq/src_in
    SLICE_X118Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.552     1.699    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_data_irq/dest_clk
    SLICE_X118Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[19]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_under_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.000ns (0.000%)  route 0.139ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.547ns (routing 0.465ns, distribution 1.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[19]
                         net (fo=1, routed)           0.139     0.139    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_under_vol/src_in
    SLICE_X117Y141       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_under_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.547     1.694    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_under_vol/dest_clk
    SLICE_X117Y141       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_cm_under_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[19]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_under_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.000ns (0.000%)  route 0.167ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.465ns, distribution 1.090ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[19]
                         net (fo=1, routed)           0.167     0.167    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_under_vol/src_in
    SLICE_X118Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_under_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.555     1.702    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_under_vol/dest_clk
    SLICE_X118Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_under_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.000ns (0.000%)  route 0.169ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.465ns, distribution 1.090ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[15]
                         net (fo=2, routed)           0.169     0.169    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_fifo_irq/src_in
    SLICE_X118Y131       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.555     1.702    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_fifo_irq/dest_clk
    SLICE_X118Y131       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[18]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.000ns (0.000%)  route 0.178ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.465ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC0[18]
                         net (fo=1, routed)           0.178     0.178    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_over_vol/src_in
    SLICE_X117Y130       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.552     1.699    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_over_vol/dest_clk
    SLICE_X117Y130       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc20_cm_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[0]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.000ns (0.000%)  route 0.181ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.569ns (routing 0.465ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[0]
                         net (fo=1, routed)           0.181     0.181    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i/src_in
    SLICE_X117Y110       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.569     1.716    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i/dest_clk
    SLICE_X117Y110       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[2]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.000ns (0.000%)  route 0.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.554ns (routing 0.465ns, distribution 1.089ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[2]
                         net (fo=2, routed)           0.188     0.188    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_over_vol/src_in
    SLICE_X118Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.554     1.701    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_over_vol/dest_clk
    SLICE_X118Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[15]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.000ns (0.000%)  route 0.195ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.465ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC1[15]
                         net (fo=2, routed)           0.195     0.195    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_fifo_irq/src_in
    SLICE_X116Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.557     1.704    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_fifo_irq/dest_clk
    SLICE_X116Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc21_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC3[19]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc03_cm_under_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.000ns (0.000%)  route 0.200ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.571ns (routing 0.465ns, distribution 1.106ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_ADC3[19]
                         net (fo=1, routed)           0.200     0.200    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc03_cm_under_vol/src_in
    SLICE_X116Y60        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc03_cm_under_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.571     1.718    mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc03_cm_under_vol/dest_clk
    SLICE_X116Y60        FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_usp_rf_data_converter_1_0_irq_sync/sync_adc03_cm_under_vol/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 0.904ns (27.850%)  route 2.342ns (72.150%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.235     1.689    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X113Y112       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     1.777 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_59/O
                         net (fo=1, routed)           0.039     1.816    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_59_n_0
    SLICE_X113Y112       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     1.905 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.269     2.174    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X113Y123       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.272 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.207     2.479    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X113Y130       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     2.603 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.543     3.146    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.197 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     3.246    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 0.806ns (26.109%)  route 2.281ns (73.891%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.202     1.722    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X109Y119       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     1.759 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_69/O
                         net (fo=1, routed)           0.088     1.847    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_69_n_0
    SLICE_X109Y120       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     1.947 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.308     2.255    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X111Y125       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     2.305 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.611     2.916    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.015 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.087    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 0.716ns (24.454%)  route 2.212ns (75.546%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.427     1.901    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X109Y113       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.002 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21/O
                         net (fo=1, routed)           0.040     2.042    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21_n_0
    SLICE_X109Y113       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.094 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.696     2.790    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.879 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.928    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 0.698ns (24.111%)  route 2.197ns (75.889%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.275     1.688    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X113Y112       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     1.833 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.271     2.104    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X113Y123       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.205 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.593     2.798    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     2.837 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.895    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 0.807ns (28.456%)  route 2.029ns (71.544%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.053     1.478    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X113Y112       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     1.531 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_75/O
                         net (fo=1, routed)           0.040     1.571    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_75_n_0
    SLICE_X113Y112       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.623 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.245     1.868    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X114Y126       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     1.958 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.356     2.314    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X113Y136       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.466 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.287     2.753    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.788 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     2.836    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.824ns  (logic 0.825ns (29.214%)  route 1.999ns (70.786%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.199     1.686    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X109Y119       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     1.738 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_28/O
                         net (fo=1, routed)           0.045     1.783    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_28_n_0
    SLICE_X109Y119       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.881 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.158     2.039    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X109Y125       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.139 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.547     2.686    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.774 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     2.824    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 0.927ns (33.001%)  route 1.882ns (66.999%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.090     1.633    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X110Y118       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.778 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.230     2.008    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X109Y120       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     2.061 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15/O
                         net (fo=1, routed)           0.222     2.283    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15_n_0
    SLICE_X110Y126       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.381 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.274     2.655    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.743 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     2.809    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.568ns (22.188%)  route 1.992ns (77.812%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.243     1.687    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X112Y123       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     1.724 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7/O
                         net (fo=1, routed)           0.040     1.764    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7_n_0
    SLICE_X112Y123       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     1.801 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.660     2.461    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.511 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     2.560    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.260ns (20.884%)  route 0.985ns (79.116%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.599     0.809    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[12]
    SLICE_X112Y123       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.823 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7/O
                         net (fo=1, routed)           0.022     0.845    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7_n_0
    SLICE_X112Y123       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     0.859 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.348     1.207    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.229 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     1.245    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.407ns (30.238%)  route 0.939ns (69.762%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.539     0.789    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[14]
    SLICE_X110Y118       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.848 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45/O
                         net (fo=1, routed)           0.118     0.966    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_45_n_0
    SLICE_X109Y120       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.989 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15/O
                         net (fo=1, routed)           0.116     1.105    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15_n_0
    SLICE_X110Y126       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.145 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.142     1.287    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.322 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.346    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.375ns (27.115%)  route 1.008ns (72.885%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.597     0.835    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[13]
    SLICE_X109Y119       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     0.857 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_28/O
                         net (fo=1, routed)           0.025     0.882    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_28_n_0
    SLICE_X109Y119       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     0.922 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.082     1.004    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X109Y125       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     1.044 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.287     1.331    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.366 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.383    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.366ns (26.464%)  route 1.017ns (73.536%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.521     0.732    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[10]
    SLICE_X113Y112       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     0.755 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_75/O
                         net (fo=1, routed)           0.024     0.779    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_75_n_0
    SLICE_X113Y112       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.801 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46/O
                         net (fo=1, routed)           0.131     0.932    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_46_n_0
    SLICE_X114Y126       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     0.967 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.178     1.145    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X113Y136       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     1.206 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.147     1.353    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.014     1.367 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.383    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.319ns (22.608%)  route 1.092ns (77.392%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.613     0.817    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[8]
    SLICE_X113Y112       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     0.876 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.144     1.020    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X113Y123       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.061 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.314     1.375    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     1.390 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.411    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.318ns (22.238%)  route 1.112ns (77.762%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.710     0.930    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[11]
    SLICE_X109Y113       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.971 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21/O
                         net (fo=1, routed)           0.024     0.995    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21_n_0
    SLICE_X109Y113       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     1.017 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.362     1.379    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.414 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.430    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.350ns (23.569%)  route 1.135ns (76.431%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.598     0.830    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[15]
    SLICE_X109Y119       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.014     0.844 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_69/O
                         net (fo=1, routed)           0.050     0.894    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_69_n_0
    SLICE_X109Y120       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.041     0.935 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.155     1.090    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X111Y125       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.112 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.306     1.418    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.459 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.485    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.403ns (25.620%)  route 1.170ns (74.380%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.603     0.824    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[9]
    SLICE_X113Y112       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.035     0.859 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_59/O
                         net (fo=1, routed)           0.022     0.881    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_59_n_0
    SLICE_X113Y112       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     0.916 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40/O
                         net (fo=1, routed)           0.143     1.059    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_40_n_0
    SLICE_X113Y123       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     1.099 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14/O
                         net (fo=1, routed)           0.108     1.207    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_14_n_0
    SLICE_X113Y130       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.049     1.256 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.279     1.535    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.558 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     1.573    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 1.009ns (30.319%)  route 2.319ns (69.681%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.957     1.500    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X105Y117       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     1.589 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_89/O
                         net (fo=1, routed)           0.088     1.677    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_89_n_0
    SLICE_X104Y117       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     1.730 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_54/O
                         net (fo=1, routed)           0.615     2.345    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_54_n_0
    SLICE_X108Y119       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.495 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18/O
                         net (fo=1, routed)           0.207     2.702    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18_n_0
    SLICE_X108Y126       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.825 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.386     3.211    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.262 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.328    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.996ns (30.903%)  route 2.227ns (69.097%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.942     1.367    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X107Y120       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.512 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_49/O
                         net (fo=1, routed)           0.299     1.811    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_49_n_0
    SLICE_X104Y125       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     1.963 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.662     2.625    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y134       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.775 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.276     3.051    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     3.175 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     3.223    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.933ns  (logic 0.708ns (24.139%)  route 2.225ns (75.861%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.991     1.465    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X107Y119       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     1.502 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_52/O
                         net (fo=1, routed)           0.380     1.882    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_52_n_0
    SLICE_X108Y119       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.979 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25/O
                         net (fo=1, routed)           0.277     2.256    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25_n_0
    SLICE_X108Y134       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     2.306 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.528     2.834    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.884 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.933    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 0.902ns (31.494%)  route 1.962ns (68.506%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.032     1.519    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X105Y117       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     1.665 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_39/O
                         net (fo=1, routed)           0.189     1.854    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_39_n_0
    SLICE_X104Y120       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     1.976 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_12/O
                         net (fo=1, routed)           0.393     2.369    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_12_n_0
    SLICE_X106Y130       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.466 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.298     2.764    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.814 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     2.864    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 0.882ns (31.410%)  route 1.926ns (68.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.943     1.356    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X105Y117       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     1.502 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.249     1.751    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X104Y120       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     1.860 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.334     2.194    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X107Y134       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     2.318 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.342     2.660    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.750 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.808    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.652ns  (logic 0.965ns (36.388%)  route 1.687ns (63.612%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.868     1.388    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X106Y118       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     1.438 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_129/O
                         net (fo=1, routed)           0.041     1.479    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_129_n_0
    SLICE_X106Y118       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     1.569 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_79/O
                         net (fo=1, routed)           0.089     1.658    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_79_n_0
    SLICE_X106Y118       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     1.693 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.318     2.011    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X107Y126       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.159 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.299     2.458    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     2.580 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.652    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.314ns  (logic 0.760ns (32.844%)  route 1.554ns (67.156%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.992     1.446    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X106Y120       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.569 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.197     1.766    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X106Y127       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     1.801 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.316     2.117    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.265 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     2.314    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.293ns  (logic 0.720ns (31.400%)  route 1.573ns (68.600%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.018     1.462    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X105Y119       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     1.550 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.093     1.643    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X105Y119       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.742 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.413     2.155    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.244 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     2.293    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.321ns (29.208%)  route 0.778ns (70.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.502     0.712    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][12]
    SLICE_X105Y119       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.747 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.044     0.791    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X105Y119       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.832 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.216     1.048    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.083 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     1.099    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.345ns (31.137%)  route 0.763ns (68.863%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.477     0.698    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][9]
    SLICE_X106Y120       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     0.748 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18/O
                         net (fo=1, routed)           0.104     0.852    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_18_n_0
    SLICE_X106Y127       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.866 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.167     1.033    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     1.093 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     1.108    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.413ns (32.856%)  route 0.844ns (67.144%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.427     0.659    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][15]
    SLICE_X106Y118       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     0.681 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_129/O
                         net (fo=1, routed)           0.024     0.705    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_129_n_0
    SLICE_X106Y118       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     0.741 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_79/O
                         net (fo=1, routed)           0.044     0.785    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_79_n_0
    SLICE_X106Y118       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.799 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.166     0.965    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X107Y126       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.059     1.024 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.157     1.181    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.050     1.231 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.257    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.386ns (28.784%)  route 0.955ns (71.216%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.457     0.661    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][8]
    SLICE_X105Y117       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     0.720 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50/O
                         net (fo=1, routed)           0.123     0.843    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_50_n_0
    SLICE_X104Y120       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.039     0.882 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.174     1.056    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X107Y134       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.049     1.105 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.180     1.285    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     1.320 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.341    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.409ns (29.638%)  route 0.971ns (70.362%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.501     0.739    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][13]
    SLICE_X105Y117       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.798 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_39/O
                         net (fo=1, routed)           0.097     0.895    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_39_n_0
    SLICE_X104Y120       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.050     0.945 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_12/O
                         net (fo=1, routed)           0.204     1.149    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_12_n_0
    SLICE_X106Y130       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.189 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.152     1.341    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.363 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.380    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.318ns (22.553%)  route 1.092ns (77.447%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.466     0.686    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][11]
    SLICE_X107Y119       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     0.700 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_52/O
                         net (fo=1, routed)           0.197     0.897    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_52_n_0
    SLICE_X108Y119       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.937 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25/O
                         net (fo=1, routed)           0.148     1.085    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25_n_0
    SLICE_X108Y134       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.107 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.265     1.372    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.394 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.410    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.441ns (28.636%)  route 1.099ns (71.364%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.464     0.675    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][10]
    SLICE_X107Y120       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.734 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_49/O
                         net (fo=1, routed)           0.155     0.889    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_49_n_0
    SLICE_X104Y125       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     0.950 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.323     1.273    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y134       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     1.333 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.141     1.474    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     1.524 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.540    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.440ns (28.133%)  route 1.124ns (71.867%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.468     0.718    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][14]
    SLICE_X105Y117       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.753 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_89/O
                         net (fo=1, routed)           0.046     0.799    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_89_n_0
    SLICE_X104Y117       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     0.822 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_54/O
                         net (fo=1, routed)           0.294     1.116    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_54_n_0
    SLICE_X108Y119       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     1.176 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18/O
                         net (fo=1, routed)           0.110     1.286    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18_n_0
    SLICE_X108Y126       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.336 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.182     1.518    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.540 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.564    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.837ns  (logic 0.821ns (28.939%)  route 2.016ns (71.061%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.955     1.429    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[11]
    SLICE_X106Y134       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.552 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_48/O
                         net (fo=1, routed)           0.044     1.596    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_48_n_0
    SLICE_X106Y134       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     1.647 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.440     2.087    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X108Y134       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.210 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.528     2.738    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.788 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.837    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.651ns  (logic 0.807ns (30.441%)  route 1.844ns (69.559%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.836     1.379    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[14]
    SLICE_X107Y135       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.469 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58/O
                         net (fo=1, routed)           0.088     1.557    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58_n_0
    SLICE_X107Y134       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     1.645 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19/O
                         net (fo=1, routed)           0.468     2.113    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19_n_0
    SLICE_X108Y126       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.148 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.386     2.534    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.585 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     2.651    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.873ns (33.668%)  route 1.720ns (66.332%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.986     1.440    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[9]
    SLICE_X105Y133       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.537 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_65/O
                         net (fo=1, routed)           0.084     1.621    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_65_n_0
    SLICE_X105Y132       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     1.709 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_44/O
                         net (fo=1, routed)           0.041     1.750    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_44_n_0
    SLICE_X105Y132       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     1.786 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19/O
                         net (fo=1, routed)           0.244     2.030    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19_n_0
    SLICE_X106Y127       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     2.080 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.316     2.396    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.544 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     2.593    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.827ns (33.796%)  route 1.620ns (66.204%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.889     1.409    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[15]
    SLICE_X106Y135       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     1.506 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85/O
                         net (fo=1, routed)           0.044     1.550    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85_n_0
    SLICE_X106Y135       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     1.601 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30/O
                         net (fo=1, routed)           0.316     1.917    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30_n_0
    SLICE_X107Y126       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.954 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.299     2.253    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     2.375 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.447    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.306ns  (logic 0.756ns (32.784%)  route 1.550ns (67.216%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.748     1.192    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[12]
    SLICE_X110Y135       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.229 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.047     1.276    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X110Y135       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.377 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.212     1.589    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X109Y130       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.641 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.494     2.135    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.257 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     2.306    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.215ns  (logic 0.700ns (31.603%)  route 1.515ns (68.397%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.850     1.263    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[8]
    SLICE_X106Y134       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     1.387 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_57/O
                         net (fo=1, routed)           0.176     1.563    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_57_n_0
    SLICE_X106Y134       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     1.599 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.089     1.688    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X107Y134       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     1.725 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.342     2.067    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.157 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.215    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 0.713ns (33.664%)  route 1.405ns (66.336%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.898     1.323    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[10]
    SLICE_X110Y135       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     1.360 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.040     1.400    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X110Y135       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     1.437 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_20/O
                         net (fo=1, routed)           0.143     1.580    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_20_n_0
    SLICE_X109Y134       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     1.670 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.276     1.946    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.070 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     2.118    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.675ns (31.960%)  route 1.437ns (68.040%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.903     1.390    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[13]
    SLICE_X107Y132       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     1.441 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42/O
                         net (fo=1, routed)           0.041     1.482    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42_n_0
    SLICE_X107Y132       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.534 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.145     1.679    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X106Y130       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.714 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.298     2.012    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.062 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     2.112    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.318ns (31.454%)  route 0.693ns (68.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.427     0.665    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[13]
    SLICE_X107Y132       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     0.687 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42/O
                         net (fo=1, routed)           0.023     0.710    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42_n_0
    SLICE_X107Y132       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.732 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.074     0.806    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X106Y130       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.820 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.152     0.972    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.994 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.011    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.324ns (31.796%)  route 0.695ns (68.204%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.439     0.650    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[10]
    SLICE_X110Y135       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.664 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51/O
                         net (fo=1, routed)           0.022     0.686    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_51_n_0
    SLICE_X110Y135       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.700 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_20/O
                         net (fo=1, routed)           0.077     0.777    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_20_n_0
    SLICE_X109Y134       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     0.812 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.141     0.953    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     1.003 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.019    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.318ns (29.972%)  route 0.743ns (70.028%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.422     0.626    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[8]
    SLICE_X106Y134       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     0.676 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_57/O
                         net (fo=1, routed)           0.072     0.748    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_57_n_0
    SLICE_X106Y134       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.763 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.048     0.811    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X107Y134       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.014     0.825 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.180     1.005    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     1.040 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.061    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.337ns (31.204%)  route 0.743ns (68.796%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.340     0.550    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[12]
    SLICE_X110Y135       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.564 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35/O
                         net (fo=1, routed)           0.026     0.590    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_35_n_0
    SLICE_X110Y135       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.631 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15/O
                         net (fo=1, routed)           0.112     0.743    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_15_n_0
    SLICE_X109Y130       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.765 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.249     1.014    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.064 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     1.080    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.359ns (31.002%)  route 0.799ns (68.998%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.433     0.665    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[15]
    SLICE_X106Y135       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.705 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85/O
                         net (fo=1, routed)           0.024     0.729    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85_n_0
    SLICE_X106Y135       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.752 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30/O
                         net (fo=1, routed)           0.159     0.911    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30_n_0
    SLICE_X107Y126       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.925 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.157     1.082    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.050     1.132 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.158    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.392ns (31.235%)  route 0.863ns (68.765%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.483     0.704    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[9]
    SLICE_X105Y133       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.744 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_65/O
                         net (fo=1, routed)           0.047     0.791    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_65_n_0
    SLICE_X105Y132       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.826 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_44/O
                         net (fo=1, routed)           0.022     0.848    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_44_n_0
    SLICE_X105Y132       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.862 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19/O
                         net (fo=1, routed)           0.129     0.991    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19_n_0
    SLICE_X106Y127       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.013 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.167     1.180    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     1.240 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     1.255    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.356ns (28.254%)  route 0.904ns (71.746%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.408     0.658    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[14]
    SLICE_X107Y135       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     0.693 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58/O
                         net (fo=1, routed)           0.048     0.741    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58_n_0
    SLICE_X107Y134       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     0.776 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19/O
                         net (fo=1, routed)           0.242     1.018    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19_n_0
    SLICE_X108Y126       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     1.032 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.182     1.214    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.236 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.260    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.365ns (27.259%)  route 0.974ns (72.741%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.458     0.678    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[11]
    SLICE_X106Y134       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.728 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_48/O
                         net (fo=1, routed)           0.024     0.752    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_48_n_0
    SLICE_X106Y134       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.775 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23/O
                         net (fo=1, routed)           0.211     0.986    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_23_n_0
    SLICE_X108Y134       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     1.036 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6/O
                         net (fo=1, routed)           0.265     1.301    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.323 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.339    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.502ns  (logic 0.981ns (28.013%)  route 2.521ns (71.987%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.284     1.804    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[15]
    SLICE_X104Y137       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     1.927 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_117/O
                         net (fo=1, routed)           0.319     2.246    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_117_n_0
    SLICE_X105Y137       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.392 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.509     2.901    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X106Y151       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.952 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_20/O
                         net (fo=1, routed)           0.152     3.104    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_20_n_0
    SLICE_X106Y148       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.194 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.185     3.379    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.430 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.502    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 0.763ns (23.703%)  route 2.456ns (76.297%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.278     1.703    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[10]
    SLICE_X103Y137       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     1.801 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_61/O
                         net (fo=1, routed)           0.169     1.970    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_61_n_0
    SLICE_X103Y136       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     2.060 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25/O
                         net (fo=1, routed)           0.276     2.336    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25_n_0
    SLICE_X103Y148       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.388 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.685     3.073    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     3.171 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     3.219    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 1.012ns (32.677%)  route 2.085ns (67.323%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.252     1.795    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[14]
    SLICE_X106Y151       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     1.894 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.160     2.054    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X106Y150       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.202 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.130     2.332    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X106Y149       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.456 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.477     2.933    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     3.031 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.097    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.429ns  (logic 0.797ns (32.812%)  route 1.632ns (67.188%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.287     1.774    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[13]
    SLICE_X106Y139       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.924 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.040     1.964    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X106Y139       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     2.054 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16/O
                         net (fo=1, routed)           0.215     2.269    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16_n_0
    SLICE_X106Y148       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.304 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.040     2.344    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.379 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     2.429    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.798ns (33.057%)  route 1.616ns (66.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.181     1.594    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[8]
    SLICE_X103Y149       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     1.682 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27/O
                         net (fo=1, routed)           0.052     1.734    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27_n_0
    SLICE_X103Y149       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     1.879 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.325     2.204    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.356 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.414    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.775ns (32.104%)  route 1.639ns (67.896%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.221     1.675    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[9]
    SLICE_X102Y148       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     1.798 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20/O
                         net (fo=1, routed)           0.089     1.887    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20_n_0
    SLICE_X103Y148       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.987 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.280     2.267    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     2.365 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     2.414    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 0.814ns (33.917%)  route 1.586ns (66.083%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.179     1.653    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[11]
    SLICE_X102Y147       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     1.688 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_55/O
                         net (fo=1, routed)           0.046     1.734    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_55_n_0
    SLICE_X102Y147       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.858 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_26/O
                         net (fo=1, routed)           0.039     1.897    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_26_n_0
    SLICE_X102Y147       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.932 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_7/O
                         net (fo=1, routed)           0.273     2.205    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_7_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     2.351 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.400    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.191ns  (logic 0.639ns (29.165%)  route 1.552ns (70.835%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.148     1.592    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[12]
    SLICE_X102Y147       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.628 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.104     1.732    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X102Y147       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.855 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.251     2.106    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.142 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     2.191    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.289ns (27.342%)  route 0.768ns (72.658%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.566     0.776    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[12]
    SLICE_X102Y147       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.791 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.050     0.841    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X102Y147       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.891 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.136     1.027    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.041 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     1.057    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.353ns (30.722%)  route 0.796ns (69.278%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.611     0.832    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[9]
    SLICE_X102Y148       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     0.882 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20/O
                         net (fo=1, routed)           0.049     0.931    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20_n_0
    SLICE_X103Y148       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     0.972 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.121     1.093    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     1.134 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     1.149    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.357ns (31.043%)  route 0.793ns (68.957%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.592     0.812    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[11]
    SLICE_X102Y147       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     0.826 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_55/O
                         net (fo=1, routed)           0.024     0.850    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_55_n_0
    SLICE_X102Y147       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.900 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_26/O
                         net (fo=1, routed)           0.021     0.921    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_26_n_0
    SLICE_X102Y147       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.935 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_7/O
                         net (fo=1, routed)           0.140     1.075    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_7_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     1.134 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.150    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.359ns (30.895%)  route 0.803ns (69.105%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.590     0.794    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[8]
    SLICE_X103Y149       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.829 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27/O
                         net (fo=1, routed)           0.029     0.858    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27_n_0
    SLICE_X103Y149       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     0.917 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.163     1.080    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061     1.141 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.162    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.361ns (30.464%)  route 0.824ns (69.536%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.647     0.885    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[13]
    SLICE_X106Y139       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     0.945 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49/O
                         net (fo=1, routed)           0.023     0.968    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_49_n_0
    SLICE_X106Y139       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     1.003 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16/O
                         net (fo=1, routed)           0.113     1.116    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16_n_0
    SLICE_X106Y148       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     1.130 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.024     1.154    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     1.168 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.185    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.440ns (29.610%)  route 1.046ns (70.390%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.625     0.875    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[14]
    SLICE_X106Y151       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     0.916 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65/O
                         net (fo=1, routed)           0.080     0.996    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_65_n_0
    SLICE_X106Y150       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.059     1.055 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21/O
                         net (fo=1, routed)           0.068     1.123    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_21_n_0
    SLICE_X106Y149       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.173 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.249     1.422    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.040     1.462 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.486    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.349ns (22.201%)  route 1.223ns (77.799%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.643     0.854    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[10]
    SLICE_X103Y137       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.040     0.894 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_61/O
                         net (fo=1, routed)           0.088     0.982    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_61_n_0
    SLICE_X103Y136       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.017 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25/O
                         net (fo=1, routed)           0.144     1.161    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25_n_0
    SLICE_X103Y148       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.183 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.332     1.515    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.041     1.556 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.572    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.421ns (25.134%)  route 1.254ns (74.866%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.644     0.876    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_2[15]
    SLICE_X104Y137       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     0.926 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_117/O
                         net (fo=1, routed)           0.140     1.066    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_117_n_0
    SLICE_X105Y137       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.059     1.125 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.269     1.394    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X106Y151       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.417 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_20/O
                         net (fo=1, routed)           0.081     1.498    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_20_n_0
    SLICE_X106Y148       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     1.533 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.094     1.627    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.649 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.675    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 1.343ns (33.701%)  route 2.642ns (66.299%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.485     2.264    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[10]
    SLICE_X104Y163       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.409 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30/O
                         net (fo=1, routed)           0.185     2.594    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30_n_0
    SLICE_X106Y163       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.740 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10/O
                         net (fo=1, routed)           0.255     2.995    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10_n_0
    SLICE_X106Y158       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     3.119 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.669     3.788    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.937 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     3.985    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.967ns  (logic 1.239ns (31.233%)  route 2.728ns (68.767%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.476     2.329    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[12]
    SLICE_X105Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.478 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_54/O
                         net (fo=1, routed)           0.142     2.620    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_54_n_0
    SLICE_X104Y160       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     2.708 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23/O
                         net (fo=1, routed)           0.468     3.176    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     3.226 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.593     3.819    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.918 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     3.967    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.363ns (35.220%)  route 2.507ns (64.780%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.443     2.274    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[14]
    SLICE_X107Y165       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.426 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_68/O
                         net (fo=1, routed)           0.099     2.525    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_68_n_0
    SLICE_X107Y164       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.648 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_27/O
                         net (fo=1, routed)           0.040     2.688    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_27_n_0
    SLICE_X107Y164       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.725 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.204     2.929    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X106Y159       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     3.026 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.655     3.681    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.804 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.870    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.138ns (33.217%)  route 2.288ns (66.783%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.472     2.313    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[8]
    SLICE_X105Y166       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     2.349 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29/O
                         net (fo=1, routed)           0.237     2.586    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29_n_0
    SLICE_X106Y163       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.621 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.269     2.890    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X107Y156       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     3.015 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.252     3.267    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.368 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     3.426    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.378ns  (logic 1.136ns (33.629%)  route 2.242ns (66.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.519     2.439    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[13]
    SLICE_X105Y162       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.474 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22/O
                         net (fo=1, routed)           0.089     2.563    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22_n_0
    SLICE_X105Y160       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     2.598 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.584     3.182    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     3.328 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     3.378    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.331ns  (logic 1.225ns (36.776%)  route 2.106ns (63.224%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.474     2.290    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[15]
    SLICE_X106Y166       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.379 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38/O
                         net (fo=1, routed)           0.044     2.423    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38_n_0
    SLICE_X106Y166       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.474 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_10/O
                         net (fo=1, routed)           0.186     2.660    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_10_n_0
    SLICE_X106Y162       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.784 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.330     3.114    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.259 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.331    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.249ns  (logic 1.005ns (30.933%)  route 2.244ns (69.067%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.557     2.351    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[9]
    SLICE_X105Y166       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     2.386 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22/O
                         net (fo=1, routed)           0.176     2.562    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22_n_0
    SLICE_X106Y163       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     2.652 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7/O
                         net (fo=1, routed)           0.240     2.892    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7_n_0
    SLICE_X106Y156       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.942 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.222     3.164    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.200 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     3.249    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 1.128ns (34.793%)  route 2.114ns (65.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.507     2.364    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[11]
    SLICE_X107Y162       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.463 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8/O
                         net (fo=1, routed)           0.155     2.618    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8_n_0
    SLICE_X106Y158       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.668 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.403     3.071    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.242    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.530ns (33.354%)  route 1.059ns (66.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.761     1.178    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[11]
    SLICE_X107Y162       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.219 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8/O
                         net (fo=1, routed)           0.082     1.301    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8_n_0
    SLICE_X106Y158       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.323 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.200     1.523    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.573 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.589    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.485ns (29.846%)  route 1.140ns (70.154%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.785     1.184    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[9]
    SLICE_X105Y166       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.198 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22/O
                         net (fo=1, routed)           0.096     1.294    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22_n_0
    SLICE_X106Y163       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     1.329 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7/O
                         net (fo=1, routed)           0.126     1.455    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7_n_0
    SLICE_X106Y156       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.477 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.118     1.595    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.610 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     1.625    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.578ns (35.373%)  route 1.056ns (64.627%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.739     1.150    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[15]
    SLICE_X106Y166       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     1.185 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38/O
                         net (fo=1, routed)           0.024     1.209    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38_n_0
    SLICE_X106Y166       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.232 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_10/O
                         net (fo=1, routed)           0.097     1.329    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_10_n_0
    SLICE_X106Y162       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     1.379 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.170     1.549    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.608 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.634    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.516ns (31.502%)  route 1.122ns (68.498%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.767     1.196    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[13]
    SLICE_X105Y162       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.210 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22/O
                         net (fo=1, routed)           0.048     1.258    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22_n_0
    SLICE_X105Y160       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.014     1.272 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.290     1.562    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.621 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     1.638    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.522ns (31.333%)  route 1.144ns (68.667%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.736     1.139    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[8]
    SLICE_X105Y166       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.153 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29/O
                         net (fo=1, routed)           0.120     1.273    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29_n_0
    SLICE_X106Y163       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.287 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.136     1.423    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X107Y156       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.050     1.473 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.131     1.604    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.645 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.666    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.632ns (33.475%)  route 1.256ns (66.525%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.722     1.139    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[14]
    SLICE_X107Y165       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     1.200 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_68/O
                         net (fo=1, routed)           0.051     1.251    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_68_n_0
    SLICE_X107Y164       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.301 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_27/O
                         net (fo=1, routed)           0.022     1.323    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_27_n_0
    SLICE_X107Y164       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.337 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10/O
                         net (fo=1, routed)           0.105     1.442    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_10_n_0
    SLICE_X106Y159       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     1.482 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.332     1.814    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.864 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.888    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.610ns (31.379%)  route 1.334ns (68.621%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.742     1.124    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[10]
    SLICE_X104Y163       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.183 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30/O
                         net (fo=1, routed)           0.097     1.280    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30_n_0
    SLICE_X106Y163       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.059     1.339 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10/O
                         net (fo=1, routed)           0.129     1.468    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10_n_0
    SLICE_X106Y158       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     1.518 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.350     1.868    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.928 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.944    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.951ns  (logic 0.576ns (29.523%)  route 1.375ns (70.477%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.747     1.165    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_22_0[12]
    SLICE_X105Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.225 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_54/O
                         net (fo=1, routed)           0.071     1.296    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_54_n_0
    SLICE_X104Y160       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.331 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23/O
                         net (fo=1, routed)           0.237     1.568    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.590 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.304     1.894    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     1.935 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     1.951    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.276ns (27.500%)  route 3.364ns (72.500%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.827     2.680    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X106Y176       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.768 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_48/O
                         net (fo=1, routed)           0.385     3.153    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_48_n_0
    SLICE_X109Y176       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.243 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.510     3.753    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.899 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.593     4.492    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     4.591 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     4.640    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 1.307ns (28.494%)  route 3.280ns (71.506%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.900     2.820    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X105Y175       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.870 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_60/O
                         net (fo=1, routed)           0.538     3.408    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_60_n_0
    SLICE_X109Y175       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.498 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.456     3.954    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.078 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.336     4.414    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.537 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     4.587    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.166ns (26.719%)  route 3.198ns (73.281%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.901     2.758    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X106Y176       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.906 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_63/O
                         net (fo=1, routed)           0.123     3.029    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_63_n_0
    SLICE_X106Y176       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.079 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_38/O
                         net (fo=1, routed)           0.421     3.500    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_38_n_0
    SLICE_X109Y176       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.537 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.084     3.621    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X109Y177       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     3.659 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.620     4.279    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.315 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     4.364    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.135ns  (logic 1.220ns (29.504%)  route 2.915ns (70.496%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.791     2.585    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X110Y177       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     2.746 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.429     3.175    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X106Y177       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.265 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.210     3.475    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     3.526 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.436     3.962    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.086 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     4.135    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.386ns (34.719%)  route 2.606ns (65.281%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.622     2.453    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     2.578 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_81/O
                         net (fo=1, routed)           0.163     2.741    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_81_n_0
    SLICE_X109Y173       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.864 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.098     2.962    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X109Y175       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     3.085 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_14/O
                         net (fo=1, routed)           0.139     3.224    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_14_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.263 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.518     3.781    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.926 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.992    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.178ns (29.546%)  route 2.809ns (70.454%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.621     2.437    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X109Y178       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.537 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_104/O
                         net (fo=1, routed)           0.154     2.691    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_104_n_0
    SLICE_X109Y173       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.789 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.421     3.210    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X107Y174       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     3.247 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.090     3.337    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     3.376 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.451     3.827    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.915 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.987    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.242ns (31.879%)  route 2.654ns (68.121%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.603     2.444    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X110Y177       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.534 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_38/O
                         net (fo=1, routed)           0.061     2.595    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_38_n_0
    SLICE_X110Y177       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.744 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_13/O
                         net (fo=1, routed)           0.286     3.030    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_13_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.067 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.646     3.713    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.838 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     3.896    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.058ns (27.367%)  route 2.808ns (72.633%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.016     2.795    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X109Y178       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.883 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41/O
                         net (fo=1, routed)           0.137     3.020    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41_n_0
    SLICE_X109Y175       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.071 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.141     3.212    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     3.302 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.466     3.768    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.818 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     3.866    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.563ns (29.710%)  route 1.332ns (70.290%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.805     1.208    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[8]
    SLICE_X110Y177       LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.243 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_38/O
                         net (fo=1, routed)           0.034     1.277    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_38_n_0
    SLICE_X110Y177       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     1.337 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_13/O
                         net (fo=1, routed)           0.148     1.485    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_13_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.499 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.324     1.823    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.874 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.895    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.496ns (25.955%)  route 1.415ns (74.045%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.011     1.393    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[10]
    SLICE_X109Y178       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.428 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41/O
                         net (fo=1, routed)           0.072     1.500    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41_n_0
    SLICE_X109Y175       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.522 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.074     1.596    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.631 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.242     1.873    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.895 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.911    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.642ns (32.789%)  route 1.316ns (67.211%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.812     1.229    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[14]
    SLICE_X109Y178       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.280 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_81/O
                         net (fo=1, routed)           0.085     1.365    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_81_n_0
    SLICE_X109Y173       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050     1.415 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.052     1.467    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X109Y175       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     1.517 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_14/O
                         net (fo=1, routed)           0.077     1.594    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_14_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.609 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.266     1.875    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.934 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.958    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.555ns (28.316%)  route 1.405ns (71.684%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.813     1.224    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[15]
    SLICE_X109Y178       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.264 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_104/O
                         net (fo=1, routed)           0.083     1.347    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_104_n_0
    SLICE_X109Y173       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.040     1.387 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57/O
                         net (fo=1, routed)           0.201     1.588    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_57_n_0
    SLICE_X107Y174       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.602 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16/O
                         net (fo=1, routed)           0.049     1.651    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_16_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.666 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.233     1.899    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.934 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.960    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.566ns (27.704%)  route 1.477ns (72.296%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.902     1.301    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[9]
    SLICE_X110Y177       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.059     1.360 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.226     1.586    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X106Y177       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     1.621 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.107     1.728    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     1.751 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.227     1.978    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.050     2.028 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     2.043    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.541ns (24.874%)  route 1.634ns (75.126%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.961     1.378    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[11]
    SLICE_X106Y176       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.060     1.438 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_63/O
                         net (fo=1, routed)           0.064     1.502    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_63_n_0
    SLICE_X106Y176       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.524 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_38/O
                         net (fo=1, routed)           0.216     1.740    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_38_n_0
    SLICE_X109Y176       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.754 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.047     1.801    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X109Y177       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.014     1.815 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.330     2.145    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.159 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.175    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.586ns (26.420%)  route 1.632ns (73.580%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.954     1.383    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[13]
    SLICE_X105Y175       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.405 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_60/O
                         net (fo=1, routed)           0.259     1.664    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_60_n_0
    SLICE_X109Y175       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.699 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.226     1.925    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     1.975 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.176     2.151    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     2.201 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     2.218    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.272ns  (logic 0.588ns (25.880%)  route 1.684ns (74.120%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.922     1.340    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_0[12]
    SLICE_X106Y176       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.375 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_48/O
                         net (fo=1, routed)           0.187     1.562    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_48_n_0
    SLICE_X109Y176       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035     1.597 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.255     1.852    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.911 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.304     2.215    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     2.256 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     2.272    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.190ns (24.787%)  route 3.611ns (75.214%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.566     3.360    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X110Y170       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.458 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.200     3.658    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X108Y170       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.708 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.360     4.068    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.192 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.436     4.628    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.752 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     4.801    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 1.300ns (27.168%)  route 3.485ns (72.832%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.350     3.181    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X106Y171       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     3.278 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_71/O
                         net (fo=1, routed)           0.044     3.322    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_71_n_0
    SLICE_X106Y171       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.373 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29/O
                         net (fo=1, routed)           0.047     3.420    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29_n_0
    SLICE_X106Y171       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.543 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.460     4.003    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.056 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.518     4.574    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.719 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     4.785    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.266ns (28.514%)  route 3.174ns (71.486%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.225     3.145    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X110Y169       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     3.182 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.040     3.222    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X110Y169       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     3.259 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.523     3.782    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.931 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.336     4.267    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.390 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     4.440    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.164ns (27.215%)  route 3.113ns (72.785%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.027     2.880    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X110Y169       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.917 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_52/O
                         net (fo=1, routed)           0.048     2.965    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_52_n_0
    SLICE_X110Y169       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.018 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22/O
                         net (fo=1, routed)           0.396     3.414    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     3.536 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.593     4.129    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     4.228 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     4.277    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.239ns (28.969%)  route 3.038ns (71.031%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.089     2.930    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X110Y170       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     2.982 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.200     3.182    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X109Y172       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.305 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.045     3.350    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.448 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.646     4.094    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.219 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     4.277    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.200ns  (logic 1.199ns (28.548%)  route 3.001ns (71.452%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.306     3.122    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[15]
    SLICE_X107Y169       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.212 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_46/O
                         net (fo=1, routed)           0.048     3.260    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_46_n_0
    SLICE_X107Y169       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.313 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.124     3.437    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.589 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.451     4.040    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.128 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     4.200    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.232ns (29.389%)  route 2.960ns (70.611%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.087     2.944    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X111Y169       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.980 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.153     3.133    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X110Y172       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.283 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.088     3.371    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X110Y171       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.461 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.583     4.044    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.143 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     4.192    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 1.070ns (27.394%)  route 2.836ns (72.606%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.030     2.809    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X110Y168       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     2.862 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.200     3.062    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X109Y173       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.214 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.092     3.306    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.342 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.466     3.808    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.858 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     3.906    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.503ns (25.941%)  route 1.436ns (74.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.027     1.409    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[10]
    SLICE_X110Y168       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.432 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.103     1.535    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X109Y173       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061     1.596 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.048     1.644    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.659 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.242     1.901    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.923 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     1.939    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.568ns (27.373%)  route 1.507ns (72.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.056     1.473    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[11]
    SLICE_X111Y169       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.488 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.079     1.567    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X110Y172       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.060     1.627 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.049     1.676    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X110Y171       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     1.711 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.307     2.018    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.059 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.075    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.565ns (27.072%)  route 1.522ns (72.928%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.172     1.583    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[15]
    SLICE_X107Y169       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.035     1.618 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_46/O
                         net (fo=1, routed)           0.027     1.645    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_46_n_0
    SLICE_X107Y169       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.668 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13/O
                         net (fo=1, routed)           0.064     1.732    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_13_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.793 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.233     2.026    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.061 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     2.087    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.566ns (27.004%)  route 1.530ns (72.996%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.057     1.460    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[8]
    SLICE_X110Y170       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     1.482 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.103     1.585    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X109Y172       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.050     1.635 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.025     1.660    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     1.700 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.324     2.024    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     2.075 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     2.096    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.546ns (25.706%)  route 1.578ns (74.294%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.021     1.439    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[12]
    SLICE_X110Y169       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.453 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_52/O
                         net (fo=1, routed)           0.027     1.480    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_52_n_0
    SLICE_X110Y169       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.503 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22/O
                         net (fo=1, routed)           0.210     1.713    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.763 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.304     2.067    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     2.108 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     2.124    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.567ns (26.311%)  route 1.588ns (73.689%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.125     1.554    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[13]
    SLICE_X110Y169       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.568 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55/O
                         net (fo=1, routed)           0.022     1.590    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_55_n_0
    SLICE_X110Y169       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.604 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23/O
                         net (fo=1, routed)           0.248     1.852    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_23_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.912 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.176     2.088    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     2.138 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     2.155    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.361ns  (logic 0.612ns (25.921%)  route 1.749ns (74.079%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.194     1.611    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[14]
    SLICE_X106Y171       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     1.651 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_71/O
                         net (fo=1, routed)           0.024     1.675    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_71_n_0
    SLICE_X106Y171       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.698 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29/O
                         net (fo=1, routed)           0.026     1.724    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29_n_0
    SLICE_X106Y171       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.774 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.215     1.989    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.012 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.266     2.278    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     2.337 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     2.361    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.385ns  (logic 0.561ns (23.522%)  route 1.824ns (76.478%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.308     1.707    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_1[9]
    SLICE_X110Y170       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     1.747 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.099     1.846    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X108Y170       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.868 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.175     2.043    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.050     2.093 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.227     2.320    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.050     2.370 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     2.385    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.706ns  (logic 1.401ns (24.553%)  route 4.305ns (75.447%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.801     3.632    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[14]
    SLICE_X102Y172       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.682 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_104/O
                         net (fo=1, routed)           0.044     3.726    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_104_n_0
    SLICE_X102Y172       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.823 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76/O
                         net (fo=1, routed)           0.083     3.906    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76_n_0
    SLICE_X101Y172       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.996 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35/O
                         net (fo=1, routed)           0.212     4.208    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35_n_0
    SLICE_X105Y171       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.244 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_12/O
                         net (fo=1, routed)           0.581     4.825    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_12_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.977 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.518     5.495    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     5.640 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     5.706    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.457ns  (logic 1.266ns (23.200%)  route 4.191ns (76.800%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.773     3.614    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[8]
    SLICE_X105Y170       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.704 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_65/O
                         net (fo=1, routed)           0.047     3.751    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_65_n_0
    SLICE_X105Y170       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.874 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34/O
                         net (fo=1, routed)           0.239     4.113    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34_n_0
    SLICE_X106Y172       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.149 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12/O
                         net (fo=1, routed)           0.428     4.577    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.628 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.646     5.274    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.399 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     5.457    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.396ns (26.434%)  route 3.885ns (73.566%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.816     3.632    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[15]
    SLICE_X103Y171       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.722 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_137/O
                         net (fo=1, routed)           0.091     3.813    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_137_n_0
    SLICE_X102Y171       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.902 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98/O
                         net (fo=1, routed)           0.094     3.996    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98_n_0
    SLICE_X102Y172       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.120 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.091     4.211    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X102Y172       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.299 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15/O
                         net (fo=1, routed)           0.270     4.569    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.670 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.451     5.121    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.209 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     5.281    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.260ns  (logic 1.251ns (23.783%)  route 4.009ns (76.217%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.671     3.450    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[10]
    SLICE_X103Y168       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.572 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_63/O
                         net (fo=1, routed)           0.045     3.617    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_63_n_0
    SLICE_X103Y168       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.718 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_33/O
                         net (fo=1, routed)           0.406     4.124    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_33_n_0
    SLICE_X106Y172       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.173 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11/O
                         net (fo=1, routed)           0.373     4.546    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.696 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.466     5.162    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     5.212 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     5.260    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 1.131ns (21.638%)  route 4.096ns (78.362%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.963     3.816    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[12]
    SLICE_X103Y170       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.869 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_50/O
                         net (fo=1, routed)           0.347     4.216    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_50_n_0
    SLICE_X106Y170       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.306 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.144     4.450    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.486 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.593     5.079    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.178 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     5.227    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.120ns (21.663%)  route 4.050ns (78.337%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.840     3.697    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[11]
    SLICE_X104Y171       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     3.736 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12/O
                         net (fo=1, routed)           0.578     4.314    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12_n_0
    SLICE_X110Y171       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.439 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.583     5.022    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.121 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     5.170    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.362ns (26.859%)  route 3.709ns (73.141%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.814     3.608    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[9]
    SLICE_X105Y170       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     3.766 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.186     3.952    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X105Y170       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     4.050 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29/O
                         net (fo=1, routed)           0.183     4.233    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29_n_0
    SLICE_X106Y172       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     4.331 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.041     4.372    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.462 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.436     4.898    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.022 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     5.071    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.352ns (27.045%)  route 3.647ns (72.955%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.872     3.792    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[13]
    SLICE_X103Y170       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.915 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_57/O
                         net (fo=1, routed)           0.346     4.261    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_57_n_0
    SLICE_X106Y170       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.357 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25/O
                         net (fo=1, routed)           0.043     4.400    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.490 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.336     4.826    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     4.949 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     4.999    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.433ns  (logic 0.604ns (24.825%)  route 1.829ns (75.175%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.461     1.890    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[13]
    SLICE_X103Y170       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     1.940 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_57/O
                         net (fo=1, routed)           0.152     2.092    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_57_n_0
    SLICE_X106Y170       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     2.132 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25/O
                         net (fo=1, routed)           0.023     2.155    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25_n_0
    SLICE_X106Y170       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     2.190 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6/O
                         net (fo=1, routed)           0.176     2.366    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_6_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     2.416 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.017     2.433    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.517ns  (logic 0.625ns (24.831%)  route 1.892ns (75.169%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.431     1.830    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[9]
    SLICE_X105Y170       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     1.888 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50/O
                         net (fo=1, routed)           0.100     1.988    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_50_n_0
    SLICE_X105Y170       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     2.029 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29/O
                         net (fo=1, routed)           0.095     2.124    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29_n_0
    SLICE_X106Y172       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.041     2.165 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.024     2.189    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X106Y172       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     2.225 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.227     2.452    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.050     2.502 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.015     2.517    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.584ns  (logic 0.531ns (20.550%)  route 2.053ns (79.450%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.508     1.926    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[12]
    SLICE_X103Y170       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.949 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_50/O
                         net (fo=1, routed)           0.152     2.101    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_50_n_0
    SLICE_X106Y170       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     2.136 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.073     2.209    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.223 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.304     2.527    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     2.568 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.016     2.584    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.577ns (22.261%)  route 2.015ns (77.739%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.465ns, distribution 1.073ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.356     1.738    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[10]
    SLICE_X103Y168       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.788 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_63/O
                         net (fo=1, routed)           0.025     1.813    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_63_n_0
    SLICE_X103Y168       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.854 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_33/O
                         net (fo=1, routed)           0.181     2.035    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_33_n_0
    SLICE_X106Y172       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     2.057 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11/O
                         net (fo=1, routed)           0.195     2.252    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11_n_0
    SLICE_X108Y173       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     2.312 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.242     2.554    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.576 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.016     2.592    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.538     1.685    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.524ns (20.216%)  route 2.068ns (79.784%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.447     1.864    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[11]
    SLICE_X104Y171       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.879 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12/O
                         net (fo=1, routed)           0.298     2.177    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12_n_0
    SLICE_X110Y171       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     2.228 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.307     2.535    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X106Y148       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.576 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.592    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_20
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.610ns  (logic 0.642ns (24.598%)  route 1.968ns (75.402%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.465ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.425     1.836    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[15]
    SLICE_X103Y171       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.871 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_137/O
                         net (fo=1, routed)           0.048     1.919    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_137_n_0
    SLICE_X102Y171       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.954 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98/O
                         net (fo=1, routed)           0.052     2.006    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98_n_0
    SLICE_X102Y172       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     2.056 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53/O
                         net (fo=1, routed)           0.044     2.100    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_53_n_0
    SLICE_X102Y172       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.135 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15/O
                         net (fo=1, routed)           0.140     2.275    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15_n_0
    SLICE_X107Y172       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     2.316 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.233     2.549    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.584 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     2.610    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.525     1.672    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.681ns  (logic 0.576ns (21.485%)  route 2.105ns (78.515%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.465ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.414     1.817    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[8]
    SLICE_X105Y170       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.852 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_65/O
                         net (fo=1, routed)           0.026     1.878    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_65_n_0
    SLICE_X105Y170       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     1.928 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34/O
                         net (fo=1, routed)           0.121     2.049    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34_n_0
    SLICE_X106Y172       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.064 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12/O
                         net (fo=1, routed)           0.199     2.263    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12_n_0
    SLICE_X109Y172       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     2.285 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.324     2.609    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     2.660 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     2.681    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.521     1.668    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.807ns  (logic 0.649ns (23.121%)  route 2.158ns (76.879%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.465ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.415     1.832    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[14]
    SLICE_X102Y172       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.854 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_104/O
                         net (fo=1, routed)           0.025     1.879    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_104_n_0
    SLICE_X102Y172       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     1.919 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76/O
                         net (fo=1, routed)           0.044     1.963    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76_n_0
    SLICE_X101Y172       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.998 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35/O
                         net (fo=1, routed)           0.108     2.106    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35_n_0
    SLICE_X105Y171       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.121 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_12/O
                         net (fo=1, routed)           0.276     2.397    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_12_n_0
    SLICE_X109Y171       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.061     2.458 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.266     2.724    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_3_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     2.783 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     2.807    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.545     1.692    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  clk_pl_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.019ns  (logic 0.754ns (24.975%)  route 2.265ns (75.025%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.232ns (routing 1.492ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.232     3.432    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/m0_axis_aclk
    RFADC_X0Y0           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_FABRIC_CLK_STATUS_COMMON[5])
                                                      0.338     3.770 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[5]
                         net (fo=1, routed)           1.141     4.911    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/STATUS_COMMON[5]
    SLICE_X112Y113       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     5.009 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_76/O
                         net (fo=1, routed)           0.087     5.096    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_76_n_0
    SLICE_X111Y113       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.131 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_32/O
                         net (fo=1, routed)           0.040     5.171    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_32_n_0
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.221 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_8/O
                         net (fo=1, routed)           0.373     5.594    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_8_n_0
    SLICE_X112Y126       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.739 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2/O
                         net (fo=1, routed)           0.574     6.313    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2_n_0
    SLICE_X106Y137       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.401 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.050     6.451    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_26
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.602ns  (logic 0.484ns (18.599%)  route 2.118ns (81.401%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.139ns (routing 1.492ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.691ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.139     3.339    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc10/clk
    SLICE_X108Y129       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.418 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff_reg[1]/Q
                         net (fo=8, routed)           1.069     4.487    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26_0[1]
    SLICE_X107Y125       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.588 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_59/O
                         net (fo=1, routed)           0.245     4.833    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_59_n_0
    SLICE_X107Y119       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     4.978 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_19/O
                         net (fo=1, routed)           0.314     5.292    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_19_n_0
    SLICE_X107Y146       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     5.329 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5/O
                         net (fo=1, routed)           0.441     5.770    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_5_n_0
    SLICE_X108Y150       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     5.892 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.049     5.941    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_30
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.218     2.400    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.679ns (26.255%)  route 1.907ns (73.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.146ns (routing 1.492ns, distribution 1.654ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.691ns, distribution 1.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.146     3.346    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X114Y135       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y135       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.427 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[0]/Q
                         net (fo=9, routed)           0.493     3.920    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_29_3[0]
    SLICE_X110Y137       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.021 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_163/O
                         net (fo=1, routed)           0.188     4.209    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_163_n_0
    SLICE_X109Y140       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.361 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_117/O
                         net (fo=1, routed)           0.378     4.739    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_117_n_0
    SLICE_X109Y152       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     4.849 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_64/O
                         net (fo=1, routed)           0.436     5.285    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_64_n_0
    SLICE_X110Y134       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     5.385 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_23/O
                         net (fo=1, routed)           0.163     5.548    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_23_n_0
    SLICE_X108Y134       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.647 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6/O
                         net (fo=1, routed)           0.200     5.847    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6_n_0
    SLICE_X108Y142       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     5.883 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.049     5.932    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_31
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.231     2.413    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.628ns  (logic 0.627ns (23.856%)  route 2.001ns (76.144%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.092ns (routing 1.492ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.092     3.292    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/clk
    SLICE_X106Y131       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.371 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[14]/Q
                         net (fo=4, routed)           0.391     3.762    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26_1[14]
    SLICE_X104Y126       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.885 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_108/O
                         net (fo=1, routed)           0.300     4.185    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_108_n_0
    SLICE_X107Y126       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038     4.223 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_90/O
                         net (fo=1, routed)           0.044     4.267    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_90_n_0
    SLICE_X107Y126       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.356 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56/O
                         net (fo=1, routed)           0.607     4.963    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_56_n_0
    SLICE_X108Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     5.087 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18/O
                         net (fo=1, routed)           0.207     5.294    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18_n_0
    SLICE_X108Y126       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.417 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.386     5.803    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     5.854 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     5.920    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.570ns  (logic 0.489ns (19.024%)  route 2.081ns (80.976%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.113ns (routing 1.492ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.113     3.313    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/clk
    SLICE_X107Y131       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.389 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff_reg[10]/Q
                         net (fo=4, routed)           0.479     3.868    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26_1[10]
    SLICE_X108Y126       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.904 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_76/O
                         net (fo=1, routed)           0.197     4.101    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_76_n_0
    SLICE_X108Y125       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.151 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47/O
                         net (fo=1, routed)           0.419     4.570    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_47_n_0
    SLICE_X104Y125       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.623 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.662     5.285    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X109Y134       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.435 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.276     5.711    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     5.835 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     5.883    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.530ns  (logic 0.406ns (16.045%)  route 2.124ns (83.955%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.113ns (routing 1.492ns, distribution 1.621ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.691ns, distribution 1.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.113     3.313    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/clk
    SLICE_X108Y145       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y145       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.392 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[4]/Q
                         net (fo=5, routed)           0.778     4.170    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_1[4]
    SLICE_X107Y147       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.260 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_52/O
                         net (fo=1, routed)           0.535     4.795    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_52_n_0
    SLICE_X104Y150       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     4.943 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_20/O
                         net (fo=1, routed)           0.198     5.141    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_20_n_0
    SLICE_X103Y146       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.194 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_5/O
                         net (fo=1, routed)           0.564     5.758    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_5_n_0
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     5.794 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.049     5.843    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_27
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.237     2.419    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.277ns  (logic 0.692ns (30.396%)  route 1.585ns (69.604%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.127ns (routing 1.492ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.127     3.327    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/clk
    SLICE_X108Y146       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.408 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[8]/Q
                         net (fo=6, routed)           0.563     3.971    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_1[8]
    SLICE_X106Y147       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     4.120 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_77/O
                         net (fo=1, routed)           0.044     4.164    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_77_n_0
    SLICE_X106Y147       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.215 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_61/O
                         net (fo=1, routed)           0.388     4.603    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_61_n_0
    SLICE_X103Y149       LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.764 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_24/O
                         net (fo=1, routed)           0.207     4.971    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_24_n_0
    SLICE_X103Y149       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     5.069 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.325     5.394    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X107Y149       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     5.546 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     5.604    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_23
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y149       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 0.509ns (23.597%)  route 1.648ns (76.403%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.153ns (routing 1.492ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.153     3.353    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X113Y135       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.431 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[2]/Q
                         net (fo=7, routed)           0.186     3.617    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_29_3[2]
    SLICE_X111Y135       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.766 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_106/O
                         net (fo=1, routed)           0.298     4.064    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_106_n_0
    SLICE_X109Y138       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     4.162 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_47/O
                         net (fo=1, routed)           0.257     4.419    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_47_n_0
    SLICE_X109Y132       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.518 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_14/O
                         net (fo=1, routed)           0.571     5.089    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_14_n_0
    SLICE_X106Y124       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.124 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_3/O
                         net (fo=1, routed)           0.287     5.411    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_3_n_0
    SLICE_X106Y137       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.461 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.049     5.510    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_29
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.152ns  (logic 0.599ns (27.830%)  route 1.553ns (72.170%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.148ns (routing 1.492ns, distribution 1.656ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.148     3.348    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/clk
    SLICE_X111Y133       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.427 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff_reg[9]/Q
                         net (fo=5, routed)           0.103     3.530    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_29_3[9]
    SLICE_X111Y135       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.629 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_63/O
                         net (fo=1, routed)           0.210     3.839    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_63_n_0
    SLICE_X111Y135       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.963 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_43/O
                         net (fo=1, routed)           0.631     4.594    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_43_n_0
    SLICE_X105Y132       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.693 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19/O
                         net (fo=1, routed)           0.244     4.937    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19_n_0
    SLICE_X106Y127       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.987 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.316     5.303    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.451 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.049     5.500    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_22
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.495ns (23.439%)  route 1.617ns (76.561%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.127ns (routing 1.492ns, distribution 1.635ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.127     3.327    mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/clk
    SLICE_X108Y146       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.406 r  mts_i/usp_rf_data_converter_1/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff_reg[7]/Q
                         net (fo=7, routed)           0.546     3.952    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_1[7]
    SLICE_X105Y147       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.048 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_69/O
                         net (fo=1, routed)           0.093     4.141    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_69_n_0
    SLICE_X105Y147       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.230 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_44/O
                         net (fo=1, routed)           0.184     4.414    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_44_n_0
    SLICE_X104Y146       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     4.502 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_14/O
                         net (fo=1, routed)           0.166     4.668    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_14_n_0
    SLICE_X104Y145       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.720 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_4/O
                         net (fo=1, routed)           0.573     5.293    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_4_n_0
    SLICE_X109Y135       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     5.384 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.055     5.439    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_24
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.213%)  route 0.069ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.693ns (routing 0.822ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.693     1.722    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X101Y158       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.761 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[14]/Q
                         net (fo=3, routed)           0.069     1.830    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[14]
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.891%)  route 0.073ns (65.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.690ns (routing 0.822ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.465ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.690     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X102Y160       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y160       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.759 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]/Q
                         net (fo=3, routed)           0.073     1.831    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[5]
    SLICE_X102Y161       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.508     1.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y161       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.178%)  route 0.080ns (67.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.692ns (routing 0.822ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.465ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.692     1.722    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X103Y156       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.760 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]/Q
                         net (fo=3, routed)           0.080     1.840    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[14]
    SLICE_X103Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.512     1.659    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X103Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (31.008%)  route 0.087ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.691ns (routing 0.822ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.691     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y158       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.759 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]/Q
                         net (fo=5, routed)           0.087     1.846    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[9]
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (29.891%)  route 0.091ns (70.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.690ns (routing 0.822ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.465ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.690     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X102Y160       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y160       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.759 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]/Q
                         net (fo=4, routed)           0.091     1.850    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[4]
    SLICE_X102Y160       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.508     1.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y160       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.303%)  route 0.094ns (70.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.688ns (routing 0.822ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.688     1.718    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X101Y157       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.757 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]/Q
                         net (fo=4, routed)           0.094     1.851    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[4]
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.633%)  route 0.100ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.688ns (routing 0.822ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.465ns, distribution 1.045ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.688     1.718    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X101Y157       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.758 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]/Q
                         net (fo=8, routed)           0.100     1.857    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[6]
    SLICE_X101Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.510     1.657    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.633%)  route 0.100ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.691ns (routing 0.822ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.691     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk_fbrc
    SLICE_X100Y158       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.760 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[13]/Q
                         net (fo=4, routed)           0.100     1.860    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_ff_reg[13]
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.144%)  route 0.110ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.690ns (routing 0.822ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.465ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.690     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X102Y160       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y160       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.761 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[3]/Q
                         net (fo=5, routed)           0.110     1.871    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[3]
    SLICE_X102Y161       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.508     1.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y161       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[3]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.696%)  route 0.113ns (74.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.691ns (routing 0.822ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.465ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.691     1.720    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk_fbrc
    SLICE_X102Y156       FDCE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y156       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.759 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]/Q
                         net (fo=5, routed)           0.113     1.872    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_ff_reg[12]
    SLICE_X102Y154       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.508     1.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y154       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.410ns  (logic 0.748ns (31.037%)  route 1.662ns (68.963%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 0.764ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.691ns, distribution 1.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.475     2.701    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X104Y156       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y156       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.777 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[3]/Q
                         net (fo=1, routed)           0.049     2.826    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[4]
    SLICE_X104Y156       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     2.917 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_109/O
                         net (fo=1, routed)           0.059     2.976    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_109_n_0
    SLICE_X104Y156       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.124 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_65/O
                         net (fo=1, routed)           0.141     3.265    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_65_n_0
    SLICE_X105Y154       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     3.389 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_25/O
                         net (fo=1, routed)           0.350     3.739    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_25_n_0
    SLICE_X106Y161       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.835 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_8/O
                         net (fo=1, routed)           0.552     4.387    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_8_n_0
    SLICE_X108Y172       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.476 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2/O
                         net (fo=1, routed)           0.462     4.938    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2_n_0
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.062 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.049     5.111    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_27
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.237     2.419    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.165ns  (logic 0.657ns (30.346%)  route 1.508ns (69.654%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.764ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.449     2.675    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X103Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y158       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.752 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[1]/Q
                         net (fo=1, routed)           0.056     2.808    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[2]
    SLICE_X103Y158       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     2.933 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_90/O
                         net (fo=1, routed)           0.406     3.339    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_90_n_0
    SLICE_X106Y158       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     3.485 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_36/O
                         net (fo=1, routed)           0.275     3.760    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_36_n_0
    SLICE_X107Y163       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     3.910 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_10/O
                         net (fo=1, routed)           0.210     4.120    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_10_n_0
    SLICE_X107Y170       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.243 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_2/O
                         net (fo=1, routed)           0.512     4.755    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_2_n_0
    SLICE_X106Y137       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     4.791 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.049     4.840    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_29
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.461ns (24.973%)  route 1.385ns (75.027%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.466ns (routing 0.764ns, distribution 1.702ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.691ns, distribution 1.510ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.466     2.692    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X105Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y157       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.771 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[11]/Q
                         net (fo=1, routed)           0.056     2.827    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[12]
    SLICE_X105Y157       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.973 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_72/O
                         net (fo=1, routed)           0.041     3.014    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_72_n_0
    SLICE_X105Y157       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.050 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53/O
                         net (fo=1, routed)           0.178     3.228    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_53_n_0
    SLICE_X104Y160       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     3.279 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23/O
                         net (fo=1, routed)           0.468     3.747    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_23_n_0
    SLICE_X106Y169       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     3.797 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6/O
                         net (fo=1, routed)           0.593     4.390    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_6_n_0
    SLICE_X105Y134       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     4.489 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.049     4.538    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_19
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.201     2.383    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.611ns  (logic 0.472ns (29.299%)  route 1.139ns (70.701%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.764ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.691ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.429     2.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.734 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[9]/Q
                         net (fo=1, routed)           0.240     2.974    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[10]
    SLICE_X104Y158       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.119 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7/O
                         net (fo=1, routed)           0.182     3.301    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_7_n_0
    SLICE_X106Y158       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.400 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.669     4.069    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X108Y139       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.218 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.048     4.266    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_21
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.234     2.416    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y139       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.359ns (22.969%)  route 1.204ns (77.031%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 0.764ns, distribution 1.687ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.451     2.677    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y157       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.756 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[6]/Q
                         net (fo=1, routed)           0.364     3.120    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[7]
    SLICE_X105Y157       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.156 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_9/O
                         net (fo=1, routed)           0.187     3.343    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_9_n_0
    SLICE_X106Y157       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     3.439 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_2/O
                         net (fo=1, routed)           0.598     4.037    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_2_n_0
    SLICE_X109Y135       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.185 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.055     4.240    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_24
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.557ns  (logic 0.383ns (24.599%)  route 1.174ns (75.401%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.764ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.429     2.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.736 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[13]/Q
                         net (fo=1, routed)           0.279     3.015    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[14]
    SLICE_X105Y159       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.105 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7/O
                         net (fo=1, routed)           0.174     3.279    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7_n_0
    SLICE_X106Y159       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.368 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.655     4.023    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y138       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.146 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     4.212    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_17
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X110Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.443ns  (logic 0.353ns (24.463%)  route 1.090ns (75.537%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.466ns (routing 0.764ns, distribution 1.702ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.691ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.466     2.692    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X104Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y158       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.768 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[0]/Q
                         net (fo=1, routed)           0.045     2.813    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[1]
    SLICE_X104Y158       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     2.864 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_31/O
                         net (fo=1, routed)           0.344     3.208    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_31_n_0
    SLICE_X106Y157       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     3.298 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_9/O
                         net (fo=1, routed)           0.088     3.386    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_9_n_0
    SLICE_X107Y157       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.423 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_2/O
                         net (fo=1, routed)           0.564     3.987    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_2_n_0
    SLICE_X108Y150       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.086 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.049     4.135    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_30
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.218     2.400    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.474ns (33.593%)  route 0.937ns (66.407%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.764ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.691ns, distribution 1.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.429     2.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.734 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[14]/Q
                         net (fo=1, routed)           0.216     2.950    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[15]
    SLICE_X105Y159       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.099 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_31/O
                         net (fo=1, routed)           0.182     3.281    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_31_n_0
    SLICE_X106Y159       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.331 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.137     3.468    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X106Y162       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.519 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.330     3.849    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X107Y146       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.994 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     4.066    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_16
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.208     2.390    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y146       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.315ns (25.220%)  route 0.934ns (74.780%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.764ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.429     2.655    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X101Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.736 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[4]/Q
                         net (fo=1, routed)           0.212     2.948    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[5]
    SLICE_X105Y158       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.037 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_26/O
                         net (fo=1, routed)           0.335     3.372    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_26_n_0
    SLICE_X106Y164       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.421 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_7/O
                         net (fo=1, routed)           0.337     3.758    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_7_n_0
    SLICE_X106Y137       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.854 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.050     3.904    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_26
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.357ns (29.750%)  route 0.843ns (70.250%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 0.764ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.691ns, distribution 1.503ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.475     2.701    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X105Y160       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y160       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.780 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[12]/Q
                         net (fo=1, routed)           0.165     2.945    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[13]
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.980 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.044     3.024    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X105Y160       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.121 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.584     3.705    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X106Y148       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     3.851 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.050     3.901    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_18
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.194     2.376    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.433%)  route 0.047ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.414ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.465ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.306     1.426    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.464 r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.029     1.493    mts_i/gpio_control/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_o[0]
    SLICE_X86Y140        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.023     1.516 r  mts_i/gpio_control/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.018     1.534    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.470     1.617    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C

Slack:                    inf
  Source:                 mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.079ns (59.806%)  route 0.053ns (40.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.414ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.465ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.306     1.426    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.464 r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.032     1.496    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X86Y140        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.537 r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1[31]_i_1/O
                         net (fo=1, routed)           0.021     1.558    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1[31]_i_1_n_0
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.469     1.616    mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y140        FDRE                                         r  mts_i/gpio_control/axi_gpio_dac/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.067ns (37.017%)  route 0.114ns (62.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.414ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.335     1.455    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y155       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y155       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.494 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[11]/Q
                         net (fo=1, routed)           0.025     1.519    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[28]
    SLICE_X102Y155       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     1.533 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[28]_i_7/O
                         net (fo=1, routed)           0.072     1.605    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[28]_i_7_n_0
    SLICE_X102Y152       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.619 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[28]_i_1/O
                         net (fo=1, routed)           0.017     1.636    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_3
    SLICE_X102Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[28]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.076ns (36.715%)  route 0.131ns (63.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y154       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.500 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[10]/Q
                         net (fo=1, routed)           0.044     1.544    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[27]
    SLICE_X102Y154       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.559 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[27]_i_6/O
                         net (fo=1, routed)           0.070     1.629    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[27]_i_6_n_0
    SLICE_X101Y152       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.651 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[27]_i_1/O
                         net (fo=1, routed)           0.017     1.668    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_4
    SLICE_X101Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X101Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[27]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.124ns (51.240%)  route 0.118ns (48.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y154       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.500 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[9]/Q
                         net (fo=1, routed)           0.023     1.523    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[26]
    SLICE_X102Y154       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.558 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[26]_i_6/O
                         net (fo=1, routed)           0.079     1.637    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[26]_i_6_n_0
    SLICE_X102Y152       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     1.687 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[26]_i_1/O
                         net (fo=1, routed)           0.016     1.703    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_5
    SLICE_X102Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[26]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.076ns (26.855%)  route 0.207ns (73.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.414ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.465ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.335     1.455    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y155       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y155       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.495 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[7]/Q
                         net (fo=1, routed)           0.066     1.561    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[24]
    SLICE_X102Y155       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.583 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[24]_i_2/O
                         net (fo=1, routed)           0.125     1.708    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[24]_i_2_n_0
    SLICE_X101Y152       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.722 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[24]_i_1/O
                         net (fo=1, routed)           0.016     1.738    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_7
    SLICE_X101Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.502     1.649    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X101Y152       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[24]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.112ns (37.710%)  route 0.185ns (62.290%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.465ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y161       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.500 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[5]/Q
                         net (fo=1, routed)           0.032     1.532    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[22]
    SLICE_X102Y161       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.591 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_4/O
                         net (fo=1, routed)           0.136     1.727    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_4_n_0
    SLICE_X102Y151       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.741 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.017     1.758    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_9
    SLICE_X102Y151       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.497     1.644    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y151       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[22]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.104ns (30.678%)  route 0.235ns (69.322%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.465ns, distribution 1.052ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y154       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y154       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.501 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[12]/Q
                         net (fo=1, routed)           0.080     1.581    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[29]
    SLICE_X102Y154       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.595 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[29]_i_6/O
                         net (fo=1, routed)           0.139     1.734    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[29]_i_6_n_0
    SLICE_X102Y136       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     1.784 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.016     1.800    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_2
    SLICE_X102Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.517     1.664    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[29]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.111%)  route 0.212ns (58.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.341ns (routing 0.414ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.465ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.341     1.461    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/clk
    SLICE_X102Y160       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y160       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.500 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_dac/sysref_freq_r_reg[4]/Q
                         net (fo=1, routed)           0.053     1.553    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[21]
    SLICE_X102Y159       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.603 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6/O
                         net (fo=1, routed)           0.143     1.746    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6_n_0
    SLICE_X102Y151       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     1.805 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.016     1.821    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_10
    SLICE_X102Y151       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.497     1.644    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X102Y151       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[21]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.124ns (32.718%)  route 0.255ns (67.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.414ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.465ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.348     1.468    mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/clk
    SLICE_X105Y158       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y158       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.507 r  mts_i/usp_rf_data_converter_1/inst/i_mts_sysref_count_adc/sysref_freq_r_reg[5]/Q
                         net (fo=1, routed)           0.024     1.531    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_53_in[6]
    SLICE_X105Y158       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.553 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[6]_i_8/O
                         net (fo=1, routed)           0.046     1.599    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[6]_i_8_n_0
    SLICE_X105Y158       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.048     1.647 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[6]_i_2/O
                         net (fo=1, routed)           0.168     1.815    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[6]_i_2_n_0
    SLICE_X105Y148       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.830 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[6]_i_1/O
                         net (fo=1, routed)           0.017     1.847    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_25
    SLICE_X105Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.513     1.660    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y148       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mts_MTSclkwiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.076ns (8.354%)  route 0.834ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.686ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.834     4.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.384     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.076ns (8.363%)  route 0.833ns (91.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.686ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.833     4.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.386     5.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.076ns (8.363%)  route 0.833ns (91.637%))
  Logic Levels:           0  
  Clock Path Skew:        1.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      3.031ns (routing 1.492ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.686ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.881    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.909 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           2.118     3.027    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.222    -0.195 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.049    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.200 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       3.031     3.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.833     4.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.386     5.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        6.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.409ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.676ns (routing 0.822ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.669ns (routing 1.147ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.676     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X92Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y74         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.083     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.669     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        6.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.410ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.679ns (routing 0.822ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.147ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.679     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X95Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X95Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.670     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X95Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.407ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.676ns (routing 0.822ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.667ns (routing 1.147ns, distribution 0.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.676     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X96Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X96Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.667     8.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X96Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.408ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.678ns (routing 0.822ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.668ns (routing 1.147ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.678     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X93Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y69         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X93Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.668     8.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X93Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.409ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.679ns (routing 0.822ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.669ns (routing 1.147ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.679     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X93Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y67         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X93Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.669     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X93Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.415ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.682ns (routing 0.822ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.675ns (routing 1.147ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.682     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X94Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X94Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.675     8.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X94Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.411ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.683ns (routing 0.822ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.671ns (routing 1.147ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.683     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X94Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.671     8.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X94Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        6.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.413ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.673ns (routing 0.822ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.673ns (routing 1.147ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.673     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X91Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y66         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.102     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X91Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.673     8.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X91Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.038ns (27.193%)  route 0.102ns (72.807%))
  Logic Levels:           0  
  Clock Path Skew:        6.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.414ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.685ns (routing 0.822ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.674ns (routing 1.147ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.685     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X94Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.102     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X95Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.674     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.038ns (27.193%)  route 0.102ns (72.807%))
  Logic Levels:           0  
  Clock Path Skew:        6.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.414ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Source):      1.685ns (routing 0.822ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.674ns (routing 1.147ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.374    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.165     1.556    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.761    -0.205 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.059    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.030 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.685     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X94Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.102     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X95Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.674     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.865ns  (logic 0.028ns (0.977%)  route 2.837ns (99.023%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.639     7.865    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.844ns  (logic 0.028ns (0.985%)  route 2.816ns (99.016%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.618     7.844    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.823ns  (logic 0.028ns (0.992%)  route 2.795ns (99.008%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.597     7.823    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.818ns  (logic 0.028ns (0.994%)  route 2.790ns (99.006%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.592     7.818    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.803ns  (logic 0.028ns (0.999%)  route 2.775ns (99.001%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.577     7.803    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.794ns  (logic 0.028ns (1.002%)  route 2.766ns (98.998%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.568     7.794    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.784ns  (logic 0.028ns (1.006%)  route 2.756ns (98.994%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.558     7.784    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.756ns  (logic 0.028ns (1.016%)  route 2.728ns (98.984%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        2.530     7.756    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        f  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 0.017ns (1.142%)  route 1.472ns (98.858%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.369     1.489    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.504ns  (logic 0.017ns (1.131%)  route 1.487ns (98.869%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.384     1.504    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.514ns  (logic 0.017ns (1.123%)  route 1.497ns (98.877%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.394     1.514    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.514ns  (logic 0.017ns (1.123%)  route 1.497ns (98.877%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.394     1.514    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 0.017ns (1.113%)  route 1.510ns (98.887%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.407     1.527    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.531ns  (logic 0.017ns (1.110%)  route 1.514ns (98.890%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.411     1.531    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.017ns (1.104%)  route 1.523ns (98.896%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.420     1.540    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.556ns  (logic 0.017ns (1.093%)  route 1.539ns (98.907%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8432, routed)        1.436     1.556    mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PL_CLK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_SYSREF[0]
                            (input port)
  Destination:            mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by PL_CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 0.561ns (28.962%)  route 1.375ns (71.038%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.991ns (routing 0.940ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP18                                              0.000     0.000 r  PL_SYSREF[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_SYSREF_IBUF[0]_inst/I
    AP18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.561     0.561 r  PL_SYSREF_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.561    PL_SYSREF_IBUF[0]_inst/OUT
    AP18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  PL_SYSREF_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.375     1.936    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_in
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK rise edge)     0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y4 (CLOCK_ROOT)    net (fo=2, routed)           1.991     2.610    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_clk
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_SYSREF[0]
                            (input port)
  Destination:            mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by PL_CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.195ns (26.017%)  route 0.555ns (73.983%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.399ns (routing 0.638ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP18                                              0.000     0.000 r  PL_SYSREF[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_SYSREF_IBUF[0]_inst/I
    AP18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  PL_SYSREF_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    PL_SYSREF_IBUF[0]_inst/OUT
    AP18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  PL_SYSREF_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.555     0.750    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_in
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_CLK rise edge)     0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X4Y4 (CLOCK_ROOT)    net (fo=2, routed)           1.399     2.018    mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_clk
    SLICE_X93Y137        FDRE                                         r  mts_i/clocktreeMTS/synchronizeSYSREF/inst/xsingle/src_ff_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mts_MTSclkwiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.037ns (1.248%)  route 2.927ns (98.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Destination): 2.797ns (routing 1.353ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=3, routed)           2.861     2.861    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/dcm_locked
    SLICE_X110Y205       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.898 r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.066     2.964    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int0__0
    SLICE_X110Y205       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.595    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.900     2.519    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.775    -0.256 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.041    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     0.090 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       2.797     2.886    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y205       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mts_MTSclkwiz_0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.014ns (0.940%)  route 1.475ns (99.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.066ns
  Clock Net Delay (Destination): 1.924ns (routing 0.920ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=3, routed)           1.451     1.451    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/dcm_locked
    SLICE_X110Y205       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.465 r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     1.489    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int0__0
    SLICE_X110Y205       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mts_MTSclkwiz_0 rise edge)
                                                      0.000     0.000 r  
    AN11                                              0.000     0.000 r  PL_CLK[0] (IN)
                         net (fo=0)                   0.000     0.000    PL_CLK_IBUF[0]_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  PL_CLK_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    PL_CLK_IBUF[0]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  PL_CLK_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.600    mts_i/clocktreeMTS/BUFG_PL_CLK/U0/BUFG_I[0]
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.619 r  mts_i/clocktreeMTS/BUFG_PL_CLK/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=2, routed)           1.304     1.923    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.054    -0.131 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.034    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mts_MTSclkwiz_0
    BUFGCE_DIV_X0Y28     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.134 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=10653, routed)       1.924     2.058    mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y205       FDRE                                         r  mts_i/clocktreeMTS/RFingressReset/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 0.499ns (10.657%)  route 4.183ns (89.343%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.231ns (routing 0.691ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                         net (fo=2, routed)           2.918     2.918    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[22]
    SLICE_X104Y169       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.070 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84/O
                         net (fo=1, routed)           0.147     3.217    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_84_n_0
    SLICE_X104Y170       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.318 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_41/O
                         net (fo=1, routed)           0.341     3.659    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_41_n_0
    SLICE_X107Y170       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.757 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_12/O
                         net (fo=1, routed)           0.306     4.063    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_12_n_0
    SLICE_X108Y170       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.161 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3/O
                         net (fo=1, routed)           0.422     4.583    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_3_n_0
    SLICE_X108Y142       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.633 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.049     4.682    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_31
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.231     2.413    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[4]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 0.503ns (11.245%)  route 3.970ns (88.755%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.237ns (routing 0.691ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[4]
                         net (fo=1, routed)           2.718     2.718    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[4]
    SLICE_X101Y170       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.842 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_73/O
                         net (fo=1, routed)           0.089     2.931    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_73_n_0
    SLICE_X101Y170       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     2.966 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_32/O
                         net (fo=1, routed)           0.608     3.574    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_32_n_0
    SLICE_X108Y172       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.697 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_10/O
                         net (fo=1, routed)           0.044     3.741    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_10_n_0
    SLICE_X108Y172       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.838 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2/O
                         net (fo=1, routed)           0.462     4.300    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2_n_0
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.424 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.049     4.473    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_27
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.237     2.419    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 0.363ns (8.162%)  route 4.084ns (91.838%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.218ns (routing 0.691ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.872     2.872    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[1]
    SLICE_X103Y171       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     3.007 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_37/O
                         net (fo=1, routed)           0.205     3.212    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_37_n_0
    SLICE_X103Y171       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.263 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_11/O
                         net (fo=1, routed)           0.531     3.794    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_11_n_0
    SLICE_X109Y171       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.882 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3/O
                         net (fo=1, routed)           0.427     4.309    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3_n_0
    SLICE_X108Y150       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.398 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.049     4.447    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_30
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.218     2.400    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.238ns (5.363%)  route 4.200ns (94.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.137ns (routing 0.691ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=3, routed)           3.924     3.924    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/locked
    SLICE_X92Y97         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.074 f  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[0]_i_2/O
                         net (fo=1, routed)           0.226     4.300    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[0]_i_2_n_0
    SLICE_X92Y97         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.388 r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.050     4.438    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[31]
    SLICE_X92Y97         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.137     2.319    mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X92Y97         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.413ns  (logic 0.321ns (7.274%)  route 4.092ns (92.726%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.691ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                         net (fo=1, routed)           3.335     3.335    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[23]
    SLICE_X103Y168       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.386 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_21/O
                         net (fo=1, routed)           0.380     3.766    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_21_n_0
    SLICE_X104Y161       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     3.914 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5/O
                         net (fo=1, routed)           0.328     4.242    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_n_0
    SLICE_X105Y133       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     4.364 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.049     4.413    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_8
    SLICE_X105Y133       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.202     2.384    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y133       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[19]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.372ns  (logic 0.283ns (6.473%)  route 4.089ns (93.527%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.206ns (routing 0.691ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[19]
                         net (fo=1, routed)           3.311     3.311    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[19]
    SLICE_X104Y171       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.399 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_25/O
                         net (fo=1, routed)           0.196     3.595    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_25_n_0
    SLICE_X104Y167       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.740 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_6/O
                         net (fo=1, routed)           0.533     4.273    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_6_n_0
    SLICE_X106Y132       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     4.323 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.049     4.372    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_12
    SLICE_X106Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.206     2.388    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[7]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 0.376ns (8.614%)  route 3.989ns (91.386%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[7]
                         net (fo=1, routed)           2.704     2.704    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[7]
    SLICE_X103Y173       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.814 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_83/O
                         net (fo=1, routed)           0.216     3.030    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_83_n_0
    SLICE_X103Y173       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     3.120 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_59/O
                         net (fo=1, routed)           0.195     3.315    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_59_n_0
    SLICE_X105Y171       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.365 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_29/O
                         net (fo=1, routed)           0.383     3.748    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_29_n_0
    SLICE_X108Y171       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.837 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_7/O
                         net (fo=1, routed)           0.436     4.273    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_7_n_0
    SLICE_X109Y135       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.310 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.055     4.365    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_24
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.241     2.423    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X109Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 0.100ns (2.367%)  route 4.124ns (97.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.152ns (routing 0.691ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y7            MMCME4_ADV                   0.000     0.000 f  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/LOCKED
                         net (fo=3, routed)           4.065     4.065    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/locked
    SLICE_X94Y95         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.165 r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.059     4.224    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst_n_0
    SLICE_X94Y95         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.152     2.334    mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X94Y95         FDRE                                         r  mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[2]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 0.454ns (10.960%)  route 3.688ns (89.040%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[2]
                         net (fo=2, routed)           2.640     2.640    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[2]
    SLICE_X103Y172       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.728 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_77/O
                         net (fo=1, routed)           0.153     2.881    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_77_n_0
    SLICE_X103Y172       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.031 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_26/O
                         net (fo=1, routed)           0.240     3.271    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_26_n_0
    SLICE_X107Y172       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     3.361 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_7/O
                         net (fo=1, routed)           0.094     3.455    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_7_n_0
    SLICE_X107Y170       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.545 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_2/O
                         net (fo=1, routed)           0.512     4.057    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_2_n_0
    SLICE_X106Y137       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     4.093 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.049     4.142    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_29
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 0.319ns (7.842%)  route 3.749ns (92.158%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.691ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[5]
                         net (fo=1, routed)           2.703     2.703    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_5_2[5]
    SLICE_X103Y173       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.791 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_101/O
                         net (fo=1, routed)           0.200     2.991    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_101_n_0
    SLICE_X100Y172       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.041 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_69/O
                         net (fo=1, routed)           0.168     3.209    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_69_n_0
    SLICE_X105Y172       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.259 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_30/O
                         net (fo=1, routed)           0.291     3.550    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_30_n_0
    SLICE_X106Y164       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.585 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_7/O
                         net (fo=1, routed)           0.337     3.922    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_7_n_0
    SLICE_X106Y137       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.018 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.050     4.068    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_26
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        2.207     2.389    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y137       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[23]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.076ns (12.006%)  route 0.557ns (87.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[23]
                         net (fo=1, routed)           0.448     0.448    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[23]
    SLICE_X106Y132       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     0.483 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3/O
                         net (fo=1, routed)           0.093     0.576    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_3_n_0
    SLICE_X105Y133       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     0.617 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.016     0.633    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_8
    SLICE_X105Y133       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y133       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[0]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.091ns (13.941%)  route 0.562ns (86.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.536ns (routing 0.465ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[0]
                         net (fo=2, routed)           0.336     0.336    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[0]
    SLICE_X110Y134       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     0.350 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_63/O
                         net (fo=1, routed)           0.023     0.373    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_63_n_0
    SLICE_X110Y134       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.395 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_23/O
                         net (fo=1, routed)           0.083     0.478    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_23_n_0
    SLICE_X108Y134       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     0.519 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6/O
                         net (fo=1, routed)           0.104     0.623    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6_n_0
    SLICE_X108Y142       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.637 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.016     0.653    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_31
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.536     1.683    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y142       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[19]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.131ns (18.931%)  route 0.561ns (81.069%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.519ns (routing 0.465ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[19]
                         net (fo=1, routed)           0.474     0.474    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[19]
    SLICE_X106Y132       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.524 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_20/O
                         net (fo=1, routed)           0.021     0.545    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_20_n_0
    SLICE_X106Y132       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.567 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_5/O
                         net (fo=1, routed)           0.050     0.617    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_5_n_0
    SLICE_X106Y132       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.059     0.676 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.016     0.692    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_12
    SLICE_X106Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.519     1.666    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X106Y132       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[19]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[17]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.060ns (8.276%)  route 0.665ns (91.724%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.514ns (routing 0.465ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[17]
                         net (fo=1, routed)           0.471     0.471    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][17]
    SLICE_X107Y130       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     0.485 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_10/O
                         net (fo=1, routed)           0.014     0.499    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_10_n_0
    SLICE_X107Y130       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.510 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[17]_i_3/O
                         net (fo=1, routed)           0.164     0.674    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[17]_i_3_n_0
    SLICE_X105Y135       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.709 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.016     0.725    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_14
    SLICE_X105Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.514     1.661    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[4]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.171ns (23.265%)  route 0.564ns (76.735%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.539ns (routing 0.465ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[4]
                         net (fo=1, routed)           0.258     0.258    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[4]
    SLICE_X110Y133       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.059     0.317 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_103/O
                         net (fo=1, routed)           0.076     0.393    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_103_n_0
    SLICE_X110Y132       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.407 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_58/O
                         net (fo=1, routed)           0.096     0.503    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_58_n_0
    SLICE_X108Y132       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.543 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_22/O
                         net (fo=1, routed)           0.023     0.566    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_22_n_0
    SLICE_X108Y132       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     0.601 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6/O
                         net (fo=1, routed)           0.096     0.697    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6_n_0
    SLICE_X108Y136       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.720 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.015     0.735    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_27
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.539     1.686    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y136       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[20]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.064ns (8.614%)  route 0.679ns (91.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.465ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[20]
                         net (fo=1, routed)           0.521     0.521    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23][20]
    SLICE_X104Y125       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.535 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_3/O
                         net (fo=1, routed)           0.141     0.676    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_3_n_0
    SLICE_X105Y134       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     0.726 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.017     0.743    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_11
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.518     1.665    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X105Y134       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[20]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[16]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.120ns (16.064%)  route 0.627ns (83.936%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.465ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[16]
                         net (fo=1, routed)           0.454     0.454    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[16]
    SLICE_X107Y129       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.051     0.505 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_8/O
                         net (fo=1, routed)           0.011     0.516    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_8_n_0
    SLICE_X107Y129       MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.010     0.526 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[16]_i_3/O
                         net (fo=1, routed)           0.136     0.662    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[16]_i_3_n_0
    SLICE_X107Y138       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.059     0.721 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.026     0.747    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_15
    SLICE_X107Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.526     1.673    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y138       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[16]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[18]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.079ns (10.408%)  route 0.680ns (89.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.522ns (routing 0.465ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[18]
                         net (fo=1, routed)           0.463     0.463    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[18]
    SLICE_X107Y133       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.485 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_11/O
                         net (fo=1, routed)           0.024     0.509    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_11_n_0
    SLICE_X107Y133       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.544 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_4/O
                         net (fo=1, routed)           0.167     0.711    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_4_n_0
    SLICE_X104Y135       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.733 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_1/O
                         net (fo=1, routed)           0.026     0.759    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_13
    SLICE_X104Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.522     1.669    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X104Y135       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[18]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[1]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.142ns (18.177%)  route 0.639ns (81.823%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.465ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[1]
                         net (fo=2, routed)           0.320     0.320    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[1]
    SLICE_X109Y133       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.060     0.380 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_127/O
                         net (fo=1, routed)           0.025     0.405    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_127_n_0
    SLICE_X109Y133       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.040     0.445 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_70/O
                         net (fo=1, routed)           0.046     0.491    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_70_n_0
    SLICE_X109Y132       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.505 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_24/O
                         net (fo=1, routed)           0.049     0.554    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_24_n_0
    SLICE_X109Y134       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     0.568 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6/O
                         net (fo=1, routed)           0.183     0.751    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6_n_0
    SLICE_X108Y150       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.765 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.016     0.781    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_30
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.527     1.674    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X108Y150       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.170ns (21.100%)  route 0.636ns (78.899%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.465ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  mts_i/usp_rf_data_converter_1/inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[3]
                         net (fo=2, routed)           0.368     0.368    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[23]_1[3]
    SLICE_X107Y134       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.041     0.409 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_65/O
                         net (fo=1, routed)           0.045     0.454    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_65_n_0
    SLICE_X107Y134       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.489 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_23/O
                         net (fo=1, routed)           0.029     0.518    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_23_n_0
    SLICE_X107Y134       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.059     0.577 f  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_5/O
                         net (fo=1, routed)           0.176     0.753    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_5_n_0
    SLICE_X107Y147       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     0.788 r  mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.018     0.806    mts_i/usp_rf_data_converter_1/inst/i_axi_lite_ipif_n_28
    SLICE_X107Y147       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mts_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    mts_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y62        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  mts_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=8432, routed)        1.524     1.671    mts_i/usp_rf_data_converter_1/inst/s_axi_aclk
    SLICE_X107Y147       FDRE                                         r  mts_i/usp_rf_data_converter_1/inst/IP2Bus_Data_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 4.300ns (81.988%)  route 0.945ns (18.012%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.447ns (routing 1.686ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.945     5.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X98Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.447     5.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X98Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 4.336ns (83.444%)  route 0.860ns (16.556%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.440ns (routing 1.686ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.811     5.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X98Y73         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.049     5.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X98Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.440     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 4.351ns (85.491%)  route 0.738ns (14.509%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.448ns (routing 1.686ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.689     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X100Y77        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.049     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X100Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.448     5.262    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X100Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 4.335ns (86.335%)  route 0.686ns (13.665%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.451ns (routing 1.686ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.640     4.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y78        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.046     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.790    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         2.451     5.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.479ns (57.470%)  route 0.354ns (42.530%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.720ns (routing 1.147ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.339     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y78        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.720     8.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.488ns (56.227%)  route 0.380ns (43.773%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 1.147ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.365     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X100Y77        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.015     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X100Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.717     8.457    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X100Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.479ns (51.884%)  route 0.444ns (48.116%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.707ns (routing 1.147ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.428     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X98Y73         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X98Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.707     8.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.465ns (49.733%)  route 0.470ns (50.267%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.716ns (routing 1.147ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.470     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X98Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y190        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y1 (CLOCK_ROOT)    net (fo=482, routed)         1.716     8.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X98Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





