Analysis & Synthesis report for Adder
Wed May 07 09:24:49 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Analysis & Synthesis Messages
 10. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 07 09:24:49 2014   ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; Adder                                   ;
; Top-level Entity Name              ; main                                    ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 60                                      ;
;     Total combinational functions  ; 60                                      ;
;     Dedicated logic registers      ; 0                                       ;
; Total registers                    ; 0                                       ;
; Total pins                         ; 96                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; main               ; Adder              ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                               ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+
; Adder.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v      ;
; Ex2.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Ex2.v        ;
; SuperAdder.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v ;
; MUX.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v        ;
; main.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v       ;
; Subtractor.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 60    ;
;                                             ;       ;
; Total combinational functions               ; 60    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 42    ;
;     -- 3 input functions                    ; 13    ;
;     -- <=2 input functions                  ; 5     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 55    ;
;     -- arithmetic mode                      ; 5     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 96    ;
; Maximum fan-out node                        ; SW[0] ;
; Maximum fan-out                             ; 15    ;
; Total fan-out                               ; 244   ;
; Average fan-out                             ; 1.56  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; |main                       ; 60 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 96   ; 0            ; |main                                          ; work         ;
;    |MUX1bit3to1:comb_55|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|MUX1bit3to1:comb_55                      ; work         ;
;    |MUX3bit3to1:comb_54|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|MUX3bit3to1:comb_54                      ; work         ;
;    |RippieAdder:u0|         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RippieAdder:u0                           ; work         ;
;       |FA:fa0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|RippieAdder:u0|FA:fa0                    ; work         ;
;    |Subtractor:u2|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2                            ; work         ;
;       |RippieAdder:comb_18| ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_18        ; work         ;
;          |FA:fa1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_18|FA:fa1 ; work         ;
;          |FA:fa2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_18|FA:fa2 ; work         ;
;          |FA:fa3|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_18|FA:fa3 ; work         ;
;       |RippieAdder:comb_8|  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_8         ; work         ;
;          |FA:fa1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_8|FA:fa1  ; work         ;
;          |FA:fa2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_8|FA:fa2  ; work         ;
;          |FA:fa3|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Subtractor:u2|RippieAdder:comb_8|FA:fa3  ; work         ;
;    |SuperAdder:u1|          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|SuperAdder:u1                            ; work         ;
;    |translator:t0|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|translator:t0                            ; work         ;
;    |translator:t1|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|translator:t1                            ; work         ;
;    |translator:t2|          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|translator:t2                            ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|MUX3bit3to1:comb_54|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Wed May 07 09:24:47 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder
Info: Found 3 design units, including 3 entities, in source file Adder.v
    Info: Found entity 1: FA
    Info: Found entity 2: RippieAdder
    Info: Found entity 3: testb
Info: Found 1 design units, including 1 entities, in source file Ex2.v
    Info: Found entity 1: translator
Info: Found 1 design units, including 1 entities, in source file SuperAdder.v
    Info: Found entity 1: SuperAdder
Info: Found 2 design units, including 2 entities, in source file MUX.v
    Info: Found entity 1: MUX3bit3to1
    Info: Found entity 2: MUX1bit3to1
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Warning (10275): Verilog HDL Module Instantiation warning at Subtractor.v(13): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file Subtractor.v
    Info: Found entity 1: Subtractor
Critical Warning (10846): Verilog HDL Instantiation warning at Subtractor.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Subtractor.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(37): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(38): instance has no name
Info: Elaborating entity "main" for the top level hierarchy
Warning (10034): Output port "LED[15]" at main.v(12) has no driver
Warning (10034): Output port "LED[14]" at main.v(12) has no driver
Warning (10034): Output port "LED[13]" at main.v(12) has no driver
Warning (10034): Output port "LED[12]" at main.v(12) has no driver
Warning (10034): Output port "LED[11]" at main.v(12) has no driver
Warning (10034): Output port "LED[10]" at main.v(12) has no driver
Warning (10034): Output port "LED[9]" at main.v(12) has no driver
Warning (10034): Output port "LED[8]" at main.v(12) has no driver
Warning (10034): Output port "LED[7]" at main.v(12) has no driver
Warning (10034): Output port "LED[6]" at main.v(12) has no driver
Warning (10034): Output port "LED[5]" at main.v(12) has no driver
Info: Elaborating entity "RippieAdder" for hierarchy "RippieAdder:u0"
Info: Elaborating entity "FA" for hierarchy "RippieAdder:u0|FA:fa0"
Info: Elaborating entity "SuperAdder" for hierarchy "SuperAdder:u1"
Info: Elaborating entity "Subtractor" for hierarchy "Subtractor:u2"
Info: Elaborating entity "MUX3bit3to1" for hierarchy "MUX3bit3to1:comb_54"
Info: Elaborating entity "MUX1bit3to1" for hierarchy "MUX1bit3to1:comb_55"
Info: Elaborating entity "translator" for hierarchy "translator:t0"
Warning (12020): Port "ordered port 2" on the entity instantiation of "comb_8" is connected to a signal of width 4. The formal width of the signal in the module is 1.  Extra bits will be ignored.
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "H1[0]" stuck at VCC
    Warning (13410): Pin "H1[1]" stuck at VCC
    Warning (13410): Pin "H1[2]" stuck at VCC
    Warning (13410): Pin "H1[3]" stuck at VCC
    Warning (13410): Pin "H1[4]" stuck at VCC
    Warning (13410): Pin "H1[5]" stuck at VCC
    Warning (13410): Pin "H2[0]" stuck at VCC
    Warning (13410): Pin "H2[1]" stuck at VCC
    Warning (13410): Pin "H2[2]" stuck at VCC
    Warning (13410): Pin "H2[3]" stuck at VCC
    Warning (13410): Pin "H2[4]" stuck at VCC
    Warning (13410): Pin "H2[5]" stuck at VCC
    Warning (13410): Pin "H2[6]" stuck at VCC
    Warning (13410): Pin "H3[0]" stuck at VCC
    Warning (13410): Pin "H3[1]" stuck at VCC
    Warning (13410): Pin "H3[2]" stuck at VCC
    Warning (13410): Pin "H3[3]" stuck at VCC
    Warning (13410): Pin "H3[4]" stuck at VCC
    Warning (13410): Pin "H3[5]" stuck at VCC
    Warning (13410): Pin "H3[6]" stuck at VCC
    Warning (13410): Pin "H5[0]" stuck at VCC
    Warning (13410): Pin "H5[1]" stuck at VCC
    Warning (13410): Pin "H5[2]" stuck at VCC
    Warning (13410): Pin "H5[3]" stuck at VCC
    Warning (13410): Pin "H5[4]" stuck at VCC
    Warning (13410): Pin "H5[5]" stuck at VCC
    Warning (13410): Pin "H5[6]" stuck at VCC
    Warning (13410): Pin "H7[0]" stuck at VCC
    Warning (13410): Pin "H7[1]" stuck at VCC
    Warning (13410): Pin "H7[2]" stuck at VCC
    Warning (13410): Pin "H7[3]" stuck at VCC
    Warning (13410): Pin "H7[4]" stuck at VCC
    Warning (13410): Pin "H7[5]" stuck at VCC
    Warning (13410): Pin "H7[6]" stuck at VCC
    Warning (13410): Pin "LED[5]" stuck at GND
    Warning (13410): Pin "LED[6]" stuck at GND
    Warning (13410): Pin "LED[7]" stuck at GND
    Warning (13410): Pin "LED[8]" stuck at GND
    Warning (13410): Pin "LED[9]" stuck at GND
    Warning (13410): Pin "LED[10]" stuck at GND
    Warning (13410): Pin "LED[11]" stuck at GND
    Warning (13410): Pin "LED[12]" stuck at GND
    Warning (13410): Pin "LED[13]" stuck at GND
    Warning (13410): Pin "LED[14]" stuck at GND
    Warning (13410): Pin "LED[15]" stuck at GND
Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.map.smsg
Warning: Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info: Implemented 156 device resources after synthesis - the final resource count might be different
    Info: Implemented 22 input pins
    Info: Implemented 74 output pins
    Info: Implemented 60 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Allocated 196 megabytes of memory during processing
    Info: Processing ended: Wed May 07 09:24:49 2014
    Info: Elapsed time: 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.map.smsg.


