5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always_latch1.vcd -o always_latch1.cdd -v always_latch1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always_latch1.v 1 32 1
2 1 0 0 1 1 1008 0 0 1 9 e
2 2 0 0 0 2a 1000 0 0 1 26 2
2 3 0 0 1 29 1008 1 2 1 26 2
2 4 0 0 2 1 100c 0 0 1 9 f
2 5 0 0 0 2a 1000 0 0 1 26 2
2 6 0 0 2 29 1008 4 5 1 26 2
2 7 0 0 1 1 1004 0 0 1 9 b
2 8 0 0 0 2a 1000 0 0 1 26 2
2 9 0 0 1 29 1008 7 8 1 26 2
2 10 0 0 2 1 100c 0 0 1 9 c
2 11 0 0 0 2a 1000 0 0 1 26 2
2 12 0 0 2 29 1008 10 11 1 26 2
2 13 0 0 2 2b 1008 9 12 1 26 2
2 14 0 0 3 2b 1008 6 13 1 26 2
2 15 0 0 3 2b 1008 3 14 1 26 2
2 16 5 b 8 50 100a 15 0 1 26 2
2 17 6 20006 4 3d 5002 0 0 1 26 2 $u0
2 18 20 8000c 1 3d 5002 0 0 1 26 2 $u2
1 a 3 30004 1 0 0 0 1 25 1002
1 b 3 830007 1 0 0 0 1 25 2
1 c 3 83000a 1 0 0 0 1 25 1002
1 d 3 3000d 1 0 0 0 1 25 102
1 e 3 830010 1 0 0 0 1 25 2
1 f 3 830013 1 0 0 0 1 25 102
4 17 6 16 0
4 16 1 17 0
4 18 1 0 0
3 1 main.$u0 "main.$u0" always_latch1.v 0 9 1
2 19 7 d000d 2 1 100c 0 0 1 9 c
2 20 7 90009 1 1 1004 0 0 1 9 b
2 21 7 9000d 2 9 10cc 19 20 1 26 11002
2 22 7 40004 0 1 1410 0 0 1 9 a
2 23 7 4000d 4 38 e 21 22
2 24 8 d000d 2 1 100c 0 0 1 9 f
2 25 8 90009 1 1 1008 0 0 1 9 e
2 26 8 9000d 2 8 130c 24 25 1 26 11002
2 27 8 40004 0 1 1410 0 0 1 9 d
2 28 8 4000d 4 38 1e 26 27
4 28 0 0 0
4 23 11 28 28
3 1 main.$u1 "main.$u1" always_latch1.v 0 18 1
3 1 main.$u2 "main.$u2" always_latch1.v 0 30 1
2 29 21 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 30 21 10003 2 2c 900a 29 0 32 26 aa aa aa aa aa aa aa aa
2 31 22 50008 1 0 21004 0 0 1 16 0
2 32 22 10001 0 1 1410 0 0 1 9 b
2 33 22 10008 1 37 16 31 32
2 34 23 50008 1 0 21008 0 0 1 20 1
2 35 23 10001 0 1 1410 0 0 1 9 c
2 36 23 10008 1 37 1a 34 35
2 37 24 c000f 1 0 21008 0 0 1 20 1
2 38 24 80008 0 1 1410 0 0 1 9 e
2 39 24 8000f 1 37 1a 37 38
2 40 25 c000f 1 0 21004 0 0 1 16 0
2 41 25 80008 0 1 1410 0 0 1 9 f
2 42 25 8000f 1 37 16 40 41
2 43 26 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 44 26 10003 2 2c 900a 43 0 32 26 aa aa aa aa aa aa aa aa
2 45 27 50008 1 0 21004 0 0 1 16 0
2 46 27 10001 0 1 1410 0 0 1 9 c
2 47 27 10008 1 37 16 45 46
2 48 28 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 49 28 10003 2 2c 900a 48 0 32 26 aa aa aa aa aa aa aa aa
2 50 29 50008 1 0 21008 0 0 1 20 1
2 51 29 10001 0 1 1410 0 0 1 9 f
2 52 29 10008 1 37 1a 50 51
4 52 0 0 0
4 49 0 52 0
4 47 0 49 49
4 44 0 47 0
4 42 0 44 44
4 39 0 42 42
4 36 0 39 39
4 33 0 36 36
4 30 11 33 0
