
*** Running vivado
    with args -log the_whole_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source the_whole_clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source the_whole_clock.tcl -notrace
Command: synth_design -top the_whole_clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.137 ; gain = 96.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'the_whole_clock' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/the_whole_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_1MHz_to_1Hz' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/clk_1MHz_to_1Hz.v:23]
WARNING: [Synth 8-3848] Net clk_2Hz in module/entity clock_1MHz_to_1Hz does not have driver. [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/clk_1MHz_to_1Hz.v:27]
INFO: [Synth 8-6155] done synthesizing module 'clock_1MHz_to_1Hz' (1#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/clk_1MHz_to_1Hz.v:23]
WARNING: [Synth 8-350] instance 'CLOCK_1HZ' of module 'clock_1MHz_to_1Hz' requires 4 connections, but only 3 given [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/the_whole_clock.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter_9_1st_digit' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_9_1st_digit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter_9_1st_digit' (2#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_9_1st_digit.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_5_2nd_digit' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_5_2nd_digit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_5_2nd_digit' (3#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_5_2nd_digit.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_9_3rd_digit' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_9_3rd_digit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_9_3rd_digit' (4#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_9_3rd_digit.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_5_4th_digit' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_5_4th_digit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_5_4th_digit' (5#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/counter_5_4th_digit.v:23]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/encoder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (6#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/encoder.v:7]
INFO: [Synth 8-6157] synthesizing module 'number_to_7_segment' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/test_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'number_to_7_segment' (7#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/test_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_and_switches' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/button_and_switches.v:23]
WARNING: [Synth 8-6014] Unused sequential element clk_en_d_reg was removed.  [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/button_and_switches.v:61]
INFO: [Synth 8-6155] done synthesizing module 'button_and_switches' (8#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/button_and_switches.v:23]
INFO: [Synth 8-6155] done synthesizing module 'the_whole_clock' (9#1) [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/the_whole_clock.v:23]
WARNING: [Synth 8-3331] design clock_1MHz_to_1Hz has unconnected port clk_2Hz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.066 ; gain = 151.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.066 ; gain = 151.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.066 ; gain = 151.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/constrs_1/imports/Downloads/Lab3.xdc]
Finished Parsing XDC File [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/constrs_1/imports/Downloads/Lab3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/constrs_1/imports/Downloads/Lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/the_whole_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/the_whole_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 799.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz_reg" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "digit_select" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'encode_result_reg' [E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.srcs/sources_1/new/encoder.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	  10 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_1MHz_to_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_5_2nd_digit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_9_3rd_digit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_5_4th_digit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	  10 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
Module number_to_7_segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module button_and_switches 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLOCK_1HZ/clk_1Hz_reg" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DISPLAY/digit_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[7]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[8]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[9]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[19]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[23]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[10]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[22]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[6]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[26]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[18]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[25]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[29]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[30]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[27]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[28]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[16]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[17]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[13]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[31]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[12]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[20]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[5]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[21]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[15]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[24]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/COUNTER_1ST_DIGIT/count_reg[11]' (FDCE) to 'i_2/COUNTER_1ST_DIGIT/count_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\COUNTER_1ST_DIGIT/count_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 799.266 ; gain = 486.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |LUT1   |     4|
|4     |LUT2   |    43|
|5     |LUT3   |     9|
|6     |LUT4   |    71|
|7     |LUT5   |    47|
|8     |LUT6   |    87|
|9     |FDCE   |   129|
|10    |FDPE   |     1|
|11    |FDRE   |    44|
|12    |LDC    |    24|
|13    |LDP    |     4|
|14    |IBUF   |     3|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------------+------+
|      |Instance            |Module              |Cells |
+------+--------------------+--------------------+------+
|1     |top                 |                    |   522|
|2     |  BTN_SW            |button_and_switches |    36|
|3     |  CLOCK_1HZ         |clock_1MHz_to_1Hz   |    70|
|4     |  COUNTER_1ST_DIGIT |counter_9_1st_digit |    28|
|5     |  COUNTER_2ND_DIGIT |counter_5_2nd_digit |   103|
|6     |  COUNTER_3RD_DIGIT |counter_9_3rd_digit |    97|
|7     |  COUNTER_4TH_DIGIT |counter_5_4th_digit |   103|
|8     |  DISPLAY           |number_to_7_segment |    41|
|9     |  ENCODER_1ST_DIGIT |encoder             |     7|
|10    |  ENCODER_2ND_DIGIT |encoder_0           |     7|
|11    |  ENCODER_3RD_DIGIT |encoder_1           |     7|
|12    |  ENCODER_4TH_DIGIT |encoder_2           |     7|
+------+--------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 812.219 ; gain = 499.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 812.219 ; gain = 164.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 812.219 ; gain = 499.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDC => LDCE: 24 instances
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 814.238 ; gain = 514.555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/CSM152/Lab_3/Official_Project/Lab3/Lab3.runs/synth_1/the_whole_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file the_whole_clock_utilization_synth.rpt -pb the_whole_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 814.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 01:18:24 2023...
