{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397763803020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397763803023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 15:43:22 2014 " "Processing started: Thu Apr 17 15:43:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397763803023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397763803023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_golden_top -c SoCKit_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_golden_top -c SoCKit_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397763803023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1397763803896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDP3_Parser.sv(18) " "Verilog HDL information at MDP3_Parser.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "MDP3_Parser.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/MDP3_Parser.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1397763804215 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "changeEndian32 MDP3_Parser.sv(67) " "Verilog HDL Declaration error at MDP3_Parser.sv(67): identifier \"changeEndian32\" is already declared in the present scope" {  } { { "MDP3_Parser.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/MDP3_Parser.sv" 67 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1397763804216 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "changeEndian47 MDP3_Parser.sv(77) " "Verilog HDL Declaration error at MDP3_Parser.sv(77): identifier \"changeEndian47\" is already declared in the present scope" {  } { { "MDP3_Parser.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/MDP3_Parser.sv" 77 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1397763804216 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "changeEndian47 MDP3_Parser.sv(82) " "Verilog HDL Declaration error at MDP3_Parser.sv(82): identifier \"changeEndian47\" is already declared in the present scope" {  } { { "MDP3_Parser.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/MDP3_Parser.sv" 82 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1397763804216 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MDP3_Parser MDP3_Parser.sv(1) " "Ignored design unit \"MDP3_Parser\" at MDP3_Parser.sv(1) due to previous errors" {  } { { "MDP3_Parser.sv" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/MDP3_Parser.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1397763804216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDP3_Parser.sv 0 0 " "Found 0 design units, including 0 entities, in source file MDP3_Parser.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397763804220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_golden_top " "Found entity 1: SoCKit_golden_top" {  } { { "SoCKit_golden_top.v" "" { Text "/home/user2/spring14/dl2573/Desktop/Embedded Systems/MDP3.0/src/SoCKit_golden_top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397763804231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397763804231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397763804444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 15:43:24 2014 " "Processing ended: Thu Apr 17 15:43:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397763804444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397763804444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397763804444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397763804444 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397763804783 ""}
