# Benchmark "tehb" written by ABC on Sat Oct 19 00:41:46 2024
.model tehb
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs_valid

.latch        n50 dataReg[0]  0
.latch        n55 dataReg[1]  0
.latch        n60 dataReg[2]  0
.latch        n65 dataReg[3]  0
.latch        n70 dataReg[4]  0
.latch        n75 dataReg[5]  0
.latch        n80 dataReg[6]  0
.latch        n85 dataReg[7]  0
.latch        n90 dataReg[8]  0
.latch        n95 control.fullReg  0

.names dataReg[0] control.fullReg new_n55_1
11 1
.names ins[0] control.fullReg new_n56
10 1
.names new_n55_1 new_n56 outs[0]
00 0
.names dataReg[1] control.fullReg new_n58
11 1
.names ins[1] control.fullReg new_n59
10 1
.names new_n58 new_n59 outs[1]
00 0
.names dataReg[2] control.fullReg new_n61
11 1
.names ins[2] control.fullReg new_n62
10 1
.names new_n61 new_n62 outs[2]
00 0
.names dataReg[3] control.fullReg new_n64
11 1
.names ins[3] control.fullReg new_n65_1
10 1
.names new_n64 new_n65_1 outs[3]
00 0
.names dataReg[4] control.fullReg new_n67
11 1
.names ins[4] control.fullReg new_n68
10 1
.names new_n67 new_n68 outs[4]
00 0
.names dataReg[5] control.fullReg new_n70_1
11 1
.names ins[5] control.fullReg new_n71
10 1
.names new_n70_1 new_n71 outs[5]
00 0
.names dataReg[6] control.fullReg new_n73
11 1
.names ins[6] control.fullReg new_n74
10 1
.names new_n73 new_n74 outs[6]
00 0
.names dataReg[7] control.fullReg new_n76
11 1
.names ins[7] control.fullReg new_n77
10 1
.names new_n76 new_n77 outs[7]
00 0
.names dataReg[8] control.fullReg new_n79
11 1
.names ins[8] control.fullReg new_n80_1
10 1
.names new_n79 new_n80_1 outs[8]
00 0
.names ins_valid control.fullReg outs_valid
00 0
.names ins_valid outs_ready new_n83
10 1
.names control.fullReg new_n83 new_n84
01 1
.names dataReg[0] new_n84 new_n85_1
10 1
.names ins[0] new_n84 new_n86
11 1
.names new_n85_1 new_n86 new_n87
00 1
.names rst new_n87 n50
00 1
.names dataReg[1] new_n84 new_n89
10 1
.names ins[1] new_n84 new_n90_1
11 1
.names new_n89 new_n90_1 new_n91
00 1
.names rst new_n91 n55
00 1
.names dataReg[2] new_n84 new_n93
10 1
.names ins[2] new_n84 new_n94
11 1
.names new_n93 new_n94 new_n95_1
00 1
.names rst new_n95_1 n60
00 1
.names dataReg[3] new_n84 new_n97
10 1
.names ins[3] new_n84 new_n98
11 1
.names new_n97 new_n98 new_n99
00 1
.names rst new_n99 n65
00 1
.names dataReg[4] new_n84 new_n101
10 1
.names ins[4] new_n84 new_n102
11 1
.names new_n101 new_n102 new_n103
00 1
.names rst new_n103 n70
00 1
.names dataReg[5] new_n84 new_n105
10 1
.names ins[5] new_n84 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n75
00 1
.names dataReg[6] new_n84 new_n109
10 1
.names ins[6] new_n84 new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n80
00 1
.names dataReg[7] new_n84 new_n113
10 1
.names ins[7] new_n84 new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 n85
00 1
.names dataReg[8] new_n84 new_n117
10 1
.names ins[8] new_n84 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n90
00 1
.names rst outs_ready new_n121
00 1
.names outs_valid new_n121 n95
11 1
.names control.fullReg ins_ready
0 1
.end
