//
// File created by:  irun
// Do not modify this file
//
/home/YuChengWang/VLSI-System-Design/HW4_2/./sim/top_tb.sv
-sdf_file
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/top_syn.sdf
+incdir+/home/YuChengWang/VLSI-System-Design/HW4_2/./syn+/home/YuChengWang/VLSI-System-Design/HW4_2/./include+/home/YuChengWang/VLSI-System-Design/HW4_2/./sim
+define+SYN+prog0
-define
CYCLE=10.0
-define
CYCLE2=100
-define
MAX=600000
+access+r
+prog_path=/home/YuChengWang/VLSI-System-Design/HW4_2/./sim/prog0
-sdfstats
sdfstats.log
