{
  "module_name": "axg.c",
  "hash_id": "9a44db7099fe89cbd09293256614e51c492bc3bcc2c4a7052cb6ae7c7874b7c9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/axg.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-mpll.h\"\n#include \"axg.h\"\n#include \"meson-eeclk.h\"\n\n#include <dt-bindings/clock/axg-clkc.h>\n\nstatic DEFINE_SPINLOCK(meson_clk_lock);\n\nstatic struct clk_regmap axg_fixed_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_MPLL_CNTL2,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fixed_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fixed_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fixed_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t},\n};\n\nstatic struct clk_regmap axg_sys_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_SYS_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll_dco\",\n\t\t.ops = &meson_clk_pll_ro_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_sys_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SYS_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sys_pll\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_sys_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct pll_params_table axg_gp0_pll_params_table[] = {\n\tPLL_PARAMS(40, 1),\n\tPLL_PARAMS(41, 1),\n\tPLL_PARAMS(42, 1),\n\tPLL_PARAMS(43, 1),\n\tPLL_PARAMS(44, 1),\n\tPLL_PARAMS(45, 1),\n\tPLL_PARAMS(46, 1),\n\tPLL_PARAMS(47, 1),\n\tPLL_PARAMS(48, 1),\n\tPLL_PARAMS(49, 1),\n\tPLL_PARAMS(50, 1),\n\tPLL_PARAMS(51, 1),\n\tPLL_PARAMS(52, 1),\n\tPLL_PARAMS(53, 1),\n\tPLL_PARAMS(54, 1),\n\tPLL_PARAMS(55, 1),\n\tPLL_PARAMS(56, 1),\n\tPLL_PARAMS(57, 1),\n\tPLL_PARAMS(58, 1),\n\tPLL_PARAMS(59, 1),\n\tPLL_PARAMS(60, 1),\n\tPLL_PARAMS(61, 1),\n\tPLL_PARAMS(62, 1),\n\tPLL_PARAMS(63, 1),\n\tPLL_PARAMS(64, 1),\n\tPLL_PARAMS(65, 1),\n\tPLL_PARAMS(66, 1),\n\tPLL_PARAMS(67, 1),\n\tPLL_PARAMS(68, 1),\n\t{   },\n};\n\nstatic const struct reg_sequence axg_gp0_init_regs[] = {\n\t{ .reg = HHI_GP0_PLL_CNTL1,\t.def = 0xc084b000 },\n\t{ .reg = HHI_GP0_PLL_CNTL2,\t.def = 0xb75020be },\n\t{ .reg = HHI_GP0_PLL_CNTL3,\t.def = 0x0a59a288 },\n\t{ .reg = HHI_GP0_PLL_CNTL4,\t.def = 0xc000004d },\n\t{ .reg = HHI_GP0_PLL_CNTL5,\t.def = 0x00078000 },\n};\n\nstatic struct clk_regmap axg_gp0_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 10,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_GP0_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = axg_gp0_pll_params_table,\n\t\t.init_regs = axg_gp0_init_regs,\n\t\t.init_count = ARRAY_SIZE(axg_gp0_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_gp0_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GP0_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp0_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_gp0_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct reg_sequence axg_hifi_init_regs[] = {\n\t{ .reg = HHI_HIFI_PLL_CNTL1,\t.def = 0xc084b000 },\n\t{ .reg = HHI_HIFI_PLL_CNTL2,\t.def = 0xb75020be },\n\t{ .reg = HHI_HIFI_PLL_CNTL3,\t.def = 0x0a6a3a88 },\n\t{ .reg = HHI_HIFI_PLL_CNTL4,\t.def = 0xc000004d },\n\t{ .reg = HHI_HIFI_PLL_CNTL5,\t.def = 0x00058000 },\n};\n\nstatic struct clk_regmap axg_hifi_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL5,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 13,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_HIFI_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = axg_gp0_pll_params_table,\n\t\t.init_regs = axg_hifi_init_regs,\n\t\t.init_count = ARRAY_SIZE(axg_hifi_init_regs),\n\t\t.flags = CLK_MESON_PLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hifi_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_hifi_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_HIFI_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"hifi_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_hifi_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_fclk_div2_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fclk_div2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 27,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fclk_div2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_fclk_div3_div = {\n\t.mult = 1,\n\t.div = 3,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fclk_div3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 28,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fclk_div3_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_fclk_div4_div = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fclk_div4 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 29,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div4\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fclk_div4_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_fclk_div5_div = {\n\t.mult = 1,\n\t.div = 5,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_fixed_pll.hw },\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fclk_div5 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div5\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fclk_div5_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_fclk_div7_div = {\n\t.mult = 1,\n\t.div = 7,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7_div\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_fclk_div7 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL6,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"fclk_div7\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fclk_div7_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll_prediv = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPLL_CNTL5,\n\t\t.shift = 12,\n\t\t.width = 1,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll_prediv\",\n\t\t.ops = &clk_regmap_divider_ro_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_fixed_pll.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll0_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL7,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.misc = {\n\t\t\t.reg_off = HHI_PLL_TOP_MISC,\n\t\t\t.shift   = 0,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.flags = CLK_MESON_MPLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL7,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll1_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL8,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.misc = {\n\t\t\t.reg_off = HHI_PLL_TOP_MISC,\n\t\t\t.shift   = 1,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.flags = CLK_MESON_MPLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL8,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll2_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 15,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL_CNTL9,\n\t\t\t.shift   = 16,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.ssen = {\n\t\t\t.reg_off = HHI_MPLL_CNTL,\n\t\t\t.shift   = 25,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.misc = {\n\t\t\t.reg_off = HHI_PLL_TOP_MISC,\n\t\t\t.shift   = 2,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.flags = CLK_MESON_MPLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL_CNTL9,\n\t\t.bit_idx = 14,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll2_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll3_div = {\n\t.data = &(struct meson_clk_mpll_data){\n\t\t.sdm = {\n\t\t\t.reg_off = HHI_MPLL3_CNTL0,\n\t\t\t.shift   = 12,\n\t\t\t.width   = 14,\n\t\t},\n\t\t.sdm_en = {\n\t\t\t.reg_off = HHI_MPLL3_CNTL0,\n\t\t\t.shift   = 11,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.n2 = {\n\t\t\t.reg_off = HHI_MPLL3_CNTL0,\n\t\t\t.shift   = 2,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.misc = {\n\t\t\t.reg_off = HHI_PLL_TOP_MISC,\n\t\t\t.shift   = 3,\n\t\t\t.width\t = 1,\n\t\t},\n\t\t.lock = &meson_clk_lock,\n\t\t.flags = CLK_MESON_MPLL_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll3_div\",\n\t\t.ops = &meson_clk_mpll_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll_prediv.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_mpll3 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPLL3_CNTL0,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpll3\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpll3_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct pll_params_table axg_pcie_pll_params_table[] = {\n\t{\n\t\t.m = 200,\n\t\t.n = 3,\n\t},\n\t{   },\n};\n\nstatic const struct reg_sequence axg_pcie_init_regs[] = {\n\t{ .reg = HHI_PCIE_PLL_CNTL1,\t.def = 0x0084a2aa },\n\t{ .reg = HHI_PCIE_PLL_CNTL2,\t.def = 0xb75020be },\n\t{ .reg = HHI_PCIE_PLL_CNTL3,\t.def = 0x0a47488e },\n\t{ .reg = HHI_PCIE_PLL_CNTL4,\t.def = 0xc000004d },\n\t{ .reg = HHI_PCIE_PLL_CNTL5,\t.def = 0x00078000 },\n\t{ .reg = HHI_PCIE_PLL_CNTL6,\t.def = 0x002323c6 },\n\t{ .reg = HHI_PCIE_PLL_CNTL,     .def = 0x400106c8 },\n};\n\nstatic struct clk_regmap axg_pcie_pll_dco = {\n\t.data = &(struct meson_clk_pll_data){\n\t\t.en = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL,\n\t\t\t.shift   = 30,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.m = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 9,\n\t\t},\n\t\t.n = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL,\n\t\t\t.shift   = 9,\n\t\t\t.width   = 5,\n\t\t},\n\t\t.frac = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL1,\n\t\t\t.shift   = 0,\n\t\t\t.width   = 12,\n\t\t},\n\t\t.l = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL,\n\t\t\t.shift   = 31,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.rst = {\n\t\t\t.reg_off = HHI_PCIE_PLL_CNTL,\n\t\t\t.shift   = 29,\n\t\t\t.width   = 1,\n\t\t},\n\t\t.table = axg_pcie_pll_params_table,\n\t\t.init_regs = axg_pcie_init_regs,\n\t\t.init_count = ARRAY_SIZE(axg_pcie_init_regs),\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_dco\",\n\t\t.ops = &meson_clk_pll_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xtal\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_pll_od = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL,\n\t\t.shift = 16,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll_od\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_pcie_pll_dco.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_pll = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL6,\n\t\t.shift = 6,\n\t\t.width = 2,\n\t\t.flags = CLK_DIVIDER_POWER_OF_TWO,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_pll\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_pcie_pll_od.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_mux = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 2,\n\t\t \n\t\t.table = (u32[]){ 1 },\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_mux\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_pcie_pll.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_ref = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL6,\n\t\t.mask = 0x1,\n\t\t.shift = 1,\n\t\t \n\t\t.table = (u32[]){ 1 },\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_ref\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_pcie_mux.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_cml_en0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL6,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pcie_cml_en0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_pcie_ref.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\n\t},\n};\n\nstatic struct clk_regmap axg_pcie_cml_en1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_PCIE_PLL_CNTL6,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"pcie_cml_en1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_pcie_ref.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_clk81[]\t= { 0, 2, 3, 4, 5, 6, 7 };\nstatic const struct clk_parent_data clk81_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &axg_fclk_div7.hw },\n\t{ .hw = &axg_mpll1.hw },\n\t{ .hw = &axg_mpll2.hw },\n\t{ .hw = &axg_fclk_div4.hw },\n\t{ .hw = &axg_fclk_div3.hw },\n\t{ .hw = &axg_fclk_div5.hw },\n};\n\nstatic struct clk_regmap axg_mpeg_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 12,\n\t\t.table = mux_table_clk81,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ro_ops,\n\t\t.parent_data = clk81_parent_data,\n\t\t.num_parents = ARRAY_SIZE(clk81_parent_data),\n\t},\n};\n\nstatic struct clk_regmap axg_mpeg_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mpeg_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpeg_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_clk81 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_MPEG_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"clk81\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_mpeg_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = (CLK_SET_RATE_PARENT | CLK_IS_CRITICAL),\n\t},\n};\n\nstatic const struct clk_parent_data axg_sd_emmc_clk0_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &axg_fclk_div2.hw },\n\t{ .hw = &axg_fclk_div3.hw },\n\t{ .hw = &axg_fclk_div5.hw },\n\t{ .hw = &axg_fclk_div7.hw },\n\t \n};\n\n \nstatic struct clk_regmap axg_sd_emmc_b_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = axg_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(axg_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_sd_emmc_b_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_b_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_sd_emmc_b_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_sd_emmc_b_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_SD_EMMC_CLK_CNTL,\n\t\t.bit_idx = 23,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_b_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_sd_emmc_b_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \nstatic struct clk_regmap axg_sd_emmc_c_clk0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = axg_sd_emmc_clk0_parent_data,\n\t\t.num_parents = ARRAY_SIZE(axg_sd_emmc_clk0_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_sd_emmc_c_clk0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t\t.flags = CLK_DIVIDER_ROUND_CLOSEST,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"sd_emmc_c_clk0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_sd_emmc_c_clk0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_sd_emmc_c_clk0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_NAND_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"sd_emmc_c_clk0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_sd_emmc_c_clk0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n \n\nstatic const struct clk_hw *axg_vpu_parent_hws[] = {\n\t&axg_fclk_div4.hw,\n\t&axg_fclk_div3.hw,\n\t&axg_fclk_div5.hw,\n\t&axg_fclk_div7.hw,\n};\n\nstatic struct clk_regmap axg_vpu_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vpu_parent_hws),\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vpu_0_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vpu_0_div.hw },\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vpu_parent_hws),\n\t\t \n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vpu_1_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vpu_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vpu_1_div.hw },\n\t\t.num_parents = 1,\n\t\t \n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vpu = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VPU_CLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vpu\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vpu_0.hw,\n\t\t\t&axg_vpu_1.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\n \n\nstatic struct clk_regmap axg_vapb_0_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 9,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_0_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_0_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vapb_0_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_0 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_0\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vapb_0_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_1_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 0x3,\n\t\t.shift = 25,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vpu_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vpu_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_1_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.shift = 16,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_1_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vapb_1_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb_1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vapb_1_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.mask = 1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vapb_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vapb_0.hw,\n\t\t\t&axg_vapb_1.hw\n\t\t},\n\t\t.num_parents = 2,\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vapb = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VAPBCLK_CNTL,\n\t\t.bit_idx = 30,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vapb\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vapb_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic const struct clk_hw *axg_vclk_parent_hws[] = {\n\t&axg_gp0_pll.hw,\n\t&axg_fclk_div4.hw,\n\t&axg_fclk_div3.hw,\n\t&axg_fclk_div5.hw,\n\t&axg_fclk_div2.hw,\n\t&axg_fclk_div7.hw,\n\t&axg_mpll1.hw,\n};\n\nstatic struct clk_regmap axg_vclk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 16,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_vclk_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_vclk_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_input = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.bit_idx = 16,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_input\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk2_input.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 19,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div1 = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 0,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div1\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div2_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 1,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div2_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div4_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 2,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div4_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div6_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div6_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_regmap axg_vclk2_div12_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VIID_CLK_CNTL,\n\t\t.bit_idx = 4,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vclk2_div12_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) { &axg_vclk2.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk2_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div2\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk2_div2_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk2_div4 = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div4\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk2_div4_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk2_div6 = {\n\t.mult = 1,\n\t.div = 6,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div6\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk2_div6_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_fixed_factor axg_vclk2_div12 = {\n\t.mult = 1,\n\t.div = 12,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vclk2_div12\",\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vclk2_div12_en.hw\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic u32 mux_table_cts_sel[] = { 0, 1, 2, 3, 4, 8, 9, 10, 11, 12 };\nstatic const struct clk_hw *axg_cts_parent_hws[] = {\n\t&axg_vclk_div1.hw,\n\t&axg_vclk_div2.hw,\n\t&axg_vclk_div4.hw,\n\t&axg_vclk_div6.hw,\n\t&axg_vclk_div12.hw,\n\t&axg_vclk2_div1.hw,\n\t&axg_vclk2_div2.hw,\n\t&axg_vclk2_div4.hw,\n\t&axg_vclk2_div6.hw,\n\t&axg_vclk2_div12.hw,\n};\n\nstatic struct clk_regmap axg_cts_encl_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VIID_CLK_DIV,\n\t\t.mask = 0xf,\n\t\t.shift = 12,\n\t\t.table = mux_table_cts_sel,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cts_encl_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = axg_cts_parent_hws,\n\t\t.num_parents = ARRAY_SIZE(axg_cts_parent_hws),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_regmap axg_cts_encl = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VID_CLK_CNTL2,\n\t\t.bit_idx = 3,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cts_encl\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_cts_encl_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t},\n};\n\n \n\nstatic u32 mux_table_axg_vdin_meas[]    = { 0, 1, 2, 3, 6, 7 };\nstatic const struct clk_parent_data axg_vdin_meas_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &axg_fclk_div4.hw },\n\t{ .hw = &axg_fclk_div3.hw },\n\t{ .hw = &axg_fclk_div5.hw },\n\t{ .hw = &axg_fclk_div2.hw },\n\t{ .hw = &axg_fclk_div7.hw },\n};\n\nstatic struct clk_regmap axg_vdin_meas_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_VDIN_MEAS_CLK_CNTL,\n\t\t.mask = 0x7,\n\t\t.shift = 21,\n\t\t.flags = CLK_MUX_ROUND_CLOSEST,\n\t\t.table = mux_table_axg_vdin_meas,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdin_meas_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_data = axg_vdin_meas_parent_data,\n\t\t.num_parents = ARRAY_SIZE(axg_vdin_meas_parent_data),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vdin_meas_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_VDIN_MEAS_CLK_CNTL,\n\t\t.shift = 12,\n\t\t.width = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"vdin_meas_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vdin_meas_sel.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_vdin_meas = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_VDIN_MEAS_CLK_CNTL,\n\t\t.bit_idx = 20,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"vdin_meas\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_vdin_meas_div.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic u32 mux_table_gen_clk[]\t= { 0, 4, 5, 6, 7, 8,\n\t\t\t\t    9, 10, 11, 13, 14, };\nstatic const struct clk_parent_data gen_clk_parent_data[] = {\n\t{ .fw_name = \"xtal\", },\n\t{ .hw = &axg_hifi_pll.hw },\n\t{ .hw = &axg_mpll0.hw },\n\t{ .hw = &axg_mpll1.hw },\n\t{ .hw = &axg_mpll2.hw },\n\t{ .hw = &axg_mpll3.hw },\n\t{ .hw = &axg_fclk_div4.hw },\n\t{ .hw = &axg_fclk_div3.hw },\n\t{ .hw = &axg_fclk_div5.hw },\n\t{ .hw = &axg_fclk_div7.hw },\n\t{ .hw = &axg_gp0_pll.hw },\n};\n\nstatic struct clk_regmap axg_gen_clk_sel = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.mask = 0xf,\n\t\t.shift = 12,\n\t\t.table = mux_table_gen_clk,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk_sel\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t \n\t\t.parent_data = gen_clk_parent_data,\n\t\t.num_parents = ARRAY_SIZE(gen_clk_parent_data),\n\t},\n};\n\nstatic struct clk_regmap axg_gen_clk_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.shift = 0,\n\t\t.width = 11,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_gen_clk_sel.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap axg_gen_clk = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = HHI_GEN_CLK_CNTL,\n\t\t.bit_idx = 7,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gen_clk\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&axg_gen_clk_div.hw\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\n#define MESON_GATE(_name, _reg, _bit) \\\n\tMESON_PCLK(_name, _reg, _bit, &axg_clk81.hw)\n\n \nstatic MESON_GATE(axg_ddr, HHI_GCLK_MPEG0, 0);\nstatic MESON_GATE(axg_audio_locker, HHI_GCLK_MPEG0, 2);\nstatic MESON_GATE(axg_mipi_dsi_host, HHI_GCLK_MPEG0, 3);\nstatic MESON_GATE(axg_isa, HHI_GCLK_MPEG0, 5);\nstatic MESON_GATE(axg_pl301, HHI_GCLK_MPEG0, 6);\nstatic MESON_GATE(axg_periphs, HHI_GCLK_MPEG0, 7);\nstatic MESON_GATE(axg_spicc_0, HHI_GCLK_MPEG0, 8);\nstatic MESON_GATE(axg_i2c, HHI_GCLK_MPEG0, 9);\nstatic MESON_GATE(axg_rng0, HHI_GCLK_MPEG0, 12);\nstatic MESON_GATE(axg_uart0, HHI_GCLK_MPEG0, 13);\nstatic MESON_GATE(axg_mipi_dsi_phy, HHI_GCLK_MPEG0, 14);\nstatic MESON_GATE(axg_spicc_1, HHI_GCLK_MPEG0, 15);\nstatic MESON_GATE(axg_pcie_a, HHI_GCLK_MPEG0, 16);\nstatic MESON_GATE(axg_pcie_b, HHI_GCLK_MPEG0, 17);\nstatic MESON_GATE(axg_hiu_reg, HHI_GCLK_MPEG0, 19);\nstatic MESON_GATE(axg_assist_misc, HHI_GCLK_MPEG0, 23);\nstatic MESON_GATE(axg_emmc_b, HHI_GCLK_MPEG0, 25);\nstatic MESON_GATE(axg_emmc_c, HHI_GCLK_MPEG0, 26);\nstatic MESON_GATE(axg_dma, HHI_GCLK_MPEG0, 27);\nstatic MESON_GATE(axg_spi, HHI_GCLK_MPEG0, 30);\n\nstatic MESON_GATE(axg_audio, HHI_GCLK_MPEG1, 0);\nstatic MESON_GATE(axg_eth_core, HHI_GCLK_MPEG1, 3);\nstatic MESON_GATE(axg_uart1, HHI_GCLK_MPEG1, 16);\nstatic MESON_GATE(axg_g2d, HHI_GCLK_MPEG1, 20);\nstatic MESON_GATE(axg_usb0, HHI_GCLK_MPEG1, 21);\nstatic MESON_GATE(axg_usb1, HHI_GCLK_MPEG1, 22);\nstatic MESON_GATE(axg_reset, HHI_GCLK_MPEG1, 23);\nstatic MESON_GATE(axg_usb_general, HHI_GCLK_MPEG1, 26);\nstatic MESON_GATE(axg_ahb_arb0, HHI_GCLK_MPEG1, 29);\nstatic MESON_GATE(axg_efuse, HHI_GCLK_MPEG1, 30);\nstatic MESON_GATE(axg_boot_rom, HHI_GCLK_MPEG1, 31);\n\nstatic MESON_GATE(axg_ahb_data_bus, HHI_GCLK_MPEG2, 1);\nstatic MESON_GATE(axg_ahb_ctrl_bus, HHI_GCLK_MPEG2, 2);\nstatic MESON_GATE(axg_usb1_to_ddr, HHI_GCLK_MPEG2, 8);\nstatic MESON_GATE(axg_usb0_to_ddr, HHI_GCLK_MPEG2, 9);\nstatic MESON_GATE(axg_mmc_pclk, HHI_GCLK_MPEG2, 11);\nstatic MESON_GATE(axg_vpu_intr, HHI_GCLK_MPEG2, 25);\nstatic MESON_GATE(axg_sec_ahb_ahb3_bridge, HHI_GCLK_MPEG2, 26);\nstatic MESON_GATE(axg_gic, HHI_GCLK_MPEG2, 30);\n\n \n\nstatic MESON_GATE(axg_ao_media_cpu, HHI_GCLK_AO, 0);\nstatic MESON_GATE(axg_ao_ahb_sram, HHI_GCLK_AO, 1);\nstatic MESON_GATE(axg_ao_ahb_bus, HHI_GCLK_AO, 2);\nstatic MESON_GATE(axg_ao_iface, HHI_GCLK_AO, 3);\nstatic MESON_GATE(axg_ao_i2c, HHI_GCLK_AO, 4);\n\n \n\nstatic struct clk_hw *axg_hw_clks[] = {\n\t[CLKID_SYS_PLL]\t\t\t= &axg_sys_pll.hw,\n\t[CLKID_FIXED_PLL]\t\t= &axg_fixed_pll.hw,\n\t[CLKID_FCLK_DIV2]\t\t= &axg_fclk_div2.hw,\n\t[CLKID_FCLK_DIV3]\t\t= &axg_fclk_div3.hw,\n\t[CLKID_FCLK_DIV4]\t\t= &axg_fclk_div4.hw,\n\t[CLKID_FCLK_DIV5]\t\t= &axg_fclk_div5.hw,\n\t[CLKID_FCLK_DIV7]\t\t= &axg_fclk_div7.hw,\n\t[CLKID_GP0_PLL]\t\t\t= &axg_gp0_pll.hw,\n\t[CLKID_MPEG_SEL]\t\t= &axg_mpeg_clk_sel.hw,\n\t[CLKID_MPEG_DIV]\t\t= &axg_mpeg_clk_div.hw,\n\t[CLKID_CLK81]\t\t\t= &axg_clk81.hw,\n\t[CLKID_MPLL0]\t\t\t= &axg_mpll0.hw,\n\t[CLKID_MPLL1]\t\t\t= &axg_mpll1.hw,\n\t[CLKID_MPLL2]\t\t\t= &axg_mpll2.hw,\n\t[CLKID_MPLL3]\t\t\t= &axg_mpll3.hw,\n\t[CLKID_DDR]\t\t\t= &axg_ddr.hw,\n\t[CLKID_AUDIO_LOCKER]\t\t= &axg_audio_locker.hw,\n\t[CLKID_MIPI_DSI_HOST]\t\t= &axg_mipi_dsi_host.hw,\n\t[CLKID_ISA]\t\t\t= &axg_isa.hw,\n\t[CLKID_PL301]\t\t\t= &axg_pl301.hw,\n\t[CLKID_PERIPHS]\t\t\t= &axg_periphs.hw,\n\t[CLKID_SPICC0]\t\t\t= &axg_spicc_0.hw,\n\t[CLKID_I2C]\t\t\t= &axg_i2c.hw,\n\t[CLKID_RNG0]\t\t\t= &axg_rng0.hw,\n\t[CLKID_UART0]\t\t\t= &axg_uart0.hw,\n\t[CLKID_MIPI_DSI_PHY]\t\t= &axg_mipi_dsi_phy.hw,\n\t[CLKID_SPICC1]\t\t\t= &axg_spicc_1.hw,\n\t[CLKID_PCIE_A]\t\t\t= &axg_pcie_a.hw,\n\t[CLKID_PCIE_B]\t\t\t= &axg_pcie_b.hw,\n\t[CLKID_HIU_IFACE]\t\t= &axg_hiu_reg.hw,\n\t[CLKID_ASSIST_MISC]\t\t= &axg_assist_misc.hw,\n\t[CLKID_SD_EMMC_B]\t\t= &axg_emmc_b.hw,\n\t[CLKID_SD_EMMC_C]\t\t= &axg_emmc_c.hw,\n\t[CLKID_DMA]\t\t\t= &axg_dma.hw,\n\t[CLKID_SPI]\t\t\t= &axg_spi.hw,\n\t[CLKID_AUDIO]\t\t\t= &axg_audio.hw,\n\t[CLKID_ETH]\t\t\t= &axg_eth_core.hw,\n\t[CLKID_UART1]\t\t\t= &axg_uart1.hw,\n\t[CLKID_G2D]\t\t\t= &axg_g2d.hw,\n\t[CLKID_USB0]\t\t\t= &axg_usb0.hw,\n\t[CLKID_USB1]\t\t\t= &axg_usb1.hw,\n\t[CLKID_RESET]\t\t\t= &axg_reset.hw,\n\t[CLKID_USB]\t\t\t= &axg_usb_general.hw,\n\t[CLKID_AHB_ARB0]\t\t= &axg_ahb_arb0.hw,\n\t[CLKID_EFUSE]\t\t\t= &axg_efuse.hw,\n\t[CLKID_BOOT_ROM]\t\t= &axg_boot_rom.hw,\n\t[CLKID_AHB_DATA_BUS]\t\t= &axg_ahb_data_bus.hw,\n\t[CLKID_AHB_CTRL_BUS]\t\t= &axg_ahb_ctrl_bus.hw,\n\t[CLKID_USB1_DDR_BRIDGE]\t\t= &axg_usb1_to_ddr.hw,\n\t[CLKID_USB0_DDR_BRIDGE]\t\t= &axg_usb0_to_ddr.hw,\n\t[CLKID_MMC_PCLK]\t\t= &axg_mmc_pclk.hw,\n\t[CLKID_VPU_INTR]\t\t= &axg_vpu_intr.hw,\n\t[CLKID_SEC_AHB_AHB3_BRIDGE]\t= &axg_sec_ahb_ahb3_bridge.hw,\n\t[CLKID_GIC]\t\t\t= &axg_gic.hw,\n\t[CLKID_AO_MEDIA_CPU]\t\t= &axg_ao_media_cpu.hw,\n\t[CLKID_AO_AHB_SRAM]\t\t= &axg_ao_ahb_sram.hw,\n\t[CLKID_AO_AHB_BUS]\t\t= &axg_ao_ahb_bus.hw,\n\t[CLKID_AO_IFACE]\t\t= &axg_ao_iface.hw,\n\t[CLKID_AO_I2C]\t\t\t= &axg_ao_i2c.hw,\n\t[CLKID_SD_EMMC_B_CLK0_SEL]\t= &axg_sd_emmc_b_clk0_sel.hw,\n\t[CLKID_SD_EMMC_B_CLK0_DIV]\t= &axg_sd_emmc_b_clk0_div.hw,\n\t[CLKID_SD_EMMC_B_CLK0]\t\t= &axg_sd_emmc_b_clk0.hw,\n\t[CLKID_SD_EMMC_C_CLK0_SEL]\t= &axg_sd_emmc_c_clk0_sel.hw,\n\t[CLKID_SD_EMMC_C_CLK0_DIV]\t= &axg_sd_emmc_c_clk0_div.hw,\n\t[CLKID_SD_EMMC_C_CLK0]\t\t= &axg_sd_emmc_c_clk0.hw,\n\t[CLKID_MPLL0_DIV]\t\t= &axg_mpll0_div.hw,\n\t[CLKID_MPLL1_DIV]\t\t= &axg_mpll1_div.hw,\n\t[CLKID_MPLL2_DIV]\t\t= &axg_mpll2_div.hw,\n\t[CLKID_MPLL3_DIV]\t\t= &axg_mpll3_div.hw,\n\t[CLKID_HIFI_PLL]\t\t= &axg_hifi_pll.hw,\n\t[CLKID_MPLL_PREDIV]\t\t= &axg_mpll_prediv.hw,\n\t[CLKID_FCLK_DIV2_DIV]\t\t= &axg_fclk_div2_div.hw,\n\t[CLKID_FCLK_DIV3_DIV]\t\t= &axg_fclk_div3_div.hw,\n\t[CLKID_FCLK_DIV4_DIV]\t\t= &axg_fclk_div4_div.hw,\n\t[CLKID_FCLK_DIV5_DIV]\t\t= &axg_fclk_div5_div.hw,\n\t[CLKID_FCLK_DIV7_DIV]\t\t= &axg_fclk_div7_div.hw,\n\t[CLKID_PCIE_PLL]\t\t= &axg_pcie_pll.hw,\n\t[CLKID_PCIE_MUX]\t\t= &axg_pcie_mux.hw,\n\t[CLKID_PCIE_REF]\t\t= &axg_pcie_ref.hw,\n\t[CLKID_PCIE_CML_EN0]\t\t= &axg_pcie_cml_en0.hw,\n\t[CLKID_PCIE_CML_EN1]\t\t= &axg_pcie_cml_en1.hw,\n\t[CLKID_GEN_CLK_SEL]\t\t= &axg_gen_clk_sel.hw,\n\t[CLKID_GEN_CLK_DIV]\t\t= &axg_gen_clk_div.hw,\n\t[CLKID_GEN_CLK]\t\t\t= &axg_gen_clk.hw,\n\t[CLKID_SYS_PLL_DCO]\t\t= &axg_sys_pll_dco.hw,\n\t[CLKID_FIXED_PLL_DCO]\t\t= &axg_fixed_pll_dco.hw,\n\t[CLKID_GP0_PLL_DCO]\t\t= &axg_gp0_pll_dco.hw,\n\t[CLKID_HIFI_PLL_DCO]\t\t= &axg_hifi_pll_dco.hw,\n\t[CLKID_PCIE_PLL_DCO]\t\t= &axg_pcie_pll_dco.hw,\n\t[CLKID_PCIE_PLL_OD]\t\t= &axg_pcie_pll_od.hw,\n\t[CLKID_VPU_0_DIV]\t\t= &axg_vpu_0_div.hw,\n\t[CLKID_VPU_0_SEL]\t\t= &axg_vpu_0_sel.hw,\n\t[CLKID_VPU_0]\t\t\t= &axg_vpu_0.hw,\n\t[CLKID_VPU_1_DIV]\t\t= &axg_vpu_1_div.hw,\n\t[CLKID_VPU_1_SEL]\t\t= &axg_vpu_1_sel.hw,\n\t[CLKID_VPU_1]\t\t\t= &axg_vpu_1.hw,\n\t[CLKID_VPU]\t\t\t= &axg_vpu.hw,\n\t[CLKID_VAPB_0_DIV]\t\t= &axg_vapb_0_div.hw,\n\t[CLKID_VAPB_0_SEL]\t\t= &axg_vapb_0_sel.hw,\n\t[CLKID_VAPB_0]\t\t\t= &axg_vapb_0.hw,\n\t[CLKID_VAPB_1_DIV]\t\t= &axg_vapb_1_div.hw,\n\t[CLKID_VAPB_1_SEL]\t\t= &axg_vapb_1_sel.hw,\n\t[CLKID_VAPB_1]\t\t\t= &axg_vapb_1.hw,\n\t[CLKID_VAPB_SEL]\t\t= &axg_vapb_sel.hw,\n\t[CLKID_VAPB]\t\t\t= &axg_vapb.hw,\n\t[CLKID_VCLK]\t\t\t= &axg_vclk.hw,\n\t[CLKID_VCLK2]\t\t\t= &axg_vclk2.hw,\n\t[CLKID_VCLK_SEL]\t\t= &axg_vclk_sel.hw,\n\t[CLKID_VCLK2_SEL]\t\t= &axg_vclk2_sel.hw,\n\t[CLKID_VCLK_INPUT]\t\t= &axg_vclk_input.hw,\n\t[CLKID_VCLK2_INPUT]\t\t= &axg_vclk2_input.hw,\n\t[CLKID_VCLK_DIV]\t\t= &axg_vclk_div.hw,\n\t[CLKID_VCLK2_DIV]\t\t= &axg_vclk2_div.hw,\n\t[CLKID_VCLK_DIV2_EN]\t\t= &axg_vclk_div2_en.hw,\n\t[CLKID_VCLK_DIV4_EN]\t\t= &axg_vclk_div4_en.hw,\n\t[CLKID_VCLK_DIV6_EN]\t\t= &axg_vclk_div6_en.hw,\n\t[CLKID_VCLK_DIV12_EN]\t\t= &axg_vclk_div12_en.hw,\n\t[CLKID_VCLK2_DIV2_EN]\t\t= &axg_vclk2_div2_en.hw,\n\t[CLKID_VCLK2_DIV4_EN]\t\t= &axg_vclk2_div4_en.hw,\n\t[CLKID_VCLK2_DIV6_EN]\t\t= &axg_vclk2_div6_en.hw,\n\t[CLKID_VCLK2_DIV12_EN]\t\t= &axg_vclk2_div12_en.hw,\n\t[CLKID_VCLK_DIV1]\t\t= &axg_vclk_div1.hw,\n\t[CLKID_VCLK_DIV2]\t\t= &axg_vclk_div2.hw,\n\t[CLKID_VCLK_DIV4]\t\t= &axg_vclk_div4.hw,\n\t[CLKID_VCLK_DIV6]\t\t= &axg_vclk_div6.hw,\n\t[CLKID_VCLK_DIV12]\t\t= &axg_vclk_div12.hw,\n\t[CLKID_VCLK2_DIV1]\t\t= &axg_vclk2_div1.hw,\n\t[CLKID_VCLK2_DIV2]\t\t= &axg_vclk2_div2.hw,\n\t[CLKID_VCLK2_DIV4]\t\t= &axg_vclk2_div4.hw,\n\t[CLKID_VCLK2_DIV6]\t\t= &axg_vclk2_div6.hw,\n\t[CLKID_VCLK2_DIV12]\t\t= &axg_vclk2_div12.hw,\n\t[CLKID_CTS_ENCL_SEL]\t\t= &axg_cts_encl_sel.hw,\n\t[CLKID_CTS_ENCL]\t\t= &axg_cts_encl.hw,\n\t[CLKID_VDIN_MEAS_SEL]\t\t= &axg_vdin_meas_sel.hw,\n\t[CLKID_VDIN_MEAS_DIV]\t\t= &axg_vdin_meas_div.hw,\n\t[CLKID_VDIN_MEAS]\t\t= &axg_vdin_meas.hw,\n};\n\n \nstatic struct clk_regmap *const axg_clk_regmaps[] = {\n\t&axg_clk81,\n\t&axg_ddr,\n\t&axg_audio_locker,\n\t&axg_mipi_dsi_host,\n\t&axg_isa,\n\t&axg_pl301,\n\t&axg_periphs,\n\t&axg_spicc_0,\n\t&axg_i2c,\n\t&axg_rng0,\n\t&axg_uart0,\n\t&axg_mipi_dsi_phy,\n\t&axg_spicc_1,\n\t&axg_pcie_a,\n\t&axg_pcie_b,\n\t&axg_hiu_reg,\n\t&axg_assist_misc,\n\t&axg_emmc_b,\n\t&axg_emmc_c,\n\t&axg_dma,\n\t&axg_spi,\n\t&axg_audio,\n\t&axg_eth_core,\n\t&axg_uart1,\n\t&axg_g2d,\n\t&axg_usb0,\n\t&axg_usb1,\n\t&axg_reset,\n\t&axg_usb_general,\n\t&axg_ahb_arb0,\n\t&axg_efuse,\n\t&axg_boot_rom,\n\t&axg_ahb_data_bus,\n\t&axg_ahb_ctrl_bus,\n\t&axg_usb1_to_ddr,\n\t&axg_usb0_to_ddr,\n\t&axg_mmc_pclk,\n\t&axg_vpu_intr,\n\t&axg_sec_ahb_ahb3_bridge,\n\t&axg_gic,\n\t&axg_ao_media_cpu,\n\t&axg_ao_ahb_sram,\n\t&axg_ao_ahb_bus,\n\t&axg_ao_iface,\n\t&axg_ao_i2c,\n\t&axg_sd_emmc_b_clk0,\n\t&axg_sd_emmc_c_clk0,\n\t&axg_mpeg_clk_div,\n\t&axg_sd_emmc_b_clk0_div,\n\t&axg_sd_emmc_c_clk0_div,\n\t&axg_mpeg_clk_sel,\n\t&axg_sd_emmc_b_clk0_sel,\n\t&axg_sd_emmc_c_clk0_sel,\n\t&axg_mpll0,\n\t&axg_mpll1,\n\t&axg_mpll2,\n\t&axg_mpll3,\n\t&axg_mpll0_div,\n\t&axg_mpll1_div,\n\t&axg_mpll2_div,\n\t&axg_mpll3_div,\n\t&axg_fixed_pll,\n\t&axg_sys_pll,\n\t&axg_gp0_pll,\n\t&axg_hifi_pll,\n\t&axg_mpll_prediv,\n\t&axg_fclk_div2,\n\t&axg_fclk_div3,\n\t&axg_fclk_div4,\n\t&axg_fclk_div5,\n\t&axg_fclk_div7,\n\t&axg_pcie_pll_dco,\n\t&axg_pcie_pll_od,\n\t&axg_pcie_pll,\n\t&axg_pcie_mux,\n\t&axg_pcie_ref,\n\t&axg_pcie_cml_en0,\n\t&axg_pcie_cml_en1,\n\t&axg_gen_clk_sel,\n\t&axg_gen_clk_div,\n\t&axg_gen_clk,\n\t&axg_fixed_pll_dco,\n\t&axg_sys_pll_dco,\n\t&axg_gp0_pll_dco,\n\t&axg_hifi_pll_dco,\n\t&axg_pcie_pll_dco,\n\t&axg_pcie_pll_od,\n\t&axg_vpu_0_div,\n\t&axg_vpu_0_sel,\n\t&axg_vpu_0,\n\t&axg_vpu_1_div,\n\t&axg_vpu_1_sel,\n\t&axg_vpu_1,\n\t&axg_vpu,\n\t&axg_vapb_0_div,\n\t&axg_vapb_0_sel,\n\t&axg_vapb_0,\n\t&axg_vapb_1_div,\n\t&axg_vapb_1_sel,\n\t&axg_vapb_1,\n\t&axg_vapb_sel,\n\t&axg_vapb,\n\t&axg_vclk,\n\t&axg_vclk2,\n\t&axg_vclk_sel,\n\t&axg_vclk2_sel,\n\t&axg_vclk_input,\n\t&axg_vclk2_input,\n\t&axg_vclk_div,\n\t&axg_vclk2_div,\n\t&axg_vclk_div2_en,\n\t&axg_vclk_div4_en,\n\t&axg_vclk_div6_en,\n\t&axg_vclk_div12_en,\n\t&axg_vclk2_div2_en,\n\t&axg_vclk2_div4_en,\n\t&axg_vclk2_div6_en,\n\t&axg_vclk2_div12_en,\n\t&axg_cts_encl_sel,\n\t&axg_cts_encl,\n\t&axg_vdin_meas_sel,\n\t&axg_vdin_meas_div,\n\t&axg_vdin_meas,\n};\n\nstatic const struct meson_eeclkc_data axg_clkc_data = {\n\t.regmap_clks = axg_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(axg_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = axg_hw_clks,\n\t\t.num = ARRAY_SIZE(axg_hw_clks),\n\t},\n};\n\n\nstatic const struct of_device_id clkc_match_table[] = {\n\t{ .compatible = \"amlogic,axg-clkc\", .data = &axg_clkc_data },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, clkc_match_table);\n\nstatic struct platform_driver axg_driver = {\n\t.probe\t\t= meson_eeclkc_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"axg-clkc\",\n\t\t.of_match_table = clkc_match_table,\n\t},\n};\n\nmodule_platform_driver(axg_driver);\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}