
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401520 <.init>:
  401520:	stp	x29, x30, [sp, #-16]!
  401524:	mov	x29, sp
  401528:	bl	401980 <__fxstatat@plt+0x60>
  40152c:	ldp	x29, x30, [sp], #16
  401530:	ret

Disassembly of section .plt:

0000000000401540 <mbrtowc@plt-0x20>:
  401540:	stp	x16, x30, [sp, #-16]!
  401544:	adrp	x16, 41f000 <__fxstatat@plt+0x1d6e0>
  401548:	ldr	x17, [x16, #4088]
  40154c:	add	x16, x16, #0xff8
  401550:	br	x17
  401554:	nop
  401558:	nop
  40155c:	nop

0000000000401560 <mbrtowc@plt>:
  401560:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401564:	ldr	x17, [x16]
  401568:	add	x16, x16, #0x0
  40156c:	br	x17

0000000000401570 <memcpy@plt>:
  401570:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401574:	ldr	x17, [x16, #8]
  401578:	add	x16, x16, #0x8
  40157c:	br	x17

0000000000401580 <memmove@plt>:
  401580:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401584:	ldr	x17, [x16, #16]
  401588:	add	x16, x16, #0x10
  40158c:	br	x17

0000000000401590 <_exit@plt>:
  401590:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401594:	ldr	x17, [x16, #24]
  401598:	add	x16, x16, #0x18
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015a4:	ldr	x17, [x16, #32]
  4015a8:	add	x16, x16, #0x20
  4015ac:	br	x17

00000000004015b0 <fputs@plt>:
  4015b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015b4:	ldr	x17, [x16, #40]
  4015b8:	add	x16, x16, #0x28
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015c4:	ldr	x17, [x16, #48]
  4015c8:	add	x16, x16, #0x30
  4015cc:	br	x17

00000000004015d0 <error@plt>:
  4015d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015d4:	ldr	x17, [x16, #56]
  4015d8:	add	x16, x16, #0x38
  4015dc:	br	x17

00000000004015e0 <fchdir@plt>:
  4015e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015e4:	ldr	x17, [x16, #64]
  4015e8:	add	x16, x16, #0x40
  4015ec:	br	x17

00000000004015f0 <ferror_unlocked@plt>:
  4015f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4015f4:	ldr	x17, [x16, #72]
  4015f8:	add	x16, x16, #0x48
  4015fc:	br	x17

0000000000401600 <__cxa_atexit@plt>:
  401600:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401604:	ldr	x17, [x16, #80]
  401608:	add	x16, x16, #0x50
  40160c:	br	x17

0000000000401610 <qsort@plt>:
  401610:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401614:	ldr	x17, [x16, #88]
  401618:	add	x16, x16, #0x58
  40161c:	br	x17

0000000000401620 <lseek@plt>:
  401620:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401624:	ldr	x17, [x16, #96]
  401628:	add	x16, x16, #0x60
  40162c:	br	x17

0000000000401630 <__fpending@plt>:
  401630:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401634:	ldr	x17, [x16, #104]
  401638:	add	x16, x16, #0x68
  40163c:	br	x17

0000000000401640 <fileno@plt>:
  401640:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401644:	ldr	x17, [x16, #112]
  401648:	add	x16, x16, #0x70
  40164c:	br	x17

0000000000401650 <fclose@plt>:
  401650:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401654:	ldr	x17, [x16, #120]
  401658:	add	x16, x16, #0x78
  40165c:	br	x17

0000000000401660 <nl_langinfo@plt>:
  401660:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401664:	ldr	x17, [x16, #128]
  401668:	add	x16, x16, #0x80
  40166c:	br	x17

0000000000401670 <malloc@plt>:
  401670:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401674:	ldr	x17, [x16, #136]
  401678:	add	x16, x16, #0x88
  40167c:	br	x17

0000000000401680 <open@plt>:
  401680:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401684:	ldr	x17, [x16, #144]
  401688:	add	x16, x16, #0x90
  40168c:	br	x17

0000000000401690 <strncmp@plt>:
  401690:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401694:	ldr	x17, [x16, #152]
  401698:	add	x16, x16, #0x98
  40169c:	br	x17

00000000004016a0 <bindtextdomain@plt>:
  4016a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016a4:	ldr	x17, [x16, #160]
  4016a8:	add	x16, x16, #0xa0
  4016ac:	br	x17

00000000004016b0 <__libc_start_main@plt>:
  4016b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016b4:	ldr	x17, [x16, #168]
  4016b8:	add	x16, x16, #0xa8
  4016bc:	br	x17

00000000004016c0 <fstatfs@plt>:
  4016c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016c4:	ldr	x17, [x16, #176]
  4016c8:	add	x16, x16, #0xb0
  4016cc:	br	x17

00000000004016d0 <memset@plt>:
  4016d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016d4:	ldr	x17, [x16, #184]
  4016d8:	add	x16, x16, #0xb8
  4016dc:	br	x17

00000000004016e0 <calloc@plt>:
  4016e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016e4:	ldr	x17, [x16, #192]
  4016e8:	add	x16, x16, #0xc0
  4016ec:	br	x17

00000000004016f0 <readdir@plt>:
  4016f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4016f4:	ldr	x17, [x16, #200]
  4016f8:	add	x16, x16, #0xc8
  4016fc:	br	x17

0000000000401700 <realloc@plt>:
  401700:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401704:	ldr	x17, [x16, #208]
  401708:	add	x16, x16, #0xd0
  40170c:	br	x17

0000000000401710 <closedir@plt>:
  401710:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401714:	ldr	x17, [x16, #216]
  401718:	add	x16, x16, #0xd8
  40171c:	br	x17

0000000000401720 <close@plt>:
  401720:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401724:	ldr	x17, [x16, #224]
  401728:	add	x16, x16, #0xe0
  40172c:	br	x17

0000000000401730 <strrchr@plt>:
  401730:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401734:	ldr	x17, [x16, #232]
  401738:	add	x16, x16, #0xe8
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401744:	ldr	x17, [x16, #240]
  401748:	add	x16, x16, #0xf0
  40174c:	br	x17

0000000000401750 <fdopendir@plt>:
  401750:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401754:	ldr	x17, [x16, #248]
  401758:	add	x16, x16, #0xf8
  40175c:	br	x17

0000000000401760 <abort@plt>:
  401760:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401764:	ldr	x17, [x16, #256]
  401768:	add	x16, x16, #0x100
  40176c:	br	x17

0000000000401770 <mbsinit@plt>:
  401770:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401774:	ldr	x17, [x16, #264]
  401778:	add	x16, x16, #0x108
  40177c:	br	x17

0000000000401780 <memcmp@plt>:
  401780:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401784:	ldr	x17, [x16, #272]
  401788:	add	x16, x16, #0x110
  40178c:	br	x17

0000000000401790 <textdomain@plt>:
  401790:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401794:	ldr	x17, [x16, #280]
  401798:	add	x16, x16, #0x118
  40179c:	br	x17

00000000004017a0 <getopt_long@plt>:
  4017a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017a4:	ldr	x17, [x16, #288]
  4017a8:	add	x16, x16, #0x120
  4017ac:	br	x17

00000000004017b0 <strcmp@plt>:
  4017b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017b4:	ldr	x17, [x16, #296]
  4017b8:	add	x16, x16, #0x128
  4017bc:	br	x17

00000000004017c0 <__ctype_b_loc@plt>:
  4017c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017c4:	ldr	x17, [x16, #304]
  4017c8:	add	x16, x16, #0x130
  4017cc:	br	x17

00000000004017d0 <fseeko@plt>:
  4017d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017d4:	ldr	x17, [x16, #312]
  4017d8:	add	x16, x16, #0x138
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017e4:	ldr	x17, [x16, #320]
  4017e8:	add	x16, x16, #0x140
  4017ec:	br	x17

00000000004017f0 <__ctype_get_mb_cur_max@plt>:
  4017f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4017f4:	ldr	x17, [x16, #328]
  4017f8:	add	x16, x16, #0x148
  4017fc:	br	x17

0000000000401800 <fcntl@plt>:
  401800:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401804:	ldr	x17, [x16, #336]
  401808:	add	x16, x16, #0x150
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401814:	ldr	x17, [x16, #344]
  401818:	add	x16, x16, #0x158
  40181c:	br	x17

0000000000401820 <dirfd@plt>:
  401820:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401824:	ldr	x17, [x16, #352]
  401828:	add	x16, x16, #0x160
  40182c:	br	x17

0000000000401830 <__lxstat@plt>:
  401830:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401834:	ldr	x17, [x16, #360]
  401838:	add	x16, x16, #0x168
  40183c:	br	x17

0000000000401840 <__fxstat@plt>:
  401840:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401844:	ldr	x17, [x16, #368]
  401848:	add	x16, x16, #0x170
  40184c:	br	x17

0000000000401850 <fputs_unlocked@plt>:
  401850:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401854:	ldr	x17, [x16, #376]
  401858:	add	x16, x16, #0x178
  40185c:	br	x17

0000000000401860 <__freading@plt>:
  401860:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401864:	ldr	x17, [x16, #384]
  401868:	add	x16, x16, #0x180
  40186c:	br	x17

0000000000401870 <iswprint@plt>:
  401870:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401874:	ldr	x17, [x16, #392]
  401878:	add	x16, x16, #0x188
  40187c:	br	x17

0000000000401880 <umask@plt>:
  401880:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401884:	ldr	x17, [x16, #400]
  401888:	add	x16, x16, #0x190
  40188c:	br	x17

0000000000401890 <openat@plt>:
  401890:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401894:	ldr	x17, [x16, #408]
  401898:	add	x16, x16, #0x198
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018a4:	ldr	x17, [x16, #416]
  4018a8:	add	x16, x16, #0x1a0
  4018ac:	br	x17

00000000004018b0 <__assert_fail@plt>:
  4018b0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018b4:	ldr	x17, [x16, #424]
  4018b8:	add	x16, x16, #0x1a8
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018c4:	ldr	x17, [x16, #432]
  4018c8:	add	x16, x16, #0x1b0
  4018cc:	br	x17

00000000004018d0 <__xstat@plt>:
  4018d0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018d4:	ldr	x17, [x16, #440]
  4018d8:	add	x16, x16, #0x1b8
  4018dc:	br	x17

00000000004018e0 <fchmodat@plt>:
  4018e0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018e4:	ldr	x17, [x16, #448]
  4018e8:	add	x16, x16, #0x1c0
  4018ec:	br	x17

00000000004018f0 <gettext@plt>:
  4018f0:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  4018f4:	ldr	x17, [x16, #456]
  4018f8:	add	x16, x16, #0x1c8
  4018fc:	br	x17

0000000000401900 <fprintf@plt>:
  401900:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401904:	ldr	x17, [x16, #464]
  401908:	add	x16, x16, #0x1d0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401914:	ldr	x17, [x16, #472]
  401918:	add	x16, x16, #0x1d8
  40191c:	br	x17

0000000000401920 <__fxstatat@plt>:
  401920:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401924:	ldr	x17, [x16, #480]
  401928:	add	x16, x16, #0x1e0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x1d3c
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0xd840
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0xd8c0
  401978:	bl	4016b0 <__libc_start_main@plt>
  40197c:	bl	401760 <abort@plt>
  401980:	adrp	x0, 41f000 <__fxstatat@plt+0x1d6e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <__fxstatat@plt+0x70>
  40198c:	b	401740 <__gmon_start__@plt>
  401990:	ret
  401994:	nop
  401998:	adrp	x0, 420000 <__fxstatat@plt+0x1e6e0>
  40199c:	add	x0, x0, #0x268
  4019a0:	adrp	x1, 420000 <__fxstatat@plt+0x1e6e0>
  4019a4:	add	x1, x1, #0x268
  4019a8:	cmp	x1, x0
  4019ac:	b.eq	4019c4 <__fxstatat@plt+0xa4>  // b.none
  4019b0:	adrp	x1, 40d000 <__fxstatat@plt+0xb6e0>
  4019b4:	ldr	x1, [x1, #2368]
  4019b8:	cbz	x1, 4019c4 <__fxstatat@plt+0xa4>
  4019bc:	mov	x16, x1
  4019c0:	br	x16
  4019c4:	ret
  4019c8:	adrp	x0, 420000 <__fxstatat@plt+0x1e6e0>
  4019cc:	add	x0, x0, #0x268
  4019d0:	adrp	x1, 420000 <__fxstatat@plt+0x1e6e0>
  4019d4:	add	x1, x1, #0x268
  4019d8:	sub	x1, x1, x0
  4019dc:	lsr	x2, x1, #63
  4019e0:	add	x1, x2, x1, asr #3
  4019e4:	cmp	xzr, x1, asr #1
  4019e8:	asr	x1, x1, #1
  4019ec:	b.eq	401a04 <__fxstatat@plt+0xe4>  // b.none
  4019f0:	adrp	x2, 40d000 <__fxstatat@plt+0xb6e0>
  4019f4:	ldr	x2, [x2, #2376]
  4019f8:	cbz	x2, 401a04 <__fxstatat@plt+0xe4>
  4019fc:	mov	x16, x2
  401a00:	br	x16
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-32]!
  401a0c:	mov	x29, sp
  401a10:	str	x19, [sp, #16]
  401a14:	adrp	x19, 420000 <__fxstatat@plt+0x1e6e0>
  401a18:	ldrb	w0, [x19, #664]
  401a1c:	cbnz	w0, 401a2c <__fxstatat@plt+0x10c>
  401a20:	bl	401998 <__fxstatat@plt+0x78>
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	strb	w0, [x19, #664]
  401a2c:	ldr	x19, [sp, #16]
  401a30:	ldp	x29, x30, [sp], #32
  401a34:	ret
  401a38:	b	4019c8 <__fxstatat@plt+0xa8>
  401a3c:	sub	sp, sp, #0x40
  401a40:	stp	x29, x30, [sp, #48]
  401a44:	add	x29, sp, #0x30
  401a48:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401a4c:	add	x8, x8, #0x2e0
  401a50:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  401a54:	add	x9, x9, #0x288
  401a58:	stur	w0, [x29, #-4]
  401a5c:	ldur	w10, [x29, #-4]
  401a60:	stur	x8, [x29, #-16]
  401a64:	str	x9, [sp, #24]
  401a68:	cbz	w10, 401aac <__fxstatat@plt+0x18c>
  401a6c:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401a70:	add	x8, x8, #0x270
  401a74:	ldr	x0, [x8]
  401a78:	adrp	x8, 40d000 <__fxstatat@plt+0xb6e0>
  401a7c:	add	x8, x8, #0xf68
  401a80:	str	x0, [sp, #16]
  401a84:	mov	x0, x8
  401a88:	bl	4018f0 <gettext@plt>
  401a8c:	ldur	x8, [x29, #-16]
  401a90:	ldr	x2, [x8]
  401a94:	ldr	x9, [sp, #16]
  401a98:	str	x0, [sp, #8]
  401a9c:	mov	x0, x9
  401aa0:	ldr	x1, [sp, #8]
  401aa4:	bl	401900 <fprintf@plt>
  401aa8:	b	401bbc <__fxstatat@plt+0x29c>
  401aac:	adrp	x0, 40d000 <__fxstatat@plt+0xb6e0>
  401ab0:	add	x0, x0, #0xf8f
  401ab4:	bl	4018f0 <gettext@plt>
  401ab8:	ldur	x8, [x29, #-16]
  401abc:	ldr	x1, [x8]
  401ac0:	ldr	x2, [x8]
  401ac4:	ldr	x3, [x8]
  401ac8:	bl	4018a0 <printf@plt>
  401acc:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401ad0:	add	x8, x8, #0x16
  401ad4:	mov	x0, x8
  401ad8:	bl	4018f0 <gettext@plt>
  401adc:	ldr	x8, [sp, #24]
  401ae0:	ldr	x1, [x8]
  401ae4:	bl	401850 <fputs_unlocked@plt>
  401ae8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401aec:	add	x8, x8, #0x7f
  401af0:	mov	x0, x8
  401af4:	bl	4018f0 <gettext@plt>
  401af8:	ldr	x8, [sp, #24]
  401afc:	ldr	x1, [x8]
  401b00:	bl	401850 <fputs_unlocked@plt>
  401b04:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b08:	add	x8, x8, #0x148
  401b0c:	mov	x0, x8
  401b10:	bl	4018f0 <gettext@plt>
  401b14:	ldr	x8, [sp, #24]
  401b18:	ldr	x1, [x8]
  401b1c:	bl	401850 <fputs_unlocked@plt>
  401b20:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b24:	add	x8, x8, #0x1c8
  401b28:	mov	x0, x8
  401b2c:	bl	4018f0 <gettext@plt>
  401b30:	ldr	x8, [sp, #24]
  401b34:	ldr	x1, [x8]
  401b38:	bl	401850 <fputs_unlocked@plt>
  401b3c:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b40:	add	x8, x8, #0x20a
  401b44:	mov	x0, x8
  401b48:	bl	4018f0 <gettext@plt>
  401b4c:	ldr	x8, [sp, #24]
  401b50:	ldr	x1, [x8]
  401b54:	bl	401850 <fputs_unlocked@plt>
  401b58:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b5c:	add	x8, x8, #0x24d
  401b60:	mov	x0, x8
  401b64:	bl	4018f0 <gettext@plt>
  401b68:	ldr	x8, [sp, #24]
  401b6c:	ldr	x1, [x8]
  401b70:	bl	401850 <fputs_unlocked@plt>
  401b74:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b78:	add	x8, x8, #0x27a
  401b7c:	mov	x0, x8
  401b80:	bl	4018f0 <gettext@plt>
  401b84:	ldr	x8, [sp, #24]
  401b88:	ldr	x1, [x8]
  401b8c:	bl	401850 <fputs_unlocked@plt>
  401b90:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401b94:	add	x8, x8, #0x2b0
  401b98:	mov	x0, x8
  401b9c:	bl	4018f0 <gettext@plt>
  401ba0:	ldr	x8, [sp, #24]
  401ba4:	ldr	x1, [x8]
  401ba8:	bl	401850 <fputs_unlocked@plt>
  401bac:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401bb0:	add	x8, x8, #0x2fb
  401bb4:	mov	x0, x8
  401bb8:	bl	401bc4 <__fxstatat@plt+0x2a4>
  401bbc:	ldur	w0, [x29, #-4]
  401bc0:	bl	4015c0 <exit@plt>
  401bc4:	sub	sp, sp, #0xb0
  401bc8:	stp	x29, x30, [sp, #160]
  401bcc:	add	x29, sp, #0xa0
  401bd0:	adrp	x1, 40d000 <__fxstatat@plt+0xb6e0>
  401bd4:	add	x1, x1, #0xef8
  401bd8:	mov	x2, #0x70                  	// #112
  401bdc:	add	x8, sp, #0x28
  401be0:	stur	x0, [x29, #-8]
  401be4:	mov	x0, x8
  401be8:	str	x8, [sp, #8]
  401bec:	bl	401570 <memcpy@plt>
  401bf0:	ldur	x8, [x29, #-8]
  401bf4:	str	x8, [sp, #32]
  401bf8:	ldr	x8, [sp, #8]
  401bfc:	str	x8, [sp, #24]
  401c00:	ldr	x8, [sp, #24]
  401c04:	ldr	x8, [x8]
  401c08:	mov	w9, #0x0                   	// #0
  401c0c:	str	w9, [sp, #4]
  401c10:	cbz	x8, 401c34 <__fxstatat@plt+0x314>
  401c14:	ldur	x0, [x29, #-8]
  401c18:	ldr	x8, [sp, #24]
  401c1c:	ldr	x1, [x8]
  401c20:	bl	4017b0 <strcmp@plt>
  401c24:	cmp	w0, #0x0
  401c28:	cset	w9, eq  // eq = none
  401c2c:	eor	w9, w9, #0x1
  401c30:	str	w9, [sp, #4]
  401c34:	ldr	w8, [sp, #4]
  401c38:	tbnz	w8, #0, 401c40 <__fxstatat@plt+0x320>
  401c3c:	b	401c50 <__fxstatat@plt+0x330>
  401c40:	ldr	x8, [sp, #24]
  401c44:	add	x8, x8, #0x10
  401c48:	str	x8, [sp, #24]
  401c4c:	b	401c00 <__fxstatat@plt+0x2e0>
  401c50:	ldr	x8, [sp, #24]
  401c54:	ldr	x8, [x8, #8]
  401c58:	cbz	x8, 401c68 <__fxstatat@plt+0x348>
  401c5c:	ldr	x8, [sp, #24]
  401c60:	ldr	x8, [x8, #8]
  401c64:	str	x8, [sp, #32]
  401c68:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  401c6c:	add	x0, x0, #0x466
  401c70:	bl	4018f0 <gettext@plt>
  401c74:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  401c78:	add	x1, x1, #0x357
  401c7c:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  401c80:	add	x2, x2, #0x47d
  401c84:	bl	4018a0 <printf@plt>
  401c88:	mov	w8, #0x5                   	// #5
  401c8c:	mov	w0, w8
  401c90:	mov	x9, xzr
  401c94:	mov	x1, x9
  401c98:	bl	401910 <setlocale@plt>
  401c9c:	str	x0, [sp, #16]
  401ca0:	ldr	x9, [sp, #16]
  401ca4:	cbz	x9, 401cdc <__fxstatat@plt+0x3bc>
  401ca8:	ldr	x0, [sp, #16]
  401cac:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  401cb0:	add	x1, x1, #0x4a5
  401cb4:	mov	x2, #0x3                   	// #3
  401cb8:	bl	401690 <strncmp@plt>
  401cbc:	cbz	w0, 401cdc <__fxstatat@plt+0x3bc>
  401cc0:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  401cc4:	add	x0, x0, #0x4a9
  401cc8:	bl	4018f0 <gettext@plt>
  401ccc:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401cd0:	add	x8, x8, #0x288
  401cd4:	ldr	x1, [x8]
  401cd8:	bl	401850 <fputs_unlocked@plt>
  401cdc:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  401ce0:	add	x0, x0, #0x4f0
  401ce4:	bl	4018f0 <gettext@plt>
  401ce8:	ldur	x2, [x29, #-8]
  401cec:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  401cf0:	add	x1, x1, #0x47d
  401cf4:	bl	4018a0 <printf@plt>
  401cf8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  401cfc:	add	x8, x8, #0x50b
  401d00:	mov	x0, x8
  401d04:	bl	4018f0 <gettext@plt>
  401d08:	ldr	x1, [sp, #32]
  401d0c:	ldr	x8, [sp, #32]
  401d10:	ldur	x9, [x29, #-8]
  401d14:	adrp	x10, 40e000 <__fxstatat@plt+0xc6e0>
  401d18:	add	x10, x10, #0x7e
  401d1c:	adrp	x11, 40e000 <__fxstatat@plt+0xc6e0>
  401d20:	add	x11, x11, #0x423
  401d24:	cmp	x8, x9
  401d28:	csel	x2, x11, x10, eq  // eq = none
  401d2c:	bl	4018a0 <printf@plt>
  401d30:	ldp	x29, x30, [sp, #160]
  401d34:	add	sp, sp, #0xb0
  401d38:	ret
  401d3c:	sub	sp, sp, #0x140
  401d40:	stp	x29, x30, [sp, #288]
  401d44:	str	x28, [sp, #304]
  401d48:	add	x29, sp, #0x120
  401d4c:	mov	x8, xzr
  401d50:	mov	w9, #0x0                   	// #0
  401d54:	mov	w10, #0x6                   	// #6
  401d58:	adrp	x11, 40e000 <__fxstatat@plt+0xc6e0>
  401d5c:	add	x11, x11, #0x7e
  401d60:	adrp	x12, 40e000 <__fxstatat@plt+0xc6e0>
  401d64:	add	x12, x12, #0x35b
  401d68:	adrp	x13, 40e000 <__fxstatat@plt+0xc6e0>
  401d6c:	add	x13, x13, #0x301
  401d70:	adrp	x14, 402000 <__fxstatat@plt+0x6e0>
  401d74:	add	x14, x14, #0xef0
  401d78:	adrp	x15, 420000 <__fxstatat@plt+0x1e6e0>
  401d7c:	add	x15, x15, #0x2a0
  401d80:	adrp	x16, 420000 <__fxstatat@plt+0x1e6e0>
  401d84:	add	x16, x16, #0x2a1
  401d88:	adrp	x17, 420000 <__fxstatat@plt+0x1e6e0>
  401d8c:	add	x17, x17, #0x2a2
  401d90:	adrp	x18, 420000 <__fxstatat@plt+0x1e6e0>
  401d94:	add	x18, x18, #0x280
  401d98:	adrp	x2, 420000 <__fxstatat@plt+0x1e6e0>
  401d9c:	add	x2, x2, #0x2a8
  401da0:	adrp	x3, 420000 <__fxstatat@plt+0x1e6e0>
  401da4:	add	x3, x3, #0x2c8
  401da8:	stur	wzr, [x29, #-4]
  401dac:	stur	w0, [x29, #-8]
  401db0:	stur	x1, [x29, #-16]
  401db4:	stur	x8, [x29, #-24]
  401db8:	stur	xzr, [x29, #-32]
  401dbc:	stur	xzr, [x29, #-40]
  401dc0:	sturb	w9, [x29, #-42]
  401dc4:	stur	x8, [x29, #-56]
  401dc8:	ldur	x8, [x29, #-16]
  401dcc:	ldr	x0, [x8]
  401dd0:	stur	w9, [x29, #-100]
  401dd4:	stur	w10, [x29, #-104]
  401dd8:	stur	x11, [x29, #-112]
  401ddc:	stur	x12, [x29, #-120]
  401de0:	stur	x13, [x29, #-128]
  401de4:	stur	x14, [x29, #-136]
  401de8:	str	x15, [sp, #144]
  401dec:	str	x16, [sp, #136]
  401df0:	str	x17, [sp, #128]
  401df4:	str	x18, [sp, #120]
  401df8:	str	x2, [sp, #112]
  401dfc:	str	x3, [sp, #104]
  401e00:	bl	403d90 <__fxstatat@plt+0x2470>
  401e04:	ldur	w0, [x29, #-104]
  401e08:	ldur	x1, [x29, #-112]
  401e0c:	bl	401910 <setlocale@plt>
  401e10:	ldur	x8, [x29, #-120]
  401e14:	mov	x0, x8
  401e18:	ldur	x1, [x29, #-128]
  401e1c:	bl	4016a0 <bindtextdomain@plt>
  401e20:	ldur	x8, [x29, #-120]
  401e24:	mov	x0, x8
  401e28:	bl	401790 <textdomain@plt>
  401e2c:	ldur	x8, [x29, #-136]
  401e30:	mov	x0, x8
  401e34:	bl	40d8c8 <__fxstatat@plt+0xbfa8>
  401e38:	ldur	w9, [x29, #-100]
  401e3c:	ldr	x8, [sp, #144]
  401e40:	strb	w9, [x8]
  401e44:	ldr	x11, [sp, #136]
  401e48:	strb	w9, [x11]
  401e4c:	ldr	x12, [sp, #128]
  401e50:	strb	w9, [x12]
  401e54:	ldur	w0, [x29, #-8]
  401e58:	ldur	x1, [x29, #-16]
  401e5c:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  401e60:	add	x2, x2, #0x313
  401e64:	adrp	x3, 40d000 <__fxstatat@plt+0xb6e0>
  401e68:	add	x3, x3, #0xd98
  401e6c:	mov	x8, xzr
  401e70:	mov	x4, x8
  401e74:	bl	4017a0 <getopt_long@plt>
  401e78:	stur	w0, [x29, #-60]
  401e7c:	mov	w9, #0xffffffff            	// #-1
  401e80:	cmp	w0, w9
  401e84:	b.eq	402080 <__fxstatat@plt+0x760>  // b.none
  401e88:	ldur	w8, [x29, #-60]
  401e8c:	add	w8, w8, #0x3
  401e90:	mov	w9, w8
  401e94:	ubfx	x9, x9, #0, #32
  401e98:	cmp	x9, #0x105
  401e9c:	str	x9, [sp, #96]
  401ea0:	b.hi	402074 <__fxstatat@plt+0x754>  // b.pmore
  401ea4:	adrp	x8, 40d000 <__fxstatat@plt+0xb6e0>
  401ea8:	add	x8, x8, #0x950
  401eac:	ldr	x11, [sp, #96]
  401eb0:	ldrsw	x10, [x8, x11, lsl #2]
  401eb4:	add	x9, x8, x10
  401eb8:	br	x9
  401ebc:	ldur	x8, [x29, #-16]
  401ec0:	ldr	x9, [sp, #120]
  401ec4:	ldr	w10, [x9]
  401ec8:	subs	w10, w10, #0x1
  401ecc:	mov	w0, w10
  401ed0:	sxtw	x11, w0
  401ed4:	mov	x12, #0x8                   	// #8
  401ed8:	mul	x11, x12, x11
  401edc:	add	x8, x8, x11
  401ee0:	ldr	x8, [x8]
  401ee4:	stur	x8, [x29, #-72]
  401ee8:	ldur	x0, [x29, #-72]
  401eec:	bl	4015a0 <strlen@plt>
  401ef0:	stur	x0, [x29, #-80]
  401ef4:	ldur	x8, [x29, #-32]
  401ef8:	ldur	x9, [x29, #-32]
  401efc:	cmp	x9, #0x0
  401f00:	cset	w10, ne  // ne = any
  401f04:	mov	w13, #0x1                   	// #1
  401f08:	eor	w10, w10, #0x1
  401f0c:	eor	w10, w10, w13
  401f10:	and	w10, w10, #0x1
  401f14:	add	x8, x8, w10, sxtw
  401f18:	stur	x8, [x29, #-88]
  401f1c:	ldur	x8, [x29, #-88]
  401f20:	ldur	x9, [x29, #-80]
  401f24:	add	x8, x8, x9
  401f28:	stur	x8, [x29, #-96]
  401f2c:	ldur	x8, [x29, #-40]
  401f30:	ldur	x9, [x29, #-96]
  401f34:	cmp	x8, x9
  401f38:	b.hi	401f58 <__fxstatat@plt+0x638>  // b.pmore
  401f3c:	ldur	x8, [x29, #-96]
  401f40:	add	x8, x8, #0x1
  401f44:	sub	x1, x29, #0x28
  401f48:	stur	x8, [x29, #-40]
  401f4c:	ldur	x0, [x29, #-24]
  401f50:	bl	406afc <__fxstatat@plt+0x51dc>
  401f54:	stur	x0, [x29, #-24]
  401f58:	ldur	x8, [x29, #-24]
  401f5c:	ldur	x9, [x29, #-32]
  401f60:	add	x8, x8, x9
  401f64:	mov	w10, #0x2c                  	// #44
  401f68:	strb	w10, [x8]
  401f6c:	ldur	x8, [x29, #-24]
  401f70:	ldur	x9, [x29, #-88]
  401f74:	add	x0, x8, x9
  401f78:	ldur	x1, [x29, #-72]
  401f7c:	ldur	x8, [x29, #-80]
  401f80:	add	x2, x8, #0x1
  401f84:	bl	401570 <memcpy@plt>
  401f88:	ldur	x8, [x29, #-96]
  401f8c:	stur	x8, [x29, #-32]
  401f90:	mov	w10, #0x1                   	// #1
  401f94:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401f98:	add	x8, x8, #0x2a0
  401f9c:	strb	w10, [x8]
  401fa0:	b	40207c <__fxstatat@plt+0x75c>
  401fa4:	mov	w8, #0x0                   	// #0
  401fa8:	sturb	w8, [x29, #-42]
  401fac:	b	40207c <__fxstatat@plt+0x75c>
  401fb0:	mov	w8, #0x1                   	// #1
  401fb4:	sturb	w8, [x29, #-42]
  401fb8:	b	40207c <__fxstatat@plt+0x75c>
  401fbc:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401fc0:	add	x8, x8, #0x278
  401fc4:	ldr	x8, [x8]
  401fc8:	stur	x8, [x29, #-56]
  401fcc:	b	40207c <__fxstatat@plt+0x75c>
  401fd0:	mov	w8, #0x1                   	// #1
  401fd4:	ldr	x9, [sp, #128]
  401fd8:	strb	w8, [x9]
  401fdc:	b	40207c <__fxstatat@plt+0x75c>
  401fe0:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  401fe4:	add	x8, x8, #0x1f8
  401fe8:	mov	w9, #0x1                   	// #1
  401fec:	str	w9, [x8]
  401ff0:	b	40207c <__fxstatat@plt+0x75c>
  401ff4:	mov	w8, #0x1                   	// #1
  401ff8:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  401ffc:	add	x9, x9, #0x2a1
  402000:	strb	w8, [x9]
  402004:	b	40207c <__fxstatat@plt+0x75c>
  402008:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  40200c:	add	x8, x8, #0x1f8
  402010:	str	wzr, [x8]
  402014:	b	40207c <__fxstatat@plt+0x75c>
  402018:	mov	w8, wzr
  40201c:	mov	w0, w8
  402020:	bl	401a3c <__fxstatat@plt+0x11c>
  402024:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402028:	add	x8, x8, #0x288
  40202c:	ldr	x0, [x8]
  402030:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402034:	add	x8, x8, #0x200
  402038:	ldr	x3, [x8]
  40203c:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  402040:	add	x1, x1, #0x2fb
  402044:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  402048:	add	x2, x2, #0x357
  40204c:	adrp	x4, 40e000 <__fxstatat@plt+0xc6e0>
  402050:	add	x4, x4, #0x365
  402054:	adrp	x5, 40e000 <__fxstatat@plt+0xc6e0>
  402058:	add	x5, x5, #0x375
  40205c:	mov	x8, xzr
  402060:	mov	x6, x8
  402064:	bl	40673c <__fxstatat@plt+0x4e1c>
  402068:	mov	w9, wzr
  40206c:	mov	w0, w9
  402070:	bl	4015c0 <exit@plt>
  402074:	mov	w0, #0x1                   	// #1
  402078:	bl	401a3c <__fxstatat@plt+0x11c>
  40207c:	b	401e54 <__fxstatat@plt+0x534>
  402080:	ldur	x8, [x29, #-56]
  402084:	cbz	x8, 4020c0 <__fxstatat@plt+0x7a0>
  402088:	ldur	x8, [x29, #-24]
  40208c:	cbz	x8, 4020bc <__fxstatat@plt+0x79c>
  402090:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402094:	add	x0, x0, #0x382
  402098:	bl	4018f0 <gettext@plt>
  40209c:	mov	w8, wzr
  4020a0:	str	x0, [sp, #88]
  4020a4:	mov	w0, w8
  4020a8:	mov	w1, w8
  4020ac:	ldr	x2, [sp, #88]
  4020b0:	bl	4015d0 <error@plt>
  4020b4:	mov	w0, #0x1                   	// #1
  4020b8:	bl	401a3c <__fxstatat@plt+0x11c>
  4020bc:	b	4020f4 <__fxstatat@plt+0x7d4>
  4020c0:	ldur	x8, [x29, #-24]
  4020c4:	cbnz	x8, 4020f4 <__fxstatat@plt+0x7d4>
  4020c8:	ldur	x8, [x29, #-16]
  4020cc:	ldr	x9, [sp, #120]
  4020d0:	ldrsw	x10, [x9]
  4020d4:	mov	w11, w10
  4020d8:	add	w11, w11, #0x1
  4020dc:	str	w11, [x9]
  4020e0:	mov	x12, #0x8                   	// #8
  4020e4:	mul	x10, x12, x10
  4020e8:	add	x8, x8, x10
  4020ec:	ldr	x8, [x8]
  4020f0:	stur	x8, [x29, #-24]
  4020f4:	ldr	x8, [sp, #120]
  4020f8:	ldr	w9, [x8]
  4020fc:	ldur	w10, [x29, #-8]
  402100:	cmp	w9, w10
  402104:	b.lt	4021cc <__fxstatat@plt+0x8ac>  // b.tstop
  402108:	ldur	x8, [x29, #-24]
  40210c:	cbz	x8, 402144 <__fxstatat@plt+0x824>
  402110:	ldur	x8, [x29, #-24]
  402114:	ldur	x9, [x29, #-16]
  402118:	ldr	x10, [sp, #120]
  40211c:	ldr	w11, [x10]
  402120:	subs	w11, w11, #0x1
  402124:	mov	w0, w11
  402128:	sxtw	x12, w0
  40212c:	mov	x13, #0x8                   	// #8
  402130:	mul	x12, x13, x12
  402134:	add	x9, x9, x12
  402138:	ldr	x9, [x9]
  40213c:	cmp	x8, x9
  402140:	b.eq	40216c <__fxstatat@plt+0x84c>  // b.none
  402144:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402148:	add	x0, x0, #0x3ae
  40214c:	bl	4018f0 <gettext@plt>
  402150:	mov	w8, wzr
  402154:	str	x0, [sp, #80]
  402158:	mov	w0, w8
  40215c:	mov	w1, w8
  402160:	ldr	x2, [sp, #80]
  402164:	bl	4015d0 <error@plt>
  402168:	b	4021c4 <__fxstatat@plt+0x8a4>
  40216c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402170:	add	x0, x0, #0x3be
  402174:	bl	4018f0 <gettext@plt>
  402178:	ldur	x8, [x29, #-16]
  40217c:	ldur	w9, [x29, #-8]
  402180:	subs	w9, w9, #0x1
  402184:	mov	w1, w9
  402188:	sxtw	x10, w1
  40218c:	mov	x11, #0x8                   	// #8
  402190:	mul	x10, x11, x10
  402194:	add	x8, x8, x10
  402198:	ldr	x8, [x8]
  40219c:	str	x0, [sp, #72]
  4021a0:	mov	x0, x8
  4021a4:	bl	405f70 <__fxstatat@plt+0x4650>
  4021a8:	mov	w9, wzr
  4021ac:	str	x0, [sp, #64]
  4021b0:	mov	w0, w9
  4021b4:	mov	w1, w9
  4021b8:	ldr	x2, [sp, #72]
  4021bc:	ldr	x3, [sp, #64]
  4021c0:	bl	4015d0 <error@plt>
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	401a3c <__fxstatat@plt+0x11c>
  4021cc:	ldur	x8, [x29, #-56]
  4021d0:	cbz	x8, 402238 <__fxstatat@plt+0x918>
  4021d4:	ldur	x0, [x29, #-56]
  4021d8:	bl	403ab8 <__fxstatat@plt+0x2198>
  4021dc:	ldr	x8, [sp, #112]
  4021e0:	str	x0, [x8]
  4021e4:	ldr	x9, [x8]
  4021e8:	cbnz	x9, 402234 <__fxstatat@plt+0x914>
  4021ec:	bl	4018c0 <__errno_location@plt>
  4021f0:	ldr	w1, [x0]
  4021f4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4021f8:	add	x0, x0, #0x3d7
  4021fc:	str	w1, [sp, #60]
  402200:	bl	4018f0 <gettext@plt>
  402204:	ldur	x1, [x29, #-56]
  402208:	mov	w8, #0x4                   	// #4
  40220c:	str	x0, [sp, #48]
  402210:	mov	w0, w8
  402214:	bl	405b90 <__fxstatat@plt+0x4270>
  402218:	mov	w8, #0x1                   	// #1
  40221c:	str	x0, [sp, #40]
  402220:	mov	w0, w8
  402224:	ldr	w1, [sp, #60]
  402228:	ldr	x2, [sp, #48]
  40222c:	ldr	x3, [sp, #40]
  402230:	bl	4015d0 <error@plt>
  402234:	b	4022a8 <__fxstatat@plt+0x988>
  402238:	ldur	x0, [x29, #-24]
  40223c:	bl	4033d4 <__fxstatat@plt+0x1ab4>
  402240:	ldr	x8, [sp, #112]
  402244:	str	x0, [x8]
  402248:	ldr	x9, [x8]
  40224c:	cbnz	x9, 402290 <__fxstatat@plt+0x970>
  402250:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402254:	add	x0, x0, #0x3f6
  402258:	bl	4018f0 <gettext@plt>
  40225c:	ldur	x8, [x29, #-24]
  402260:	str	x0, [sp, #32]
  402264:	mov	x0, x8
  402268:	bl	405f70 <__fxstatat@plt+0x4650>
  40226c:	mov	w9, wzr
  402270:	str	x0, [sp, #24]
  402274:	mov	w0, w9
  402278:	mov	w1, w9
  40227c:	ldr	x2, [sp, #32]
  402280:	ldr	x3, [sp, #24]
  402284:	bl	4015d0 <error@plt>
  402288:	mov	w0, #0x1                   	// #1
  40228c:	bl	401a3c <__fxstatat@plt+0x11c>
  402290:	mov	w8, wzr
  402294:	mov	w0, w8
  402298:	bl	401880 <umask@plt>
  40229c:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  4022a0:	add	x9, x9, #0x2b0
  4022a4:	str	w0, [x9]
  4022a8:	ldr	x8, [sp, #128]
  4022ac:	ldrb	w9, [x8]
  4022b0:	tbnz	w9, #0, 4022b8 <__fxstatat@plt+0x998>
  4022b4:	b	402330 <__fxstatat@plt+0xa10>
  4022b8:	ldurb	w8, [x29, #-42]
  4022bc:	tbnz	w8, #0, 4022c4 <__fxstatat@plt+0x9a4>
  4022c0:	b	402330 <__fxstatat@plt+0xa10>
  4022c4:	adrp	x0, 420000 <__fxstatat@plt+0x1e6e0>
  4022c8:	add	x0, x0, #0x2b8
  4022cc:	bl	406088 <__fxstatat@plt+0x4768>
  4022d0:	ldr	x8, [sp, #104]
  4022d4:	str	x0, [x8]
  4022d8:	ldr	x9, [x8]
  4022dc:	cbnz	x9, 40232c <__fxstatat@plt+0xa0c>
  4022e0:	bl	4018c0 <__errno_location@plt>
  4022e4:	ldr	w1, [x0]
  4022e8:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4022ec:	add	x0, x0, #0x3d7
  4022f0:	str	w1, [sp, #20]
  4022f4:	bl	4018f0 <gettext@plt>
  4022f8:	mov	w8, #0x4                   	// #4
  4022fc:	str	x0, [sp, #8]
  402300:	mov	w0, w8
  402304:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  402308:	add	x1, x1, #0xa66
  40230c:	bl	405b90 <__fxstatat@plt+0x4270>
  402310:	mov	w8, #0x1                   	// #1
  402314:	str	x0, [sp]
  402318:	mov	w0, w8
  40231c:	ldr	w1, [sp, #20]
  402320:	ldr	x2, [sp, #8]
  402324:	ldr	x3, [sp]
  402328:	bl	4015d0 <error@plt>
  40232c:	b	40233c <__fxstatat@plt+0xa1c>
  402330:	mov	x8, xzr
  402334:	ldr	x9, [sp, #104]
  402338:	str	x8, [x9]
  40233c:	ldur	x8, [x29, #-16]
  402340:	ldr	x9, [sp, #120]
  402344:	ldrsw	x10, [x9]
  402348:	mov	x11, #0x8                   	// #8
  40234c:	mul	x10, x11, x10
  402350:	add	x0, x8, x10
  402354:	mov	w1, #0x411                 	// #1041
  402358:	bl	402388 <__fxstatat@plt+0xa68>
  40235c:	and	w12, w0, #0x1
  402360:	sturb	w12, [x29, #-41]
  402364:	ldurb	w12, [x29, #-41]
  402368:	mov	w13, #0x1                   	// #1
  40236c:	mov	w14, wzr
  402370:	tst	w12, #0x1
  402374:	csel	w0, w14, w13, ne  // ne = any
  402378:	ldr	x28, [sp, #304]
  40237c:	ldp	x29, x30, [sp, #288]
  402380:	add	sp, sp, #0x140
  402384:	ret
  402388:	sub	sp, sp, #0x50
  40238c:	stp	x29, x30, [sp, #64]
  402390:	add	x29, sp, #0x40
  402394:	mov	w8, #0x1                   	// #1
  402398:	mov	x9, xzr
  40239c:	stur	x0, [x29, #-8]
  4023a0:	stur	w1, [x29, #-12]
  4023a4:	sturb	w8, [x29, #-13]
  4023a8:	ldur	x0, [x29, #-8]
  4023ac:	ldur	w1, [x29, #-12]
  4023b0:	mov	x2, x9
  4023b4:	bl	406c90 <__fxstatat@plt+0x5370>
  4023b8:	stur	x0, [x29, #-24]
  4023bc:	ldur	x0, [x29, #-24]
  4023c0:	bl	407dac <__fxstatat@plt+0x648c>
  4023c4:	str	x0, [sp, #32]
  4023c8:	ldr	x8, [sp, #32]
  4023cc:	cbnz	x8, 402428 <__fxstatat@plt+0xb08>
  4023d0:	bl	4018c0 <__errno_location@plt>
  4023d4:	ldr	w8, [x0]
  4023d8:	cbz	w8, 402424 <__fxstatat@plt+0xb04>
  4023dc:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4023e0:	add	x8, x8, #0x2a1
  4023e4:	ldrb	w9, [x8]
  4023e8:	tbnz	w9, #0, 40241c <__fxstatat@plt+0xafc>
  4023ec:	bl	4018c0 <__errno_location@plt>
  4023f0:	ldr	w1, [x0]
  4023f4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4023f8:	add	x0, x0, #0x58d
  4023fc:	str	w1, [sp, #28]
  402400:	bl	4018f0 <gettext@plt>
  402404:	mov	w8, wzr
  402408:	str	x0, [sp, #16]
  40240c:	mov	w0, w8
  402410:	ldr	w1, [sp, #28]
  402414:	ldr	x2, [sp, #16]
  402418:	bl	4015d0 <error@plt>
  40241c:	mov	w8, #0x0                   	// #0
  402420:	sturb	w8, [x29, #-13]
  402424:	b	402458 <__fxstatat@plt+0xb38>
  402428:	ldur	x0, [x29, #-24]
  40242c:	ldr	x1, [sp, #32]
  402430:	bl	4024b0 <__fxstatat@plt+0xb90>
  402434:	mov	w8, #0x1                   	// #1
  402438:	and	w9, w0, #0x1
  40243c:	ldurb	w10, [x29, #-13]
  402440:	and	w10, w10, #0x1
  402444:	tst	w10, w9
  402448:	cset	w9, ne  // ne = any
  40244c:	and	w8, w9, w8
  402450:	sturb	w8, [x29, #-13]
  402454:	b	4023bc <__fxstatat@plt+0xa9c>
  402458:	ldur	x0, [x29, #-24]
  40245c:	bl	407b34 <__fxstatat@plt+0x6214>
  402460:	cbz	w0, 40249c <__fxstatat@plt+0xb7c>
  402464:	bl	4018c0 <__errno_location@plt>
  402468:	ldr	w1, [x0]
  40246c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402470:	add	x0, x0, #0x59d
  402474:	str	w1, [sp, #12]
  402478:	bl	4018f0 <gettext@plt>
  40247c:	mov	w8, wzr
  402480:	str	x0, [sp]
  402484:	mov	w0, w8
  402488:	ldr	w1, [sp, #12]
  40248c:	ldr	x2, [sp]
  402490:	bl	4015d0 <error@plt>
  402494:	mov	w8, #0x0                   	// #0
  402498:	sturb	w8, [x29, #-13]
  40249c:	ldurb	w8, [x29, #-13]
  4024a0:	and	w0, w8, #0x1
  4024a4:	ldp	x29, x30, [sp, #64]
  4024a8:	add	sp, sp, #0x50
  4024ac:	ret
  4024b0:	sub	sp, sp, #0x1a0
  4024b4:	stp	x29, x30, [sp, #384]
  4024b8:	str	x28, [sp, #400]
  4024bc:	add	x29, sp, #0x180
  4024c0:	mov	w8, #0x1                   	// #1
  4024c4:	mov	w9, #0x0                   	// #0
  4024c8:	adrp	x10, 420000 <__fxstatat@plt+0x1e6e0>
  4024cc:	add	x10, x10, #0x2a1
  4024d0:	adrp	x11, 420000 <__fxstatat@plt+0x1e6e0>
  4024d4:	add	x11, x11, #0x2c8
  4024d8:	stur	x0, [x29, #-16]
  4024dc:	stur	x1, [x29, #-24]
  4024e0:	ldur	x12, [x29, #-24]
  4024e4:	ldr	x12, [x12, #56]
  4024e8:	stur	x12, [x29, #-32]
  4024ec:	ldur	x12, [x29, #-24]
  4024f0:	ldr	x12, [x12, #48]
  4024f4:	stur	x12, [x29, #-40]
  4024f8:	ldur	x12, [x29, #-24]
  4024fc:	add	x12, x12, #0x78
  402500:	stur	x12, [x29, #-48]
  402504:	sturb	w8, [x29, #-57]
  402508:	sturb	w9, [x29, #-58]
  40250c:	ldur	x12, [x29, #-24]
  402510:	ldrh	w8, [x12, #108]
  402514:	subs	w8, w8, #0x2
  402518:	mov	w12, w8
  40251c:	ubfx	x12, x12, #0, #32
  402520:	cmp	x12, #0xb
  402524:	stur	x10, [x29, #-120]
  402528:	stur	x11, [x29, #-128]
  40252c:	stur	x12, [x29, #-136]
  402530:	b.hi	402780 <__fxstatat@plt+0xe60>  // b.pmore
  402534:	adrp	x8, 40d000 <__fxstatat@plt+0xb6e0>
  402538:	add	x8, x8, #0xd68
  40253c:	ldur	x11, [x29, #-136]
  402540:	ldrsw	x10, [x8, x11, lsl #2]
  402544:	add	x9, x8, x10
  402548:	br	x9
  40254c:	mov	w8, #0x1                   	// #1
  402550:	and	w8, w8, #0x1
  402554:	sturb	w8, [x29, #-1]
  402558:	b	402be4 <__fxstatat@plt+0x12c4>
  40255c:	ldur	x8, [x29, #-24]
  402560:	ldr	x8, [x8, #88]
  402564:	cbnz	x8, 4025a0 <__fxstatat@plt+0xc80>
  402568:	ldur	x8, [x29, #-24]
  40256c:	ldr	x8, [x8, #32]
  402570:	cbnz	x8, 4025a0 <__fxstatat@plt+0xc80>
  402574:	ldur	x8, [x29, #-24]
  402578:	mov	x9, #0x1                   	// #1
  40257c:	str	x9, [x8, #32]
  402580:	ldur	x0, [x29, #-16]
  402584:	ldur	x1, [x29, #-24]
  402588:	mov	w2, #0x1                   	// #1
  40258c:	bl	409c50 <__fxstatat@plt+0x8330>
  402590:	mov	w10, #0x1                   	// #1
  402594:	and	w10, w10, #0x1
  402598:	sturb	w10, [x29, #-1]
  40259c:	b	402be4 <__fxstatat@plt+0x12c4>
  4025a0:	ldur	x8, [x29, #-120]
  4025a4:	ldrb	w9, [x8]
  4025a8:	tbnz	w9, #0, 4025f4 <__fxstatat@plt+0xcd4>
  4025ac:	ldur	x8, [x29, #-24]
  4025b0:	ldr	w1, [x8, #64]
  4025b4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4025b8:	add	x0, x0, #0x5ae
  4025bc:	stur	w1, [x29, #-140]
  4025c0:	bl	4018f0 <gettext@plt>
  4025c4:	ldur	x1, [x29, #-32]
  4025c8:	mov	w9, #0x4                   	// #4
  4025cc:	stur	x0, [x29, #-152]
  4025d0:	mov	w0, w9
  4025d4:	bl	405b90 <__fxstatat@plt+0x4270>
  4025d8:	mov	w9, wzr
  4025dc:	stur	x0, [x29, #-160]
  4025e0:	mov	w0, w9
  4025e4:	ldur	w1, [x29, #-140]
  4025e8:	ldur	x2, [x29, #-152]
  4025ec:	ldur	x3, [x29, #-160]
  4025f0:	bl	4015d0 <error@plt>
  4025f4:	mov	w8, #0x0                   	// #0
  4025f8:	sturb	w8, [x29, #-57]
  4025fc:	b	402780 <__fxstatat@plt+0xe60>
  402600:	ldur	x8, [x29, #-120]
  402604:	ldrb	w9, [x8]
  402608:	tbnz	w9, #0, 402654 <__fxstatat@plt+0xd34>
  40260c:	ldur	x8, [x29, #-24]
  402610:	ldr	w1, [x8, #64]
  402614:	ldur	x2, [x29, #-32]
  402618:	mov	w9, wzr
  40261c:	mov	w0, w9
  402620:	mov	w10, #0x3                   	// #3
  402624:	stur	w1, [x29, #-164]
  402628:	mov	w1, w10
  40262c:	stur	w9, [x29, #-168]
  402630:	bl	405d0c <__fxstatat@plt+0x43ec>
  402634:	ldur	w9, [x29, #-168]
  402638:	stur	x0, [x29, #-176]
  40263c:	mov	w0, w9
  402640:	ldur	w1, [x29, #-164]
  402644:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  402648:	add	x2, x2, #0x404
  40264c:	ldur	x3, [x29, #-176]
  402650:	bl	4015d0 <error@plt>
  402654:	mov	w8, #0x0                   	// #0
  402658:	sturb	w8, [x29, #-57]
  40265c:	b	402780 <__fxstatat@plt+0xe60>
  402660:	ldur	x8, [x29, #-120]
  402664:	ldrb	w9, [x8]
  402668:	tbnz	w9, #0, 4026b4 <__fxstatat@plt+0xd94>
  40266c:	ldur	x8, [x29, #-24]
  402670:	ldr	w1, [x8, #64]
  402674:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402678:	add	x0, x0, #0x5bf
  40267c:	stur	w1, [x29, #-180]
  402680:	bl	4018f0 <gettext@plt>
  402684:	ldur	x1, [x29, #-32]
  402688:	mov	w9, #0x4                   	// #4
  40268c:	str	x0, [sp, #192]
  402690:	mov	w0, w9
  402694:	bl	405b90 <__fxstatat@plt+0x4270>
  402698:	mov	w9, wzr
  40269c:	str	x0, [sp, #184]
  4026a0:	mov	w0, w9
  4026a4:	ldur	w1, [x29, #-180]
  4026a8:	ldr	x2, [sp, #192]
  4026ac:	ldr	x3, [sp, #184]
  4026b0:	bl	4015d0 <error@plt>
  4026b4:	mov	w8, #0x0                   	// #0
  4026b8:	sturb	w8, [x29, #-57]
  4026bc:	b	402780 <__fxstatat@plt+0xe60>
  4026c0:	ldur	x8, [x29, #-120]
  4026c4:	ldrb	w9, [x8]
  4026c8:	tbnz	w9, #0, 402708 <__fxstatat@plt+0xde8>
  4026cc:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4026d0:	add	x0, x0, #0x5d8
  4026d4:	bl	4018f0 <gettext@plt>
  4026d8:	ldur	x1, [x29, #-32]
  4026dc:	mov	w8, #0x4                   	// #4
  4026e0:	str	x0, [sp, #176]
  4026e4:	mov	w0, w8
  4026e8:	bl	405b90 <__fxstatat@plt+0x4270>
  4026ec:	mov	w8, wzr
  4026f0:	str	x0, [sp, #168]
  4026f4:	mov	w0, w8
  4026f8:	mov	w1, w8
  4026fc:	ldr	x2, [sp, #176]
  402700:	ldr	x3, [sp, #168]
  402704:	bl	4015d0 <error@plt>
  402708:	mov	w8, #0x0                   	// #0
  40270c:	sturb	w8, [x29, #-57]
  402710:	b	402780 <__fxstatat@plt+0xe60>
  402714:	ldur	x0, [x29, #-16]
  402718:	ldur	x1, [x29, #-24]
  40271c:	bl	406d10 <__fxstatat@plt+0x53f0>
  402720:	tbnz	w0, #0, 402728 <__fxstatat@plt+0xe08>
  402724:	b	40277c <__fxstatat@plt+0xe5c>
  402728:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  40272c:	add	x0, x0, #0x5fe
  402730:	bl	4018f0 <gettext@plt>
  402734:	ldur	x2, [x29, #-32]
  402738:	mov	w8, wzr
  40273c:	str	x0, [sp, #160]
  402740:	mov	w0, w8
  402744:	mov	w1, #0x3                   	// #3
  402748:	str	w8, [sp, #156]
  40274c:	bl	405d0c <__fxstatat@plt+0x43ec>
  402750:	ldr	w8, [sp, #156]
  402754:	str	x0, [sp, #144]
  402758:	mov	w0, w8
  40275c:	mov	w1, w8
  402760:	ldr	x2, [sp, #160]
  402764:	ldr	x3, [sp, #144]
  402768:	bl	4015d0 <error@plt>
  40276c:	mov	w8, wzr
  402770:	and	w8, w8, #0x1
  402774:	sturb	w8, [x29, #-1]
  402778:	b	402be4 <__fxstatat@plt+0x12c4>
  40277c:	b	402780 <__fxstatat@plt+0xe60>
  402780:	ldurb	w8, [x29, #-57]
  402784:	tbnz	w8, #0, 40278c <__fxstatat@plt+0xe6c>
  402788:	b	4028e4 <__fxstatat@plt+0xfc4>
  40278c:	ldur	x8, [x29, #-128]
  402790:	ldr	x9, [x8]
  402794:	cbz	x9, 4028e4 <__fxstatat@plt+0xfc4>
  402798:	ldur	x8, [x29, #-48]
  40279c:	ldr	x8, [x8, #8]
  4027a0:	ldur	x9, [x29, #-128]
  4027a4:	ldr	x10, [x9]
  4027a8:	ldr	x10, [x10]
  4027ac:	cmp	x8, x10
  4027b0:	b.ne	4028e4 <__fxstatat@plt+0xfc4>  // b.any
  4027b4:	ldur	x8, [x29, #-48]
  4027b8:	ldr	x8, [x8]
  4027bc:	ldur	x9, [x29, #-128]
  4027c0:	ldr	x10, [x9]
  4027c4:	ldr	x10, [x10, #8]
  4027c8:	cmp	x8, x10
  4027cc:	b.ne	4028e4 <__fxstatat@plt+0xfc4>  // b.any
  4027d0:	ldur	x0, [x29, #-32]
  4027d4:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  4027d8:	add	x1, x1, #0xa66
  4027dc:	bl	4017b0 <strcmp@plt>
  4027e0:	cbnz	w0, 402824 <__fxstatat@plt+0xf04>
  4027e4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  4027e8:	add	x0, x0, #0x6b8
  4027ec:	bl	4018f0 <gettext@plt>
  4027f0:	ldur	x1, [x29, #-32]
  4027f4:	mov	w8, #0x4                   	// #4
  4027f8:	str	x0, [sp, #136]
  4027fc:	mov	w0, w8
  402800:	bl	405b90 <__fxstatat@plt+0x4270>
  402804:	mov	w8, wzr
  402808:	str	x0, [sp, #128]
  40280c:	mov	w0, w8
  402810:	mov	w1, w8
  402814:	ldr	x2, [sp, #136]
  402818:	ldr	x3, [sp, #128]
  40281c:	bl	4015d0 <error@plt>
  402820:	b	402890 <__fxstatat@plt+0xf70>
  402824:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402828:	add	x0, x0, #0x6e5
  40282c:	bl	4018f0 <gettext@plt>
  402830:	ldur	x2, [x29, #-32]
  402834:	mov	w8, wzr
  402838:	str	x0, [sp, #120]
  40283c:	mov	w0, w8
  402840:	mov	w9, #0x4                   	// #4
  402844:	mov	w1, w9
  402848:	str	w8, [sp, #116]
  40284c:	str	w9, [sp, #112]
  402850:	bl	405aa0 <__fxstatat@plt+0x4180>
  402854:	mov	w8, #0x1                   	// #1
  402858:	str	x0, [sp, #104]
  40285c:	mov	w0, w8
  402860:	ldr	w1, [sp, #112]
  402864:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  402868:	add	x2, x2, #0xa66
  40286c:	bl	405aa0 <__fxstatat@plt+0x4180>
  402870:	ldr	w8, [sp, #116]
  402874:	str	x0, [sp, #96]
  402878:	mov	w0, w8
  40287c:	mov	w1, w8
  402880:	ldr	x2, [sp, #120]
  402884:	ldr	x3, [sp, #104]
  402888:	ldr	x4, [sp, #96]
  40288c:	bl	4015d0 <error@plt>
  402890:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402894:	add	x0, x0, #0x71f
  402898:	bl	4018f0 <gettext@plt>
  40289c:	mov	w8, wzr
  4028a0:	str	x0, [sp, #88]
  4028a4:	mov	w0, w8
  4028a8:	mov	w1, w8
  4028ac:	ldr	x2, [sp, #88]
  4028b0:	bl	4015d0 <error@plt>
  4028b4:	ldur	x0, [x29, #-16]
  4028b8:	ldur	x1, [x29, #-24]
  4028bc:	mov	w2, #0x4                   	// #4
  4028c0:	bl	409c50 <__fxstatat@plt+0x8330>
  4028c4:	ldur	x8, [x29, #-16]
  4028c8:	mov	x0, x8
  4028cc:	bl	407dac <__fxstatat@plt+0x648c>
  4028d0:	stur	x0, [x29, #-72]
  4028d4:	mov	w9, wzr
  4028d8:	and	w9, w9, #0x1
  4028dc:	sturb	w9, [x29, #-1]
  4028e0:	b	402be4 <__fxstatat@plt+0x12c4>
  4028e4:	ldurb	w8, [x29, #-57]
  4028e8:	tbnz	w8, #0, 4028f0 <__fxstatat@plt+0xfd0>
  4028ec:	b	4029d4 <__fxstatat@plt+0x10b4>
  4028f0:	ldur	x8, [x29, #-48]
  4028f4:	ldr	w9, [x8, #16]
  4028f8:	stur	w9, [x29, #-52]
  4028fc:	ldur	w0, [x29, #-52]
  402900:	ldur	w9, [x29, #-52]
  402904:	and	w9, w9, #0xf000
  402908:	cmp	w9, #0x4, lsl #12
  40290c:	cset	w9, eq  // eq = none
  402910:	tst	w9, #0x1
  402914:	cset	w9, ne  // ne = any
  402918:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  40291c:	add	x8, x8, #0x2b0
  402920:	ldr	w2, [x8]
  402924:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402928:	add	x8, x8, #0x2a8
  40292c:	ldr	x3, [x8]
  402930:	and	w1, w9, #0x1
  402934:	mov	x8, xzr
  402938:	mov	x4, x8
  40293c:	bl	403b04 <__fxstatat@plt+0x21e4>
  402940:	stur	w0, [x29, #-56]
  402944:	ldur	w9, [x29, #-52]
  402948:	and	w9, w9, #0xf000
  40294c:	cmp	w9, #0xa, lsl #12
  402950:	b.eq	4029d4 <__fxstatat@plt+0x10b4>  // b.none
  402954:	ldur	x8, [x29, #-16]
  402958:	ldr	w0, [x8, #44]
  40295c:	ldur	x1, [x29, #-40]
  402960:	ldur	w2, [x29, #-56]
  402964:	bl	402ff8 <__fxstatat@plt+0x16d8>
  402968:	cbnz	w0, 402978 <__fxstatat@plt+0x1058>
  40296c:	mov	w8, #0x1                   	// #1
  402970:	sturb	w8, [x29, #-58]
  402974:	b	4029d4 <__fxstatat@plt+0x10b4>
  402978:	ldur	x8, [x29, #-120]
  40297c:	ldrb	w9, [x8]
  402980:	tbnz	w9, #0, 4029cc <__fxstatat@plt+0x10ac>
  402984:	bl	4018c0 <__errno_location@plt>
  402988:	ldr	w1, [x0]
  40298c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402990:	add	x0, x0, #0x750
  402994:	str	w1, [sp, #84]
  402998:	bl	4018f0 <gettext@plt>
  40299c:	ldur	x1, [x29, #-32]
  4029a0:	mov	w8, #0x4                   	// #4
  4029a4:	str	x0, [sp, #72]
  4029a8:	mov	w0, w8
  4029ac:	bl	405b90 <__fxstatat@plt+0x4270>
  4029b0:	mov	w8, wzr
  4029b4:	str	x0, [sp, #64]
  4029b8:	mov	w0, w8
  4029bc:	ldr	w1, [sp, #84]
  4029c0:	ldr	x2, [sp, #72]
  4029c4:	ldr	x3, [sp, #64]
  4029c8:	bl	4015d0 <error@plt>
  4029cc:	mov	w8, #0x0                   	// #0
  4029d0:	sturb	w8, [x29, #-57]
  4029d4:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4029d8:	add	x8, x8, #0x1f8
  4029dc:	ldr	w9, [x8]
  4029e0:	cmp	w9, #0x2
  4029e4:	b.eq	402aa8 <__fxstatat@plt+0x1188>  // b.none
  4029e8:	ldurb	w8, [x29, #-58]
  4029ec:	mov	w9, #0x0                   	// #0
  4029f0:	str	w9, [sp, #60]
  4029f4:	tbnz	w8, #0, 4029fc <__fxstatat@plt+0x10dc>
  4029f8:	b	402a1c <__fxstatat@plt+0x10fc>
  4029fc:	ldur	x8, [x29, #-16]
  402a00:	ldr	w0, [x8, #44]
  402a04:	ldur	x1, [x29, #-40]
  402a08:	ldur	x2, [x29, #-32]
  402a0c:	ldur	w3, [x29, #-52]
  402a10:	ldur	w4, [x29, #-56]
  402a14:	bl	402bfc <__fxstatat@plt+0x12dc>
  402a18:	str	w0, [sp, #60]
  402a1c:	ldr	w8, [sp, #60]
  402a20:	and	w8, w8, #0x1
  402a24:	sturb	w8, [x29, #-73]
  402a28:	ldurb	w8, [x29, #-73]
  402a2c:	tbnz	w8, #0, 402a40 <__fxstatat@plt+0x1120>
  402a30:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402a34:	add	x8, x8, #0x1f8
  402a38:	ldr	w9, [x8]
  402a3c:	cbnz	w9, 402aa8 <__fxstatat@plt+0x1188>
  402a40:	ldurb	w8, [x29, #-57]
  402a44:	tbnz	w8, #0, 402a54 <__fxstatat@plt+0x1134>
  402a48:	mov	w8, #0x2                   	// #2
  402a4c:	str	w8, [sp, #56]
  402a50:	b	402a8c <__fxstatat@plt+0x116c>
  402a54:	ldurb	w8, [x29, #-58]
  402a58:	tbnz	w8, #0, 402a68 <__fxstatat@plt+0x1148>
  402a5c:	mov	w8, wzr
  402a60:	str	w8, [sp, #52]
  402a64:	b	402a84 <__fxstatat@plt+0x1164>
  402a68:	ldurb	w8, [x29, #-73]
  402a6c:	eor	w8, w8, #0x1
  402a70:	mov	w9, #0x1                   	// #1
  402a74:	mov	w10, #0x3                   	// #3
  402a78:	tst	w8, #0x1
  402a7c:	csel	w8, w10, w9, ne  // ne = any
  402a80:	str	w8, [sp, #52]
  402a84:	ldr	w8, [sp, #52]
  402a88:	str	w8, [sp, #56]
  402a8c:	ldr	w8, [sp, #56]
  402a90:	stur	w8, [x29, #-80]
  402a94:	ldur	x0, [x29, #-32]
  402a98:	ldur	w1, [x29, #-52]
  402a9c:	ldur	w2, [x29, #-56]
  402aa0:	ldur	w3, [x29, #-80]
  402aa4:	bl	402ce4 <__fxstatat@plt+0x13c4>
  402aa8:	ldurb	w8, [x29, #-58]
  402aac:	tbnz	w8, #0, 402ab4 <__fxstatat@plt+0x1194>
  402ab0:	b	402bb8 <__fxstatat@plt+0x1298>
  402ab4:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402ab8:	add	x8, x8, #0x2a0
  402abc:	ldrb	w9, [x8]
  402ac0:	tbnz	w9, #0, 402ac8 <__fxstatat@plt+0x11a8>
  402ac4:	b	402bb8 <__fxstatat@plt+0x1298>
  402ac8:	ldur	w0, [x29, #-52]
  402acc:	ldur	w8, [x29, #-52]
  402ad0:	and	w8, w8, #0xf000
  402ad4:	cmp	w8, #0x4, lsl #12
  402ad8:	cset	w8, eq  // eq = none
  402adc:	mov	w9, wzr
  402ae0:	tst	w8, #0x1
  402ae4:	cset	w8, ne  // ne = any
  402ae8:	adrp	x10, 420000 <__fxstatat@plt+0x1e6e0>
  402aec:	add	x10, x10, #0x2a8
  402af0:	ldr	x3, [x10]
  402af4:	and	w1, w8, #0x1
  402af8:	mov	w2, w9
  402afc:	mov	x10, xzr
  402b00:	mov	x4, x10
  402b04:	bl	403b04 <__fxstatat@plt+0x21e4>
  402b08:	stur	w0, [x29, #-84]
  402b0c:	ldur	w8, [x29, #-56]
  402b10:	ldur	w9, [x29, #-84]
  402b14:	bic	w8, w8, w9
  402b18:	cbz	w8, 402bb8 <__fxstatat@plt+0x1298>
  402b1c:	ldur	w0, [x29, #-56]
  402b20:	sub	x8, x29, #0x60
  402b24:	mov	x1, x8
  402b28:	str	x8, [sp, #40]
  402b2c:	bl	40306c <__fxstatat@plt+0x174c>
  402b30:	ldur	w0, [x29, #-84]
  402b34:	sub	x8, x29, #0x6c
  402b38:	mov	x1, x8
  402b3c:	str	x8, [sp, #32]
  402b40:	bl	40306c <__fxstatat@plt+0x174c>
  402b44:	mov	w9, #0x0                   	// #0
  402b48:	ldr	x8, [sp, #32]
  402b4c:	strb	w9, [x8, #10]
  402b50:	ldr	x10, [sp, #40]
  402b54:	strb	w9, [x10, #10]
  402b58:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402b5c:	add	x0, x0, #0x76b
  402b60:	str	w9, [sp, #28]
  402b64:	bl	4018f0 <gettext@plt>
  402b68:	ldur	x2, [x29, #-32]
  402b6c:	mov	w9, wzr
  402b70:	str	x0, [sp, #16]
  402b74:	mov	w0, w9
  402b78:	mov	w1, #0x3                   	// #3
  402b7c:	str	w9, [sp, #12]
  402b80:	bl	405d0c <__fxstatat@plt+0x43ec>
  402b84:	ldr	x8, [sp, #40]
  402b88:	add	x4, x8, #0x1
  402b8c:	ldr	x10, [sp, #32]
  402b90:	add	x5, x10, #0x1
  402b94:	ldr	w9, [sp, #12]
  402b98:	str	x0, [sp]
  402b9c:	mov	w0, w9
  402ba0:	mov	w1, w9
  402ba4:	ldr	x2, [sp, #16]
  402ba8:	ldr	x3, [sp]
  402bac:	bl	4015d0 <error@plt>
  402bb0:	ldr	w9, [sp, #28]
  402bb4:	sturb	w9, [x29, #-57]
  402bb8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402bbc:	add	x8, x8, #0x2a2
  402bc0:	ldrb	w9, [x8]
  402bc4:	tbnz	w9, #0, 402bd8 <__fxstatat@plt+0x12b8>
  402bc8:	ldur	x0, [x29, #-16]
  402bcc:	ldur	x1, [x29, #-24]
  402bd0:	mov	w2, #0x4                   	// #4
  402bd4:	bl	409c50 <__fxstatat@plt+0x8330>
  402bd8:	ldurb	w8, [x29, #-57]
  402bdc:	and	w8, w8, #0x1
  402be0:	sturb	w8, [x29, #-1]
  402be4:	ldurb	w8, [x29, #-1]
  402be8:	and	w0, w8, #0x1
  402bec:	ldr	x28, [sp, #400]
  402bf0:	ldp	x29, x30, [sp, #384]
  402bf4:	add	sp, sp, #0x1a0
  402bf8:	ret
  402bfc:	sub	sp, sp, #0xd0
  402c00:	stp	x29, x30, [sp, #192]
  402c04:	add	x29, sp, #0xc0
  402c08:	stur	w0, [x29, #-8]
  402c0c:	stur	x1, [x29, #-16]
  402c10:	stur	x2, [x29, #-24]
  402c14:	stur	w3, [x29, #-28]
  402c18:	stur	w4, [x29, #-32]
  402c1c:	ldur	w8, [x29, #-32]
  402c20:	and	w8, w8, #0xe00
  402c24:	cbz	w8, 402cb4 <__fxstatat@plt+0x1394>
  402c28:	ldur	w0, [x29, #-8]
  402c2c:	ldur	x1, [x29, #-16]
  402c30:	add	x2, sp, #0x20
  402c34:	mov	w8, wzr
  402c38:	mov	w3, w8
  402c3c:	bl	40d908 <__fxstatat@plt+0xbfe8>
  402c40:	cbz	w0, 402cac <__fxstatat@plt+0x138c>
  402c44:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402c48:	add	x8, x8, #0x2a1
  402c4c:	ldrb	w9, [x8]
  402c50:	tbnz	w9, #0, 402c9c <__fxstatat@plt+0x137c>
  402c54:	bl	4018c0 <__errno_location@plt>
  402c58:	ldr	w1, [x0]
  402c5c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402c60:	add	x0, x0, #0x78e
  402c64:	str	w1, [sp, #28]
  402c68:	bl	4018f0 <gettext@plt>
  402c6c:	ldur	x1, [x29, #-24]
  402c70:	mov	w8, #0x4                   	// #4
  402c74:	str	x0, [sp, #16]
  402c78:	mov	w0, w8
  402c7c:	bl	405b90 <__fxstatat@plt+0x4270>
  402c80:	mov	w8, wzr
  402c84:	str	x0, [sp, #8]
  402c88:	mov	w0, w8
  402c8c:	ldr	w1, [sp, #28]
  402c90:	ldr	x2, [sp, #16]
  402c94:	ldr	x3, [sp, #8]
  402c98:	bl	4015d0 <error@plt>
  402c9c:	mov	w8, wzr
  402ca0:	and	w8, w8, #0x1
  402ca4:	sturb	w8, [x29, #-1]
  402ca8:	b	402cd0 <__fxstatat@plt+0x13b0>
  402cac:	ldr	w8, [sp, #48]
  402cb0:	stur	w8, [x29, #-32]
  402cb4:	ldur	w8, [x29, #-28]
  402cb8:	ldur	w9, [x29, #-32]
  402cbc:	eor	w8, w8, w9
  402cc0:	tst	w8, #0xfff
  402cc4:	cset	w8, ne  // ne = any
  402cc8:	and	w8, w8, #0x1
  402ccc:	sturb	w8, [x29, #-1]
  402cd0:	ldurb	w8, [x29, #-1]
  402cd4:	and	w0, w8, #0x1
  402cd8:	ldp	x29, x30, [sp, #192]
  402cdc:	add	sp, sp, #0xd0
  402ce0:	ret
  402ce4:	sub	sp, sp, #0xa0
  402ce8:	stp	x29, x30, [sp, #144]
  402cec:	add	x29, sp, #0x90
  402cf0:	stur	x0, [x29, #-8]
  402cf4:	stur	w1, [x29, #-12]
  402cf8:	stur	w2, [x29, #-16]
  402cfc:	stur	w3, [x29, #-20]
  402d00:	ldur	w8, [x29, #-20]
  402d04:	cbnz	w8, 402d40 <__fxstatat@plt+0x1420>
  402d08:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402d0c:	add	x0, x0, #0x7ab
  402d10:	bl	4018f0 <gettext@plt>
  402d14:	ldur	x1, [x29, #-8]
  402d18:	mov	w8, #0x4                   	// #4
  402d1c:	stur	x0, [x29, #-64]
  402d20:	mov	w0, w8
  402d24:	bl	405b90 <__fxstatat@plt+0x4270>
  402d28:	ldur	x1, [x29, #-64]
  402d2c:	str	x0, [sp, #72]
  402d30:	mov	x0, x1
  402d34:	ldr	x1, [sp, #72]
  402d38:	bl	4018a0 <printf@plt>
  402d3c:	b	402e98 <__fxstatat@plt+0x1578>
  402d40:	ldur	w0, [x29, #-16]
  402d44:	sub	x8, x29, #0x20
  402d48:	mov	x1, x8
  402d4c:	str	x8, [sp, #64]
  402d50:	bl	40306c <__fxstatat@plt+0x174c>
  402d54:	mov	w9, #0x0                   	// #0
  402d58:	ldr	x8, [sp, #64]
  402d5c:	strb	w9, [x8, #10]
  402d60:	ldur	w0, [x29, #-12]
  402d64:	sub	x10, x29, #0x2c
  402d68:	mov	x1, x10
  402d6c:	str	w9, [sp, #60]
  402d70:	str	x10, [sp, #48]
  402d74:	bl	40306c <__fxstatat@plt+0x174c>
  402d78:	ldr	w9, [sp, #60]
  402d7c:	ldr	x8, [sp, #48]
  402d80:	strb	w9, [x8, #10]
  402d84:	ldur	w11, [x29, #-20]
  402d88:	cmp	w11, #0x1
  402d8c:	str	w11, [sp, #44]
  402d90:	b.eq	402db8 <__fxstatat@plt+0x1498>  // b.none
  402d94:	b	402d98 <__fxstatat@plt+0x1478>
  402d98:	ldr	w8, [sp, #44]
  402d9c:	cmp	w8, #0x2
  402da0:	b.eq	402dcc <__fxstatat@plt+0x14ac>  // b.none
  402da4:	b	402da8 <__fxstatat@plt+0x1488>
  402da8:	ldr	w8, [sp, #44]
  402dac:	cmp	w8, #0x3
  402db0:	b.eq	402de0 <__fxstatat@plt+0x14c0>  // b.none
  402db4:	b	402e38 <__fxstatat@plt+0x1518>
  402db8:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402dbc:	add	x0, x0, #0x7e3
  402dc0:	bl	4018f0 <gettext@plt>
  402dc4:	stur	x0, [x29, #-56]
  402dc8:	b	402e3c <__fxstatat@plt+0x151c>
  402dcc:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402dd0:	add	x0, x0, #0x815
  402dd4:	bl	4018f0 <gettext@plt>
  402dd8:	stur	x0, [x29, #-56]
  402ddc:	b	402e3c <__fxstatat@plt+0x151c>
  402de0:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402de4:	add	x0, x0, #0x850
  402de8:	bl	4018f0 <gettext@plt>
  402dec:	stur	x0, [x29, #-56]
  402df0:	ldur	x0, [x29, #-56]
  402df4:	ldur	x1, [x29, #-8]
  402df8:	mov	w8, #0x4                   	// #4
  402dfc:	str	x0, [sp, #32]
  402e00:	mov	w0, w8
  402e04:	bl	405b90 <__fxstatat@plt+0x4270>
  402e08:	ldur	w8, [x29, #-16]
  402e0c:	and	w8, w8, #0xfff
  402e10:	mov	w9, w8
  402e14:	ubfx	x2, x9, #0, #32
  402e18:	sub	x9, x29, #0x20
  402e1c:	add	x3, x9, #0x1
  402e20:	ldr	x9, [sp, #32]
  402e24:	str	x0, [sp, #24]
  402e28:	mov	x0, x9
  402e2c:	ldr	x1, [sp, #24]
  402e30:	bl	4018a0 <printf@plt>
  402e34:	b	402e98 <__fxstatat@plt+0x1578>
  402e38:	bl	401760 <abort@plt>
  402e3c:	ldur	x0, [x29, #-56]
  402e40:	ldur	x1, [x29, #-8]
  402e44:	mov	w8, #0x4                   	// #4
  402e48:	str	x0, [sp, #16]
  402e4c:	mov	w0, w8
  402e50:	bl	405b90 <__fxstatat@plt+0x4270>
  402e54:	ldur	w8, [x29, #-12]
  402e58:	and	w8, w8, #0xfff
  402e5c:	mov	w9, w8
  402e60:	ubfx	x2, x9, #0, #32
  402e64:	sub	x9, x29, #0x2c
  402e68:	add	x3, x9, #0x1
  402e6c:	ldur	w8, [x29, #-16]
  402e70:	and	w8, w8, #0xfff
  402e74:	mov	w9, w8
  402e78:	ubfx	x4, x9, #0, #32
  402e7c:	sub	x9, x29, #0x20
  402e80:	add	x5, x9, #0x1
  402e84:	ldr	x9, [sp, #16]
  402e88:	str	x0, [sp, #8]
  402e8c:	mov	x0, x9
  402e90:	ldr	x1, [sp, #8]
  402e94:	bl	4018a0 <printf@plt>
  402e98:	ldp	x29, x30, [sp, #144]
  402e9c:	add	sp, sp, #0xa0
  402ea0:	ret
  402ea4:	sub	sp, sp, #0x10
  402ea8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402eac:	add	x8, x8, #0x2d0
  402eb0:	str	x0, [sp, #8]
  402eb4:	ldr	x9, [sp, #8]
  402eb8:	str	x9, [x8]
  402ebc:	add	sp, sp, #0x10
  402ec0:	ret
  402ec4:	sub	sp, sp, #0x10
  402ec8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402ecc:	add	x8, x8, #0x2d8
  402ed0:	mov	w9, #0x1                   	// #1
  402ed4:	and	w9, w0, w9
  402ed8:	strb	w9, [sp, #15]
  402edc:	ldrb	w9, [sp, #15]
  402ee0:	and	w9, w9, #0x1
  402ee4:	strb	w9, [x8]
  402ee8:	add	sp, sp, #0x10
  402eec:	ret
  402ef0:	sub	sp, sp, #0x30
  402ef4:	stp	x29, x30, [sp, #32]
  402ef8:	add	x29, sp, #0x20
  402efc:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402f00:	add	x8, x8, #0x288
  402f04:	ldr	x0, [x8]
  402f08:	bl	40a5fc <__fxstatat@plt+0x8cdc>
  402f0c:	cbz	w0, 402fc8 <__fxstatat@plt+0x16a8>
  402f10:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402f14:	add	x8, x8, #0x2d8
  402f18:	ldrb	w9, [x8]
  402f1c:	tbnz	w9, #0, 402f24 <__fxstatat@plt+0x1604>
  402f20:	b	402f34 <__fxstatat@plt+0x1614>
  402f24:	bl	4018c0 <__errno_location@plt>
  402f28:	ldr	w8, [x0]
  402f2c:	cmp	w8, #0x20
  402f30:	b.eq	402fc8 <__fxstatat@plt+0x16a8>  // b.none
  402f34:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  402f38:	add	x0, x0, #0x878
  402f3c:	bl	4018f0 <gettext@plt>
  402f40:	stur	x0, [x29, #-8]
  402f44:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402f48:	add	x8, x8, #0x2d0
  402f4c:	ldr	x8, [x8]
  402f50:	cbz	x8, 402f98 <__fxstatat@plt+0x1678>
  402f54:	bl	4018c0 <__errno_location@plt>
  402f58:	ldr	w1, [x0]
  402f5c:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402f60:	add	x8, x8, #0x2d0
  402f64:	ldr	x0, [x8]
  402f68:	stur	w1, [x29, #-12]
  402f6c:	bl	405cb4 <__fxstatat@plt+0x4394>
  402f70:	ldur	x4, [x29, #-8]
  402f74:	mov	w9, wzr
  402f78:	str	x0, [sp, #8]
  402f7c:	mov	w0, w9
  402f80:	ldur	w1, [x29, #-12]
  402f84:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  402f88:	add	x2, x2, #0x884
  402f8c:	ldr	x3, [sp, #8]
  402f90:	bl	4015d0 <error@plt>
  402f94:	b	402fb8 <__fxstatat@plt+0x1698>
  402f98:	bl	4018c0 <__errno_location@plt>
  402f9c:	ldr	w1, [x0]
  402fa0:	ldur	x3, [x29, #-8]
  402fa4:	mov	w8, wzr
  402fa8:	mov	w0, w8
  402fac:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  402fb0:	add	x2, x2, #0x404
  402fb4:	bl	4015d0 <error@plt>
  402fb8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402fbc:	add	x8, x8, #0x208
  402fc0:	ldr	w0, [x8]
  402fc4:	bl	401590 <_exit@plt>
  402fc8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402fcc:	add	x8, x8, #0x270
  402fd0:	ldr	x0, [x8]
  402fd4:	bl	40a5fc <__fxstatat@plt+0x8cdc>
  402fd8:	cbz	w0, 402fec <__fxstatat@plt+0x16cc>
  402fdc:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  402fe0:	add	x8, x8, #0x208
  402fe4:	ldr	w0, [x8]
  402fe8:	bl	401590 <_exit@plt>
  402fec:	ldp	x29, x30, [sp, #32]
  402ff0:	add	sp, sp, #0x30
  402ff4:	ret
  402ff8:	sub	sp, sp, #0x30
  402ffc:	stp	x29, x30, [sp, #32]
  403000:	add	x29, sp, #0x20
  403004:	mov	w8, wzr
  403008:	stur	w0, [x29, #-4]
  40300c:	str	x1, [sp, #16]
  403010:	str	w2, [sp, #12]
  403014:	ldur	w0, [x29, #-4]
  403018:	ldr	x1, [sp, #16]
  40301c:	ldr	w2, [sp, #12]
  403020:	mov	w3, w8
  403024:	bl	4018e0 <fchmodat@plt>
  403028:	ldp	x29, x30, [sp, #32]
  40302c:	add	sp, sp, #0x30
  403030:	ret
  403034:	sub	sp, sp, #0x30
  403038:	stp	x29, x30, [sp, #32]
  40303c:	add	x29, sp, #0x20
  403040:	mov	w3, #0x100                 	// #256
  403044:	stur	w0, [x29, #-4]
  403048:	str	x1, [sp, #16]
  40304c:	str	w2, [sp, #12]
  403050:	ldur	w0, [x29, #-4]
  403054:	ldr	x1, [sp, #16]
  403058:	ldr	w2, [sp, #12]
  40305c:	bl	4018e0 <fchmodat@plt>
  403060:	ldp	x29, x30, [sp, #32]
  403064:	add	sp, sp, #0x30
  403068:	ret
  40306c:	sub	sp, sp, #0x40
  403070:	stp	x29, x30, [sp, #48]
  403074:	add	x29, sp, #0x30
  403078:	mov	w8, #0x72                  	// #114
  40307c:	mov	w9, #0x2d                  	// #45
  403080:	mov	w10, #0x77                  	// #119
  403084:	stur	w0, [x29, #-4]
  403088:	stur	x1, [x29, #-16]
  40308c:	ldur	w0, [x29, #-4]
  403090:	stur	w8, [x29, #-20]
  403094:	str	w9, [sp, #24]
  403098:	str	w10, [sp, #20]
  40309c:	bl	40324c <__fxstatat@plt+0x192c>
  4030a0:	ldur	x11, [x29, #-16]
  4030a4:	strb	w0, [x11]
  4030a8:	ldur	w8, [x29, #-4]
  4030ac:	tst	w8, #0x100
  4030b0:	ldur	w8, [x29, #-20]
  4030b4:	ldr	w9, [sp, #24]
  4030b8:	csel	w10, w8, w9, ne  // ne = any
  4030bc:	ldur	x11, [x29, #-16]
  4030c0:	strb	w10, [x11, #1]
  4030c4:	ldur	w10, [x29, #-4]
  4030c8:	tst	w10, #0x80
  4030cc:	ldr	w10, [sp, #20]
  4030d0:	csel	w12, w10, w9, ne  // ne = any
  4030d4:	ldur	x11, [x29, #-16]
  4030d8:	strb	w12, [x11, #2]
  4030dc:	ldur	w12, [x29, #-4]
  4030e0:	and	w12, w12, #0x800
  4030e4:	cbz	w12, 403104 <__fxstatat@plt+0x17e4>
  4030e8:	ldur	w8, [x29, #-4]
  4030ec:	mov	w9, #0x53                  	// #83
  4030f0:	mov	w10, #0x73                  	// #115
  4030f4:	tst	w8, #0x40
  4030f8:	csel	w8, w10, w9, ne  // ne = any
  4030fc:	str	w8, [sp, #16]
  403100:	b	40311c <__fxstatat@plt+0x17fc>
  403104:	ldur	w8, [x29, #-4]
  403108:	mov	w9, #0x78                  	// #120
  40310c:	mov	w10, #0x2d                  	// #45
  403110:	tst	w8, #0x40
  403114:	csel	w8, w9, w10, ne  // ne = any
  403118:	str	w8, [sp, #16]
  40311c:	ldr	w8, [sp, #16]
  403120:	ldur	x9, [x29, #-16]
  403124:	strb	w8, [x9, #3]
  403128:	ldur	w8, [x29, #-4]
  40312c:	mov	w10, #0x2d                  	// #45
  403130:	mov	w11, #0x72                  	// #114
  403134:	tst	w8, #0x20
  403138:	csel	w8, w11, w10, ne  // ne = any
  40313c:	ldur	x9, [x29, #-16]
  403140:	strb	w8, [x9, #4]
  403144:	ldur	w8, [x29, #-4]
  403148:	mov	w11, #0x77                  	// #119
  40314c:	tst	w8, #0x10
  403150:	csel	w8, w11, w10, ne  // ne = any
  403154:	ldur	x9, [x29, #-16]
  403158:	strb	w8, [x9, #5]
  40315c:	ldur	w8, [x29, #-4]
  403160:	and	w8, w8, #0x400
  403164:	cbz	w8, 403184 <__fxstatat@plt+0x1864>
  403168:	ldur	w8, [x29, #-4]
  40316c:	mov	w9, #0x53                  	// #83
  403170:	mov	w10, #0x73                  	// #115
  403174:	tst	w8, #0x8
  403178:	csel	w8, w10, w9, ne  // ne = any
  40317c:	str	w8, [sp, #12]
  403180:	b	40319c <__fxstatat@plt+0x187c>
  403184:	ldur	w8, [x29, #-4]
  403188:	mov	w9, #0x78                  	// #120
  40318c:	mov	w10, #0x2d                  	// #45
  403190:	tst	w8, #0x8
  403194:	csel	w8, w9, w10, ne  // ne = any
  403198:	str	w8, [sp, #12]
  40319c:	ldr	w8, [sp, #12]
  4031a0:	ldur	x9, [x29, #-16]
  4031a4:	strb	w8, [x9, #6]
  4031a8:	ldur	w8, [x29, #-4]
  4031ac:	mov	w10, #0x2d                  	// #45
  4031b0:	mov	w11, #0x72                  	// #114
  4031b4:	tst	w8, #0x4
  4031b8:	csel	w8, w11, w10, ne  // ne = any
  4031bc:	ldur	x9, [x29, #-16]
  4031c0:	strb	w8, [x9, #7]
  4031c4:	ldur	w8, [x29, #-4]
  4031c8:	mov	w11, #0x77                  	// #119
  4031cc:	tst	w8, #0x2
  4031d0:	csel	w8, w11, w10, ne  // ne = any
  4031d4:	ldur	x9, [x29, #-16]
  4031d8:	strb	w8, [x9, #8]
  4031dc:	ldur	w8, [x29, #-4]
  4031e0:	and	w8, w8, #0x200
  4031e4:	cbz	w8, 403204 <__fxstatat@plt+0x18e4>
  4031e8:	ldur	w8, [x29, #-4]
  4031ec:	mov	w9, #0x54                  	// #84
  4031f0:	mov	w10, #0x74                  	// #116
  4031f4:	tst	w8, #0x1
  4031f8:	csel	w8, w10, w9, ne  // ne = any
  4031fc:	str	w8, [sp, #8]
  403200:	b	40321c <__fxstatat@plt+0x18fc>
  403204:	ldur	w8, [x29, #-4]
  403208:	mov	w9, #0x78                  	// #120
  40320c:	mov	w10, #0x2d                  	// #45
  403210:	tst	w8, #0x1
  403214:	csel	w8, w9, w10, ne  // ne = any
  403218:	str	w8, [sp, #8]
  40321c:	ldr	w8, [sp, #8]
  403220:	ldur	x9, [x29, #-16]
  403224:	strb	w8, [x9, #9]
  403228:	ldur	x9, [x29, #-16]
  40322c:	mov	w8, #0x20                  	// #32
  403230:	strb	w8, [x9, #10]
  403234:	ldur	x9, [x29, #-16]
  403238:	mov	w8, #0x0                   	// #0
  40323c:	strb	w8, [x9, #11]
  403240:	ldp	x29, x30, [sp, #48]
  403244:	add	sp, sp, #0x40
  403248:	ret
  40324c:	sub	sp, sp, #0x10
  403250:	str	w0, [sp, #8]
  403254:	ldr	w8, [sp, #8]
  403258:	and	w8, w8, #0xf000
  40325c:	cmp	w8, #0x8, lsl #12
  403260:	b.ne	403270 <__fxstatat@plt+0x1950>  // b.any
  403264:	mov	w8, #0x2d                  	// #45
  403268:	strb	w8, [sp, #15]
  40326c:	b	403320 <__fxstatat@plt+0x1a00>
  403270:	ldr	w8, [sp, #8]
  403274:	and	w8, w8, #0xf000
  403278:	cmp	w8, #0x4, lsl #12
  40327c:	b.ne	40328c <__fxstatat@plt+0x196c>  // b.any
  403280:	mov	w8, #0x64                  	// #100
  403284:	strb	w8, [sp, #15]
  403288:	b	403320 <__fxstatat@plt+0x1a00>
  40328c:	ldr	w8, [sp, #8]
  403290:	and	w8, w8, #0xf000
  403294:	cmp	w8, #0x6, lsl #12
  403298:	b.ne	4032a8 <__fxstatat@plt+0x1988>  // b.any
  40329c:	mov	w8, #0x62                  	// #98
  4032a0:	strb	w8, [sp, #15]
  4032a4:	b	403320 <__fxstatat@plt+0x1a00>
  4032a8:	ldr	w8, [sp, #8]
  4032ac:	and	w8, w8, #0xf000
  4032b0:	cmp	w8, #0x2, lsl #12
  4032b4:	b.ne	4032c4 <__fxstatat@plt+0x19a4>  // b.any
  4032b8:	mov	w8, #0x63                  	// #99
  4032bc:	strb	w8, [sp, #15]
  4032c0:	b	403320 <__fxstatat@plt+0x1a00>
  4032c4:	ldr	w8, [sp, #8]
  4032c8:	and	w8, w8, #0xf000
  4032cc:	cmp	w8, #0xa, lsl #12
  4032d0:	b.ne	4032e0 <__fxstatat@plt+0x19c0>  // b.any
  4032d4:	mov	w8, #0x6c                  	// #108
  4032d8:	strb	w8, [sp, #15]
  4032dc:	b	403320 <__fxstatat@plt+0x1a00>
  4032e0:	ldr	w8, [sp, #8]
  4032e4:	and	w8, w8, #0xf000
  4032e8:	cmp	w8, #0x1, lsl #12
  4032ec:	b.ne	4032fc <__fxstatat@plt+0x19dc>  // b.any
  4032f0:	mov	w8, #0x70                  	// #112
  4032f4:	strb	w8, [sp, #15]
  4032f8:	b	403320 <__fxstatat@plt+0x1a00>
  4032fc:	ldr	w8, [sp, #8]
  403300:	and	w8, w8, #0xf000
  403304:	cmp	w8, #0xc, lsl #12
  403308:	b.ne	403318 <__fxstatat@plt+0x19f8>  // b.any
  40330c:	mov	w8, #0x73                  	// #115
  403310:	strb	w8, [sp, #15]
  403314:	b	403320 <__fxstatat@plt+0x1a00>
  403318:	mov	w8, #0x3f                  	// #63
  40331c:	strb	w8, [sp, #15]
  403320:	ldrb	w0, [sp, #15]
  403324:	add	sp, sp, #0x10
  403328:	ret
  40332c:	sub	sp, sp, #0x20
  403330:	stp	x29, x30, [sp, #16]
  403334:	add	x29, sp, #0x10
  403338:	str	x0, [sp, #8]
  40333c:	str	x1, [sp]
  403340:	ldr	x8, [sp, #8]
  403344:	ldr	w0, [x8, #16]
  403348:	ldr	x1, [sp]
  40334c:	bl	40306c <__fxstatat@plt+0x174c>
  403350:	ldr	x8, [sp, #8]
  403354:	ldr	w9, [x8, #16]
  403358:	ldr	x8, [sp, #8]
  40335c:	ldr	w10, [x8, #16]
  403360:	subs	w9, w9, w10
  403364:	cbz	w9, 403378 <__fxstatat@plt+0x1a58>
  403368:	ldr	x8, [sp]
  40336c:	mov	w9, #0x46                  	// #70
  403370:	strb	w9, [x8]
  403374:	b	4033c8 <__fxstatat@plt+0x1aa8>
  403378:	ldr	x8, [sp, #8]
  40337c:	ldr	w9, [x8, #16]
  403380:	ldr	x8, [sp, #8]
  403384:	ldr	w10, [x8, #16]
  403388:	subs	w9, w9, w10
  40338c:	cbz	w9, 4033a0 <__fxstatat@plt+0x1a80>
  403390:	ldr	x8, [sp]
  403394:	mov	w9, #0x51                  	// #81
  403398:	strb	w9, [x8]
  40339c:	b	4033c8 <__fxstatat@plt+0x1aa8>
  4033a0:	ldr	x8, [sp, #8]
  4033a4:	ldr	w9, [x8, #16]
  4033a8:	ldr	x8, [sp, #8]
  4033ac:	ldr	w10, [x8, #16]
  4033b0:	subs	w9, w9, w10
  4033b4:	cbz	w9, 4033c8 <__fxstatat@plt+0x1aa8>
  4033b8:	ldr	x8, [sp]
  4033bc:	mov	w9, #0x53                  	// #83
  4033c0:	strb	w9, [x8]
  4033c4:	b	4033c8 <__fxstatat@plt+0x1aa8>
  4033c8:	ldp	x29, x30, [sp, #16]
  4033cc:	add	sp, sp, #0x20
  4033d0:	ret
  4033d4:	sub	sp, sp, #0xb0
  4033d8:	stp	x29, x30, [sp, #160]
  4033dc:	add	x29, sp, #0xa0
  4033e0:	mov	w8, #0x30                  	// #48
  4033e4:	stur	x0, [x29, #-16]
  4033e8:	stur	xzr, [x29, #-32]
  4033ec:	ldur	x9, [x29, #-16]
  4033f0:	ldrb	w10, [x9]
  4033f4:	cmp	w8, w10
  4033f8:	b.gt	403508 <__fxstatat@plt+0x1be8>
  4033fc:	ldur	x8, [x29, #-16]
  403400:	ldrb	w9, [x8]
  403404:	cmp	w9, #0x38
  403408:	b.ge	403508 <__fxstatat@plt+0x1be8>  // b.tcont
  40340c:	stur	wzr, [x29, #-44]
  403410:	ldur	x8, [x29, #-16]
  403414:	stur	x8, [x29, #-40]
  403418:	ldur	w8, [x29, #-44]
  40341c:	mov	w9, #0x8                   	// #8
  403420:	mul	w8, w9, w8
  403424:	ldur	x10, [x29, #-40]
  403428:	add	x11, x10, #0x1
  40342c:	stur	x11, [x29, #-40]
  403430:	ldrb	w9, [x10]
  403434:	add	w8, w8, w9
  403438:	subs	w8, w8, #0x30
  40343c:	stur	w8, [x29, #-44]
  403440:	ldur	w8, [x29, #-44]
  403444:	mov	w9, #0xfff                 	// #4095
  403448:	cmp	w9, w8
  40344c:	b.cs	40345c <__fxstatat@plt+0x1b3c>  // b.hs, b.nlast
  403450:	mov	x8, xzr
  403454:	stur	x8, [x29, #-8]
  403458:	b	4039f8 <__fxstatat@plt+0x20d8>
  40345c:	ldur	x8, [x29, #-40]
  403460:	ldrb	w9, [x8]
  403464:	mov	w10, #0x30                  	// #48
  403468:	mov	w11, #0x0                   	// #0
  40346c:	cmp	w10, w9
  403470:	str	w11, [sp, #56]
  403474:	b.gt	40348c <__fxstatat@plt+0x1b6c>
  403478:	ldur	x8, [x29, #-40]
  40347c:	ldrb	w9, [x8]
  403480:	cmp	w9, #0x38
  403484:	cset	w9, lt  // lt = tstop
  403488:	str	w9, [sp, #56]
  40348c:	ldr	w8, [sp, #56]
  403490:	tbnz	w8, #0, 403418 <__fxstatat@plt+0x1af8>
  403494:	ldur	x8, [x29, #-40]
  403498:	ldrb	w9, [x8]
  40349c:	cbz	w9, 4034ac <__fxstatat@plt+0x1b8c>
  4034a0:	mov	x8, xzr
  4034a4:	stur	x8, [x29, #-8]
  4034a8:	b	4039f8 <__fxstatat@plt+0x20d8>
  4034ac:	ldur	w0, [x29, #-44]
  4034b0:	bl	403a08 <__fxstatat@plt+0x20e8>
  4034b4:	stur	w0, [x29, #-48]
  4034b8:	ldur	x8, [x29, #-40]
  4034bc:	ldur	x9, [x29, #-16]
  4034c0:	subs	x8, x8, x9
  4034c4:	cmp	x8, #0x5
  4034c8:	b.ge	4034e4 <__fxstatat@plt+0x1bc4>  // b.tcont
  4034cc:	ldur	w8, [x29, #-48]
  4034d0:	and	w8, w8, #0xc00
  4034d4:	orr	w8, w8, #0x200
  4034d8:	orr	w8, w8, #0x1ff
  4034dc:	str	w8, [sp, #52]
  4034e0:	b	4034ec <__fxstatat@plt+0x1bcc>
  4034e4:	mov	w8, #0xfff                 	// #4095
  4034e8:	str	w8, [sp, #52]
  4034ec:	ldr	w8, [sp, #52]
  4034f0:	stur	w8, [x29, #-52]
  4034f4:	ldur	w0, [x29, #-48]
  4034f8:	ldur	w1, [x29, #-52]
  4034fc:	bl	403a1c <__fxstatat@plt+0x20fc>
  403500:	stur	x0, [x29, #-8]
  403504:	b	4039f8 <__fxstatat@plt+0x20d8>
  403508:	mov	x8, #0x1                   	// #1
  40350c:	stur	x8, [x29, #-64]
  403510:	ldur	x8, [x29, #-16]
  403514:	stur	x8, [x29, #-40]
  403518:	ldur	x8, [x29, #-40]
  40351c:	ldrb	w9, [x8]
  403520:	cbz	w9, 40358c <__fxstatat@plt+0x1c6c>
  403524:	ldur	x8, [x29, #-40]
  403528:	ldrb	w9, [x8]
  40352c:	mov	w10, #0x1                   	// #1
  403530:	cmp	w9, #0x3d
  403534:	str	w10, [sp, #48]
  403538:	b.eq	403568 <__fxstatat@plt+0x1c48>  // b.none
  40353c:	ldur	x8, [x29, #-40]
  403540:	ldrb	w9, [x8]
  403544:	mov	w10, #0x1                   	// #1
  403548:	cmp	w9, #0x2b
  40354c:	str	w10, [sp, #48]
  403550:	b.eq	403568 <__fxstatat@plt+0x1c48>  // b.none
  403554:	ldur	x8, [x29, #-40]
  403558:	ldrb	w9, [x8]
  40355c:	cmp	w9, #0x2d
  403560:	cset	w9, eq  // eq = none
  403564:	str	w9, [sp, #48]
  403568:	ldr	w8, [sp, #48]
  40356c:	and	w8, w8, #0x1
  403570:	ldur	x9, [x29, #-64]
  403574:	add	x9, x9, w8, sxtw
  403578:	stur	x9, [x29, #-64]
  40357c:	ldur	x8, [x29, #-40]
  403580:	add	x8, x8, #0x1
  403584:	stur	x8, [x29, #-40]
  403588:	b	403518 <__fxstatat@plt+0x1bf8>
  40358c:	ldur	x0, [x29, #-64]
  403590:	mov	x1, #0x10                  	// #16
  403594:	bl	406898 <__fxstatat@plt+0x4f78>
  403598:	stur	x0, [x29, #-24]
  40359c:	ldur	x8, [x29, #-16]
  4035a0:	stur	x8, [x29, #-40]
  4035a4:	stur	wzr, [x29, #-68]
  4035a8:	ldur	x8, [x29, #-40]
  4035ac:	ldrb	w9, [x8]
  4035b0:	cmp	w9, #0x2b
  4035b4:	str	w9, [sp, #44]
  4035b8:	b.eq	403670 <__fxstatat@plt+0x1d50>  // b.none
  4035bc:	b	4035c0 <__fxstatat@plt+0x1ca0>
  4035c0:	ldr	w8, [sp, #44]
  4035c4:	cmp	w8, #0x2d
  4035c8:	b.eq	403670 <__fxstatat@plt+0x1d50>  // b.none
  4035cc:	b	4035d0 <__fxstatat@plt+0x1cb0>
  4035d0:	ldr	w8, [sp, #44]
  4035d4:	cmp	w8, #0x3d
  4035d8:	b.eq	403670 <__fxstatat@plt+0x1d50>  // b.none
  4035dc:	b	4035e0 <__fxstatat@plt+0x1cc0>
  4035e0:	ldr	w8, [sp, #44]
  4035e4:	cmp	w8, #0x61
  4035e8:	b.eq	403660 <__fxstatat@plt+0x1d40>  // b.none
  4035ec:	b	4035f0 <__fxstatat@plt+0x1cd0>
  4035f0:	ldr	w8, [sp, #44]
  4035f4:	cmp	w8, #0x67
  4035f8:	b.eq	403638 <__fxstatat@plt+0x1d18>  // b.none
  4035fc:	b	403600 <__fxstatat@plt+0x1ce0>
  403600:	ldr	w8, [sp, #44]
  403604:	cmp	w8, #0x6f
  403608:	b.eq	40364c <__fxstatat@plt+0x1d2c>  // b.none
  40360c:	b	403610 <__fxstatat@plt+0x1cf0>
  403610:	ldr	w8, [sp, #44]
  403614:	cmp	w8, #0x75
  403618:	b.eq	403624 <__fxstatat@plt+0x1d04>  // b.none
  40361c:	b	403620 <__fxstatat@plt+0x1d00>
  403620:	b	4039e8 <__fxstatat@plt+0x20c8>
  403624:	ldur	w8, [x29, #-68]
  403628:	mov	w9, #0x9c0                 	// #2496
  40362c:	orr	w8, w8, w9
  403630:	stur	w8, [x29, #-68]
  403634:	b	403674 <__fxstatat@plt+0x1d54>
  403638:	ldur	w8, [x29, #-68]
  40363c:	mov	w9, #0x438                 	// #1080
  403640:	orr	w8, w8, w9
  403644:	stur	w8, [x29, #-68]
  403648:	b	403674 <__fxstatat@plt+0x1d54>
  40364c:	ldur	w8, [x29, #-68]
  403650:	mov	w9, #0x207                 	// #519
  403654:	orr	w8, w8, w9
  403658:	stur	w8, [x29, #-68]
  40365c:	b	403674 <__fxstatat@plt+0x1d54>
  403660:	ldur	w8, [x29, #-68]
  403664:	orr	w8, w8, #0xfff
  403668:	stur	w8, [x29, #-68]
  40366c:	b	403674 <__fxstatat@plt+0x1d54>
  403670:	b	403684 <__fxstatat@plt+0x1d64>
  403674:	ldur	x8, [x29, #-40]
  403678:	add	x8, x8, #0x1
  40367c:	stur	x8, [x29, #-40]
  403680:	b	4035a8 <__fxstatat@plt+0x1c88>
  403684:	ldur	x8, [x29, #-40]
  403688:	add	x9, x8, #0x1
  40368c:	stur	x9, [x29, #-40]
  403690:	ldrb	w10, [x8]
  403694:	sturb	w10, [x29, #-69]
  403698:	str	wzr, [sp, #80]
  40369c:	mov	w10, #0x3                   	// #3
  4036a0:	strb	w10, [sp, #79]
  4036a4:	ldur	x8, [x29, #-40]
  4036a8:	ldrb	w10, [x8]
  4036ac:	subs	w10, w10, #0x30
  4036b0:	mov	w8, w10
  4036b4:	ubfx	x8, x8, #0, #32
  4036b8:	cmp	x8, #0x45
  4036bc:	str	x8, [sp, #32]
  4036c0:	b.hi	4037e8 <__fxstatat@plt+0x1ec8>  // b.pmore
  4036c4:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4036c8:	add	x8, x8, #0x88c
  4036cc:	ldr	x11, [sp, #32]
  4036d0:	ldrsw	x10, [x8, x11, lsl #2]
  4036d4:	add	x9, x8, x10
  4036d8:	br	x9
  4036dc:	str	wzr, [sp, #60]
  4036e0:	ldr	w8, [sp, #60]
  4036e4:	mov	w9, #0x8                   	// #8
  4036e8:	mul	w8, w9, w8
  4036ec:	ldur	x10, [x29, #-40]
  4036f0:	add	x11, x10, #0x1
  4036f4:	stur	x11, [x29, #-40]
  4036f8:	ldrb	w9, [x10]
  4036fc:	add	w8, w8, w9
  403700:	subs	w8, w8, #0x30
  403704:	str	w8, [sp, #60]
  403708:	ldr	w8, [sp, #60]
  40370c:	mov	w9, #0xfff                 	// #4095
  403710:	cmp	w9, w8
  403714:	b.cs	40371c <__fxstatat@plt+0x1dfc>  // b.hs, b.nlast
  403718:	b	4039e8 <__fxstatat@plt+0x20c8>
  40371c:	ldur	x8, [x29, #-40]
  403720:	ldrb	w9, [x8]
  403724:	mov	w10, #0x30                  	// #48
  403728:	mov	w11, #0x0                   	// #0
  40372c:	cmp	w10, w9
  403730:	str	w11, [sp, #28]
  403734:	b.gt	40374c <__fxstatat@plt+0x1e2c>
  403738:	ldur	x8, [x29, #-40]
  40373c:	ldrb	w9, [x8]
  403740:	cmp	w9, #0x38
  403744:	cset	w9, lt  // lt = tstop
  403748:	str	w9, [sp, #28]
  40374c:	ldr	w8, [sp, #28]
  403750:	tbnz	w8, #0, 4036e0 <__fxstatat@plt+0x1dc0>
  403754:	ldur	w8, [x29, #-68]
  403758:	cbnz	w8, 403778 <__fxstatat@plt+0x1e58>
  40375c:	ldur	x8, [x29, #-40]
  403760:	ldrb	w9, [x8]
  403764:	cbz	w9, 40377c <__fxstatat@plt+0x1e5c>
  403768:	ldur	x8, [x29, #-40]
  40376c:	ldrb	w9, [x8]
  403770:	cmp	w9, #0x2c
  403774:	b.eq	40377c <__fxstatat@plt+0x1e5c>  // b.none
  403778:	b	4039e8 <__fxstatat@plt+0x20c8>
  40377c:	mov	w8, #0xfff                 	// #4095
  403780:	str	w8, [sp, #80]
  403784:	stur	w8, [x29, #-68]
  403788:	ldr	w0, [sp, #60]
  40378c:	bl	403a08 <__fxstatat@plt+0x20e8>
  403790:	stur	w0, [x29, #-76]
  403794:	mov	w8, #0x1                   	// #1
  403798:	strb	w8, [sp, #79]
  40379c:	b	4038a8 <__fxstatat@plt+0x1f88>
  4037a0:	mov	w8, #0x1c0                 	// #448
  4037a4:	stur	w8, [x29, #-76]
  4037a8:	ldur	x9, [x29, #-40]
  4037ac:	add	x9, x9, #0x1
  4037b0:	stur	x9, [x29, #-40]
  4037b4:	b	4038a8 <__fxstatat@plt+0x1f88>
  4037b8:	mov	w8, #0x38                  	// #56
  4037bc:	stur	w8, [x29, #-76]
  4037c0:	ldur	x9, [x29, #-40]
  4037c4:	add	x9, x9, #0x1
  4037c8:	stur	x9, [x29, #-40]
  4037cc:	b	4038a8 <__fxstatat@plt+0x1f88>
  4037d0:	mov	w8, #0x7                   	// #7
  4037d4:	stur	w8, [x29, #-76]
  4037d8:	ldur	x9, [x29, #-40]
  4037dc:	add	x9, x9, #0x1
  4037e0:	stur	x9, [x29, #-40]
  4037e4:	b	4038a8 <__fxstatat@plt+0x1f88>
  4037e8:	stur	wzr, [x29, #-76]
  4037ec:	mov	w8, #0x1                   	// #1
  4037f0:	strb	w8, [sp, #79]
  4037f4:	ldur	x8, [x29, #-40]
  4037f8:	ldrb	w9, [x8]
  4037fc:	subs	w9, w9, #0x58
  403800:	mov	w8, w9
  403804:	ubfx	x8, x8, #0, #32
  403808:	cmp	x8, #0x20
  40380c:	str	x8, [sp, #16]
  403810:	b.hi	403894 <__fxstatat@plt+0x1f74>  // b.pmore
  403814:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  403818:	add	x8, x8, #0x9a4
  40381c:	ldr	x11, [sp, #16]
  403820:	ldrsw	x10, [x8, x11, lsl #2]
  403824:	add	x9, x8, x10
  403828:	br	x9
  40382c:	ldur	w8, [x29, #-76]
  403830:	mov	w9, #0x124                 	// #292
  403834:	orr	w8, w8, w9
  403838:	stur	w8, [x29, #-76]
  40383c:	b	403898 <__fxstatat@plt+0x1f78>
  403840:	ldur	w8, [x29, #-76]
  403844:	mov	w9, #0x92                  	// #146
  403848:	orr	w8, w8, w9
  40384c:	stur	w8, [x29, #-76]
  403850:	b	403898 <__fxstatat@plt+0x1f78>
  403854:	ldur	w8, [x29, #-76]
  403858:	mov	w9, #0x49                  	// #73
  40385c:	orr	w8, w8, w9
  403860:	stur	w8, [x29, #-76]
  403864:	b	403898 <__fxstatat@plt+0x1f78>
  403868:	mov	w8, #0x2                   	// #2
  40386c:	strb	w8, [sp, #79]
  403870:	b	403898 <__fxstatat@plt+0x1f78>
  403874:	ldur	w8, [x29, #-76]
  403878:	orr	w8, w8, #0xc00
  40387c:	stur	w8, [x29, #-76]
  403880:	b	403898 <__fxstatat@plt+0x1f78>
  403884:	ldur	w8, [x29, #-76]
  403888:	orr	w8, w8, #0x200
  40388c:	stur	w8, [x29, #-76]
  403890:	b	403898 <__fxstatat@plt+0x1f78>
  403894:	b	4038a8 <__fxstatat@plt+0x1f88>
  403898:	ldur	x8, [x29, #-40]
  40389c:	add	x8, x8, #0x1
  4038a0:	stur	x8, [x29, #-40]
  4038a4:	b	4037f4 <__fxstatat@plt+0x1ed4>
  4038a8:	ldur	x8, [x29, #-24]
  4038ac:	ldur	x9, [x29, #-32]
  4038b0:	add	x10, x9, #0x1
  4038b4:	stur	x10, [x29, #-32]
  4038b8:	mov	x10, #0x10                  	// #16
  4038bc:	mul	x9, x10, x9
  4038c0:	add	x8, x8, x9
  4038c4:	str	x8, [sp, #64]
  4038c8:	ldurb	w11, [x29, #-69]
  4038cc:	ldr	x8, [sp, #64]
  4038d0:	strb	w11, [x8]
  4038d4:	ldrb	w11, [sp, #79]
  4038d8:	ldr	x8, [sp, #64]
  4038dc:	strb	w11, [x8, #1]
  4038e0:	ldur	w11, [x29, #-68]
  4038e4:	ldr	x8, [sp, #64]
  4038e8:	str	w11, [x8, #4]
  4038ec:	ldur	w11, [x29, #-76]
  4038f0:	ldr	x8, [sp, #64]
  4038f4:	str	w11, [x8, #8]
  4038f8:	ldr	w11, [sp, #80]
  4038fc:	cbz	w11, 40390c <__fxstatat@plt+0x1fec>
  403900:	ldr	w8, [sp, #80]
  403904:	str	w8, [sp, #12]
  403908:	b	403938 <__fxstatat@plt+0x2018>
  40390c:	ldur	w8, [x29, #-68]
  403910:	cbz	w8, 403928 <__fxstatat@plt+0x2008>
  403914:	ldur	w8, [x29, #-68]
  403918:	ldur	w9, [x29, #-76]
  40391c:	and	w8, w8, w9
  403920:	str	w8, [sp, #8]
  403924:	b	403930 <__fxstatat@plt+0x2010>
  403928:	ldur	w8, [x29, #-76]
  40392c:	str	w8, [sp, #8]
  403930:	ldr	w8, [sp, #8]
  403934:	str	w8, [sp, #12]
  403938:	ldr	w8, [sp, #12]
  40393c:	ldr	x9, [sp, #64]
  403940:	str	w8, [x9, #12]
  403944:	ldur	x8, [x29, #-40]
  403948:	ldrb	w9, [x8]
  40394c:	mov	w10, #0x1                   	// #1
  403950:	cmp	w9, #0x3d
  403954:	str	w10, [sp, #4]
  403958:	b.eq	403988 <__fxstatat@plt+0x2068>  // b.none
  40395c:	ldur	x8, [x29, #-40]
  403960:	ldrb	w9, [x8]
  403964:	mov	w10, #0x1                   	// #1
  403968:	cmp	w9, #0x2b
  40396c:	str	w10, [sp, #4]
  403970:	b.eq	403988 <__fxstatat@plt+0x2068>  // b.none
  403974:	ldur	x8, [x29, #-40]
  403978:	ldrb	w9, [x8]
  40397c:	cmp	w9, #0x2d
  403980:	cset	w9, eq  // eq = none
  403984:	str	w9, [sp, #4]
  403988:	ldr	w8, [sp, #4]
  40398c:	tbnz	w8, #0, 403684 <__fxstatat@plt+0x1d64>
  403990:	ldur	x8, [x29, #-40]
  403994:	ldrb	w9, [x8]
  403998:	cmp	w9, #0x2c
  40399c:	b.eq	4039a4 <__fxstatat@plt+0x2084>  // b.none
  4039a0:	b	4039b4 <__fxstatat@plt+0x2094>
  4039a4:	ldur	x8, [x29, #-40]
  4039a8:	add	x8, x8, #0x1
  4039ac:	stur	x8, [x29, #-40]
  4039b0:	b	4035a4 <__fxstatat@plt+0x1c84>
  4039b4:	ldur	x8, [x29, #-40]
  4039b8:	ldrb	w9, [x8]
  4039bc:	cbnz	w9, 4039e8 <__fxstatat@plt+0x20c8>
  4039c0:	ldur	x8, [x29, #-24]
  4039c4:	ldur	x9, [x29, #-32]
  4039c8:	mov	x10, #0x10                  	// #16
  4039cc:	mul	x9, x10, x9
  4039d0:	add	x8, x8, x9
  4039d4:	mov	w11, #0x0                   	// #0
  4039d8:	strb	w11, [x8, #1]
  4039dc:	ldur	x8, [x29, #-24]
  4039e0:	stur	x8, [x29, #-8]
  4039e4:	b	4039f8 <__fxstatat@plt+0x20d8>
  4039e8:	ldur	x0, [x29, #-24]
  4039ec:	bl	4017e0 <free@plt>
  4039f0:	mov	x8, xzr
  4039f4:	stur	x8, [x29, #-8]
  4039f8:	ldur	x0, [x29, #-8]
  4039fc:	ldp	x29, x30, [sp, #160]
  403a00:	add	sp, sp, #0xb0
  403a04:	ret
  403a08:	sub	sp, sp, #0x10
  403a0c:	str	w0, [sp, #12]
  403a10:	ldr	w0, [sp, #12]
  403a14:	add	sp, sp, #0x10
  403a18:	ret
  403a1c:	sub	sp, sp, #0x30
  403a20:	stp	x29, x30, [sp, #32]
  403a24:	add	x29, sp, #0x20
  403a28:	mov	x8, #0x20                  	// #32
  403a2c:	mov	w9, #0x3d                  	// #61
  403a30:	mov	w10, #0x1                   	// #1
  403a34:	mov	w11, #0xfff                 	// #4095
  403a38:	mov	w12, #0x0                   	// #0
  403a3c:	stur	w0, [x29, #-4]
  403a40:	stur	w1, [x29, #-8]
  403a44:	mov	x0, x8
  403a48:	str	w9, [sp, #12]
  403a4c:	str	w10, [sp, #8]
  403a50:	str	w11, [sp, #4]
  403a54:	str	w12, [sp]
  403a58:	bl	4068e4 <__fxstatat@plt+0x4fc4>
  403a5c:	str	x0, [sp, #16]
  403a60:	ldr	x8, [sp, #16]
  403a64:	ldr	w9, [sp, #12]
  403a68:	strb	w9, [x8]
  403a6c:	ldr	x8, [sp, #16]
  403a70:	ldr	w10, [sp, #8]
  403a74:	strb	w10, [x8, #1]
  403a78:	ldr	x8, [sp, #16]
  403a7c:	ldr	w11, [sp, #4]
  403a80:	str	w11, [x8, #4]
  403a84:	ldur	w12, [x29, #-4]
  403a88:	ldr	x8, [sp, #16]
  403a8c:	str	w12, [x8, #8]
  403a90:	ldur	w12, [x29, #-8]
  403a94:	ldr	x8, [sp, #16]
  403a98:	str	w12, [x8, #12]
  403a9c:	ldr	x8, [sp, #16]
  403aa0:	ldr	w12, [sp]
  403aa4:	strb	w12, [x8, #17]
  403aa8:	ldr	x0, [sp, #16]
  403aac:	ldp	x29, x30, [sp, #32]
  403ab0:	add	sp, sp, #0x30
  403ab4:	ret
  403ab8:	sub	sp, sp, #0xa0
  403abc:	stp	x29, x30, [sp, #144]
  403ac0:	add	x29, sp, #0x90
  403ac4:	mov	x1, sp
  403ac8:	stur	x0, [x29, #-16]
  403acc:	ldur	x0, [x29, #-16]
  403ad0:	bl	40d8d8 <__fxstatat@plt+0xbfb8>
  403ad4:	cbz	w0, 403ae4 <__fxstatat@plt+0x21c4>
  403ad8:	mov	x8, xzr
  403adc:	stur	x8, [x29, #-8]
  403ae0:	b	403af4 <__fxstatat@plt+0x21d4>
  403ae4:	ldr	w0, [sp, #16]
  403ae8:	mov	w1, #0xfff                 	// #4095
  403aec:	bl	403a1c <__fxstatat@plt+0x20fc>
  403af0:	stur	x0, [x29, #-8]
  403af4:	ldur	x0, [x29, #-8]
  403af8:	ldp	x29, x30, [sp, #144]
  403afc:	add	sp, sp, #0xa0
  403b00:	ret
  403b04:	sub	sp, sp, #0x50
  403b08:	mov	w8, #0x1                   	// #1
  403b0c:	str	w0, [sp, #76]
  403b10:	and	w8, w1, w8
  403b14:	strb	w8, [sp, #75]
  403b18:	str	w2, [sp, #68]
  403b1c:	str	x3, [sp, #56]
  403b20:	str	x4, [sp, #48]
  403b24:	ldr	w8, [sp, #76]
  403b28:	and	w8, w8, #0xfff
  403b2c:	str	w8, [sp, #44]
  403b30:	str	wzr, [sp, #40]
  403b34:	ldr	x8, [sp, #56]
  403b38:	ldrb	w9, [x8, #1]
  403b3c:	cbz	w9, 403d70 <__fxstatat@plt+0x2450>
  403b40:	ldr	x8, [sp, #56]
  403b44:	ldr	w9, [x8, #4]
  403b48:	str	w9, [sp, #36]
  403b4c:	ldrb	w9, [sp, #75]
  403b50:	mov	w10, #0xc00                 	// #3072
  403b54:	mov	w11, wzr
  403b58:	tst	w9, #0x1
  403b5c:	csel	w9, w10, w11, ne  // ne = any
  403b60:	ldr	x8, [sp, #56]
  403b64:	ldr	w10, [x8, #12]
  403b68:	bic	w9, w9, w10
  403b6c:	str	w9, [sp, #32]
  403b70:	ldr	x8, [sp, #56]
  403b74:	ldr	w9, [x8, #8]
  403b78:	str	w9, [sp, #28]
  403b7c:	ldr	x8, [sp, #56]
  403b80:	ldrb	w9, [x8, #1]
  403b84:	cmp	w9, #0x1
  403b88:	str	w9, [sp, #20]
  403b8c:	b.eq	403bb4 <__fxstatat@plt+0x2294>  // b.none
  403b90:	b	403b94 <__fxstatat@plt+0x2274>
  403b94:	ldr	w8, [sp, #20]
  403b98:	cmp	w8, #0x2
  403b9c:	b.eq	403c14 <__fxstatat@plt+0x22f4>  // b.none
  403ba0:	b	403ba4 <__fxstatat@plt+0x2284>
  403ba4:	ldr	w8, [sp, #20]
  403ba8:	cmp	w8, #0x3
  403bac:	b.eq	403bb8 <__fxstatat@plt+0x2298>  // b.none
  403bb0:	b	403c40 <__fxstatat@plt+0x2320>
  403bb4:	b	403c40 <__fxstatat@plt+0x2320>
  403bb8:	ldr	w8, [sp, #44]
  403bbc:	ldr	w9, [sp, #28]
  403bc0:	and	w8, w9, w8
  403bc4:	str	w8, [sp, #28]
  403bc8:	ldr	w8, [sp, #28]
  403bcc:	mov	w9, #0x124                 	// #292
  403bd0:	mov	w10, wzr
  403bd4:	tst	w8, w9
  403bd8:	csel	w8, w9, w10, ne  // ne = any
  403bdc:	ldr	w9, [sp, #28]
  403be0:	mov	w11, #0x92                  	// #146
  403be4:	tst	w9, w11
  403be8:	csel	w9, w11, w10, ne  // ne = any
  403bec:	orr	w8, w8, w9
  403bf0:	ldr	w9, [sp, #28]
  403bf4:	mov	w11, #0x49                  	// #73
  403bf8:	tst	w9, w11
  403bfc:	csel	w9, w11, w10, ne  // ne = any
  403c00:	orr	w8, w8, w9
  403c04:	ldr	w9, [sp, #28]
  403c08:	orr	w8, w9, w8
  403c0c:	str	w8, [sp, #28]
  403c10:	b	403c40 <__fxstatat@plt+0x2320>
  403c14:	ldr	w8, [sp, #44]
  403c18:	mov	w9, #0x49                  	// #73
  403c1c:	and	w8, w8, w9
  403c20:	ldrb	w9, [sp, #75]
  403c24:	and	w9, w9, #0x1
  403c28:	orr	w8, w8, w9
  403c2c:	cbz	w8, 403c40 <__fxstatat@plt+0x2320>
  403c30:	ldr	w8, [sp, #28]
  403c34:	mov	w9, #0x49                  	// #73
  403c38:	orr	w8, w8, w9
  403c3c:	str	w8, [sp, #28]
  403c40:	ldr	w8, [sp, #36]
  403c44:	cbz	w8, 403c54 <__fxstatat@plt+0x2334>
  403c48:	ldr	w8, [sp, #36]
  403c4c:	str	w8, [sp, #16]
  403c50:	b	403c60 <__fxstatat@plt+0x2340>
  403c54:	ldr	w8, [sp, #68]
  403c58:	mvn	w8, w8
  403c5c:	str	w8, [sp, #16]
  403c60:	ldr	w8, [sp, #16]
  403c64:	ldr	w9, [sp, #32]
  403c68:	bic	w8, w8, w9
  403c6c:	ldr	w9, [sp, #28]
  403c70:	and	w8, w9, w8
  403c74:	str	w8, [sp, #28]
  403c78:	ldr	x10, [sp, #56]
  403c7c:	ldrb	w8, [x10]
  403c80:	cmp	w8, #0x2b
  403c84:	str	w8, [sp, #12]
  403c88:	b.eq	403d1c <__fxstatat@plt+0x23fc>  // b.none
  403c8c:	b	403c90 <__fxstatat@plt+0x2370>
  403c90:	ldr	w8, [sp, #12]
  403c94:	cmp	w8, #0x2d
  403c98:	b.eq	403d40 <__fxstatat@plt+0x2420>  // b.none
  403c9c:	b	403ca0 <__fxstatat@plt+0x2380>
  403ca0:	ldr	w8, [sp, #12]
  403ca4:	cmp	w8, #0x3d
  403ca8:	cset	w9, eq  // eq = none
  403cac:	eor	w9, w9, #0x1
  403cb0:	tbnz	w9, #0, 403d60 <__fxstatat@plt+0x2440>
  403cb4:	b	403cb8 <__fxstatat@plt+0x2398>
  403cb8:	ldr	w8, [sp, #36]
  403cbc:	cbz	w8, 403cd0 <__fxstatat@plt+0x23b0>
  403cc0:	ldr	w8, [sp, #36]
  403cc4:	mvn	w8, w8
  403cc8:	str	w8, [sp, #8]
  403ccc:	b	403cd8 <__fxstatat@plt+0x23b8>
  403cd0:	mov	w8, wzr
  403cd4:	str	w8, [sp, #8]
  403cd8:	ldr	w8, [sp, #8]
  403cdc:	ldr	w9, [sp, #32]
  403ce0:	orr	w8, w8, w9
  403ce4:	str	w8, [sp, #24]
  403ce8:	ldr	w8, [sp, #24]
  403cec:	mov	w9, #0xfff                 	// #4095
  403cf0:	bic	w8, w9, w8
  403cf4:	ldr	w9, [sp, #40]
  403cf8:	orr	w8, w9, w8
  403cfc:	str	w8, [sp, #40]
  403d00:	ldr	w8, [sp, #44]
  403d04:	ldr	w9, [sp, #24]
  403d08:	and	w8, w8, w9
  403d0c:	ldr	w9, [sp, #28]
  403d10:	orr	w8, w8, w9
  403d14:	str	w8, [sp, #44]
  403d18:	b	403d60 <__fxstatat@plt+0x2440>
  403d1c:	ldr	w8, [sp, #28]
  403d20:	ldr	w9, [sp, #40]
  403d24:	orr	w8, w9, w8
  403d28:	str	w8, [sp, #40]
  403d2c:	ldr	w8, [sp, #28]
  403d30:	ldr	w9, [sp, #44]
  403d34:	orr	w8, w9, w8
  403d38:	str	w8, [sp, #44]
  403d3c:	b	403d60 <__fxstatat@plt+0x2440>
  403d40:	ldr	w8, [sp, #28]
  403d44:	ldr	w9, [sp, #40]
  403d48:	orr	w8, w9, w8
  403d4c:	str	w8, [sp, #40]
  403d50:	ldr	w8, [sp, #28]
  403d54:	ldr	w9, [sp, #44]
  403d58:	bic	w8, w9, w8
  403d5c:	str	w8, [sp, #44]
  403d60:	ldr	x8, [sp, #56]
  403d64:	add	x8, x8, #0x10
  403d68:	str	x8, [sp, #56]
  403d6c:	b	403b34 <__fxstatat@plt+0x2214>
  403d70:	ldr	x8, [sp, #48]
  403d74:	cbz	x8, 403d84 <__fxstatat@plt+0x2464>
  403d78:	ldr	w8, [sp, #40]
  403d7c:	ldr	x9, [sp, #48]
  403d80:	str	w8, [x9]
  403d84:	ldr	w0, [sp, #44]
  403d88:	add	sp, sp, #0x50
  403d8c:	ret
  403d90:	sub	sp, sp, #0x30
  403d94:	stp	x29, x30, [sp, #32]
  403d98:	add	x29, sp, #0x20
  403d9c:	stur	x0, [x29, #-8]
  403da0:	ldur	x8, [x29, #-8]
  403da4:	cbnz	x8, 403dc4 <__fxstatat@plt+0x24a4>
  403da8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  403dac:	add	x8, x8, #0x270
  403db0:	ldr	x1, [x8]
  403db4:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  403db8:	add	x0, x0, #0xa28
  403dbc:	bl	4015b0 <fputs@plt>
  403dc0:	bl	401760 <abort@plt>
  403dc4:	ldur	x0, [x29, #-8]
  403dc8:	mov	w1, #0x2f                  	// #47
  403dcc:	bl	401730 <strrchr@plt>
  403dd0:	str	x0, [sp, #16]
  403dd4:	ldr	x8, [sp, #16]
  403dd8:	cbz	x8, 403dec <__fxstatat@plt+0x24cc>
  403ddc:	ldr	x8, [sp, #16]
  403de0:	add	x8, x8, #0x1
  403de4:	str	x8, [sp]
  403de8:	b	403df4 <__fxstatat@plt+0x24d4>
  403dec:	ldur	x8, [x29, #-8]
  403df0:	str	x8, [sp]
  403df4:	ldr	x8, [sp]
  403df8:	str	x8, [sp, #8]
  403dfc:	ldr	x8, [sp, #8]
  403e00:	ldur	x9, [x29, #-8]
  403e04:	subs	x8, x8, x9
  403e08:	cmp	x8, #0x7
  403e0c:	b.lt	403e6c <__fxstatat@plt+0x254c>  // b.tstop
  403e10:	ldr	x8, [sp, #8]
  403e14:	mov	x9, #0xfffffffffffffff9    	// #-7
  403e18:	add	x0, x8, x9
  403e1c:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  403e20:	add	x1, x1, #0xa60
  403e24:	mov	x2, #0x7                   	// #7
  403e28:	bl	401690 <strncmp@plt>
  403e2c:	cbnz	w0, 403e6c <__fxstatat@plt+0x254c>
  403e30:	ldr	x8, [sp, #8]
  403e34:	stur	x8, [x29, #-8]
  403e38:	ldr	x0, [sp, #8]
  403e3c:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  403e40:	add	x1, x1, #0xa68
  403e44:	mov	x2, #0x3                   	// #3
  403e48:	bl	401690 <strncmp@plt>
  403e4c:	cbnz	w0, 403e6c <__fxstatat@plt+0x254c>
  403e50:	ldr	x8, [sp, #8]
  403e54:	add	x8, x8, #0x3
  403e58:	stur	x8, [x29, #-8]
  403e5c:	ldur	x8, [x29, #-8]
  403e60:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  403e64:	add	x9, x9, #0x290
  403e68:	str	x8, [x9]
  403e6c:	ldur	x8, [x29, #-8]
  403e70:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  403e74:	add	x9, x9, #0x2e0
  403e78:	str	x8, [x9]
  403e7c:	ldur	x8, [x29, #-8]
  403e80:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  403e84:	add	x9, x9, #0x268
  403e88:	str	x8, [x9]
  403e8c:	ldp	x29, x30, [sp, #32]
  403e90:	add	sp, sp, #0x30
  403e94:	ret
  403e98:	sub	sp, sp, #0x40
  403e9c:	stp	x29, x30, [sp, #48]
  403ea0:	add	x29, sp, #0x30
  403ea4:	stur	x0, [x29, #-8]
  403ea8:	bl	4018c0 <__errno_location@plt>
  403eac:	ldr	w8, [x0]
  403eb0:	stur	w8, [x29, #-12]
  403eb4:	ldur	x9, [x29, #-8]
  403eb8:	cbz	x9, 403ec8 <__fxstatat@plt+0x25a8>
  403ebc:	ldur	x8, [x29, #-8]
  403ec0:	str	x8, [sp, #16]
  403ec4:	b	403ed4 <__fxstatat@plt+0x25b4>
  403ec8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  403ecc:	add	x8, x8, #0x2e8
  403ed0:	str	x8, [sp, #16]
  403ed4:	ldr	x8, [sp, #16]
  403ed8:	mov	x0, x8
  403edc:	mov	x1, #0x38                  	// #56
  403ee0:	bl	406bbc <__fxstatat@plt+0x529c>
  403ee4:	str	x0, [sp, #24]
  403ee8:	ldur	w9, [x29, #-12]
  403eec:	str	w9, [sp, #12]
  403ef0:	bl	4018c0 <__errno_location@plt>
  403ef4:	ldr	w9, [sp, #12]
  403ef8:	str	w9, [x0]
  403efc:	ldr	x0, [sp, #24]
  403f00:	ldp	x29, x30, [sp, #48]
  403f04:	add	sp, sp, #0x40
  403f08:	ret
  403f0c:	sub	sp, sp, #0x10
  403f10:	str	x0, [sp, #8]
  403f14:	ldr	x8, [sp, #8]
  403f18:	cbz	x8, 403f28 <__fxstatat@plt+0x2608>
  403f1c:	ldr	x8, [sp, #8]
  403f20:	str	x8, [sp]
  403f24:	b	403f34 <__fxstatat@plt+0x2614>
  403f28:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  403f2c:	add	x8, x8, #0x2e8
  403f30:	str	x8, [sp]
  403f34:	ldr	x8, [sp]
  403f38:	ldr	w0, [x8]
  403f3c:	add	sp, sp, #0x10
  403f40:	ret
  403f44:	sub	sp, sp, #0x20
  403f48:	str	x0, [sp, #24]
  403f4c:	str	w1, [sp, #20]
  403f50:	ldr	w8, [sp, #20]
  403f54:	ldr	x9, [sp, #24]
  403f58:	str	w8, [sp, #16]
  403f5c:	cbz	x9, 403f6c <__fxstatat@plt+0x264c>
  403f60:	ldr	x8, [sp, #24]
  403f64:	str	x8, [sp, #8]
  403f68:	b	403f78 <__fxstatat@plt+0x2658>
  403f6c:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  403f70:	add	x8, x8, #0x2e8
  403f74:	str	x8, [sp, #8]
  403f78:	ldr	x8, [sp, #8]
  403f7c:	ldr	w9, [sp, #16]
  403f80:	str	w9, [x8]
  403f84:	add	sp, sp, #0x20
  403f88:	ret
  403f8c:	sub	sp, sp, #0x30
  403f90:	str	x0, [sp, #40]
  403f94:	strb	w1, [sp, #39]
  403f98:	str	w2, [sp, #32]
  403f9c:	ldrb	w8, [sp, #39]
  403fa0:	strb	w8, [sp, #31]
  403fa4:	ldr	x9, [sp, #40]
  403fa8:	cbz	x9, 403fb8 <__fxstatat@plt+0x2698>
  403fac:	ldr	x8, [sp, #40]
  403fb0:	str	x8, [sp]
  403fb4:	b	403fc4 <__fxstatat@plt+0x26a4>
  403fb8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  403fbc:	add	x8, x8, #0x2e8
  403fc0:	str	x8, [sp]
  403fc4:	ldr	x8, [sp]
  403fc8:	add	x8, x8, #0x8
  403fcc:	ldrb	w9, [sp, #31]
  403fd0:	mov	w10, w9
  403fd4:	mov	x11, #0x20                  	// #32
  403fd8:	udiv	x10, x10, x11
  403fdc:	mov	x12, #0x4                   	// #4
  403fe0:	mul	x10, x12, x10
  403fe4:	add	x8, x8, x10
  403fe8:	str	x8, [sp, #16]
  403fec:	ldrb	w9, [sp, #31]
  403ff0:	mov	w8, w9
  403ff4:	udiv	x10, x8, x11
  403ff8:	mul	x10, x10, x11
  403ffc:	subs	x8, x8, x10
  404000:	str	w8, [sp, #12]
  404004:	ldr	x10, [sp, #16]
  404008:	ldr	w8, [x10]
  40400c:	ldr	w9, [sp, #12]
  404010:	lsr	w8, w8, w9
  404014:	and	w8, w8, #0x1
  404018:	str	w8, [sp, #8]
  40401c:	ldr	w8, [sp, #32]
  404020:	and	w8, w8, #0x1
  404024:	ldr	w9, [sp, #8]
  404028:	eor	w8, w8, w9
  40402c:	ldr	w9, [sp, #12]
  404030:	lsl	w8, w8, w9
  404034:	ldr	x10, [sp, #16]
  404038:	ldr	w9, [x10]
  40403c:	eor	w8, w9, w8
  404040:	str	w8, [x10]
  404044:	ldr	w0, [sp, #8]
  404048:	add	sp, sp, #0x30
  40404c:	ret
  404050:	sub	sp, sp, #0x10
  404054:	str	x0, [sp, #8]
  404058:	str	w1, [sp, #4]
  40405c:	ldr	x8, [sp, #8]
  404060:	cbnz	x8, 404070 <__fxstatat@plt+0x2750>
  404064:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  404068:	add	x8, x8, #0x2e8
  40406c:	str	x8, [sp, #8]
  404070:	ldr	x8, [sp, #8]
  404074:	ldr	w9, [x8, #4]
  404078:	str	w9, [sp]
  40407c:	ldr	w9, [sp, #4]
  404080:	ldr	x8, [sp, #8]
  404084:	str	w9, [x8, #4]
  404088:	ldr	w0, [sp]
  40408c:	add	sp, sp, #0x10
  404090:	ret
  404094:	sub	sp, sp, #0x30
  404098:	stp	x29, x30, [sp, #32]
  40409c:	add	x29, sp, #0x20
  4040a0:	stur	x0, [x29, #-8]
  4040a4:	str	x1, [sp, #16]
  4040a8:	str	x2, [sp, #8]
  4040ac:	ldur	x8, [x29, #-8]
  4040b0:	cbnz	x8, 4040c0 <__fxstatat@plt+0x27a0>
  4040b4:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4040b8:	add	x8, x8, #0x2e8
  4040bc:	stur	x8, [x29, #-8]
  4040c0:	ldur	x8, [x29, #-8]
  4040c4:	mov	w9, #0xa                   	// #10
  4040c8:	str	w9, [x8]
  4040cc:	ldr	x8, [sp, #16]
  4040d0:	cbz	x8, 4040dc <__fxstatat@plt+0x27bc>
  4040d4:	ldr	x8, [sp, #8]
  4040d8:	cbnz	x8, 4040e0 <__fxstatat@plt+0x27c0>
  4040dc:	bl	401760 <abort@plt>
  4040e0:	ldr	x8, [sp, #16]
  4040e4:	ldur	x9, [x29, #-8]
  4040e8:	str	x8, [x9, #40]
  4040ec:	ldr	x8, [sp, #8]
  4040f0:	ldur	x9, [x29, #-8]
  4040f4:	str	x8, [x9, #48]
  4040f8:	ldp	x29, x30, [sp, #32]
  4040fc:	add	sp, sp, #0x30
  404100:	ret
  404104:	sub	sp, sp, #0x70
  404108:	stp	x29, x30, [sp, #96]
  40410c:	add	x29, sp, #0x60
  404110:	stur	x0, [x29, #-8]
  404114:	stur	x1, [x29, #-16]
  404118:	stur	x2, [x29, #-24]
  40411c:	stur	x3, [x29, #-32]
  404120:	stur	x4, [x29, #-40]
  404124:	ldur	x8, [x29, #-40]
  404128:	cbz	x8, 404138 <__fxstatat@plt+0x2818>
  40412c:	ldur	x8, [x29, #-40]
  404130:	str	x8, [sp, #24]
  404134:	b	404144 <__fxstatat@plt+0x2824>
  404138:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  40413c:	add	x8, x8, #0x2e8
  404140:	str	x8, [sp, #24]
  404144:	ldr	x8, [sp, #24]
  404148:	str	x8, [sp, #48]
  40414c:	bl	4018c0 <__errno_location@plt>
  404150:	ldr	w9, [x0]
  404154:	str	w9, [sp, #44]
  404158:	ldur	x0, [x29, #-8]
  40415c:	ldur	x1, [x29, #-16]
  404160:	ldur	x2, [x29, #-24]
  404164:	ldur	x3, [x29, #-32]
  404168:	ldr	x8, [sp, #48]
  40416c:	ldr	w4, [x8]
  404170:	ldr	x8, [sp, #48]
  404174:	ldr	w5, [x8, #4]
  404178:	ldr	x8, [sp, #48]
  40417c:	add	x6, x8, #0x8
  404180:	ldr	x8, [sp, #48]
  404184:	ldr	x7, [x8, #40]
  404188:	ldr	x8, [sp, #48]
  40418c:	ldr	x8, [x8, #48]
  404190:	mov	x10, sp
  404194:	str	x8, [x10]
  404198:	bl	4041c4 <__fxstatat@plt+0x28a4>
  40419c:	str	x0, [sp, #32]
  4041a0:	ldr	w9, [sp, #44]
  4041a4:	str	w9, [sp, #20]
  4041a8:	bl	4018c0 <__errno_location@plt>
  4041ac:	ldr	w9, [sp, #20]
  4041b0:	str	w9, [x0]
  4041b4:	ldr	x0, [sp, #32]
  4041b8:	ldp	x29, x30, [sp, #96]
  4041bc:	add	sp, sp, #0x70
  4041c0:	ret
  4041c4:	sub	sp, sp, #0x130
  4041c8:	stp	x29, x30, [sp, #272]
  4041cc:	str	x28, [sp, #288]
  4041d0:	add	x29, sp, #0x110
  4041d4:	ldr	x8, [x29, #32]
  4041d8:	mov	x9, xzr
  4041dc:	mov	w10, #0x0                   	// #0
  4041e0:	mov	w11, #0x1                   	// #1
  4041e4:	mov	w12, #0x1                   	// #1
  4041e8:	stur	x0, [x29, #-16]
  4041ec:	stur	x1, [x29, #-24]
  4041f0:	stur	x2, [x29, #-32]
  4041f4:	stur	x3, [x29, #-40]
  4041f8:	stur	w4, [x29, #-44]
  4041fc:	stur	w5, [x29, #-48]
  404200:	stur	x6, [x29, #-56]
  404204:	stur	x7, [x29, #-64]
  404208:	stur	x8, [x29, #-72]
  40420c:	stur	xzr, [x29, #-88]
  404210:	stur	xzr, [x29, #-96]
  404214:	stur	x9, [x29, #-104]
  404218:	stur	xzr, [x29, #-112]
  40421c:	sturb	w10, [x29, #-113]
  404220:	str	w10, [sp, #84]
  404224:	str	w11, [sp, #80]
  404228:	str	w12, [sp, #76]
  40422c:	bl	4017f0 <__ctype_get_mb_cur_max@plt>
  404230:	cmp	x0, #0x1
  404234:	cset	w10, eq  // eq = none
  404238:	ldr	w11, [sp, #76]
  40423c:	and	w10, w10, w11
  404240:	sturb	w10, [x29, #-114]
  404244:	ldur	w10, [x29, #-48]
  404248:	tst	w10, #0x2
  40424c:	cset	w10, ne  // ne = any
  404250:	and	w10, w10, w11
  404254:	sturb	w10, [x29, #-115]
  404258:	ldr	w10, [sp, #84]
  40425c:	sturb	w10, [x29, #-116]
  404260:	sturb	w10, [x29, #-117]
  404264:	ldr	w12, [sp, #80]
  404268:	sturb	w12, [x29, #-118]
  40426c:	ldur	w8, [x29, #-44]
  404270:	subs	w8, w8, #0x0
  404274:	mov	w9, w8
  404278:	ubfx	x9, x9, #0, #32
  40427c:	cmp	x9, #0xa
  404280:	str	x9, [sp, #64]
  404284:	b.hi	404454 <__fxstatat@plt+0x2b34>  // b.pmore
  404288:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  40428c:	add	x8, x8, #0xa70
  404290:	ldr	x11, [sp, #64]
  404294:	ldrsw	x10, [x8, x11, lsl #2]
  404298:	add	x9, x8, x10
  40429c:	br	x9
  4042a0:	mov	w8, #0x5                   	// #5
  4042a4:	stur	w8, [x29, #-44]
  4042a8:	mov	w8, #0x1                   	// #1
  4042ac:	sturb	w8, [x29, #-115]
  4042b0:	ldurb	w8, [x29, #-115]
  4042b4:	tbnz	w8, #0, 4042e8 <__fxstatat@plt+0x29c8>
  4042b8:	ldur	x8, [x29, #-88]
  4042bc:	ldur	x9, [x29, #-24]
  4042c0:	cmp	x8, x9
  4042c4:	b.cs	4042dc <__fxstatat@plt+0x29bc>  // b.hs, b.nlast
  4042c8:	ldur	x8, [x29, #-16]
  4042cc:	ldur	x9, [x29, #-88]
  4042d0:	add	x8, x8, x9
  4042d4:	mov	w10, #0x22                  	// #34
  4042d8:	strb	w10, [x8]
  4042dc:	ldur	x8, [x29, #-88]
  4042e0:	add	x8, x8, #0x1
  4042e4:	stur	x8, [x29, #-88]
  4042e8:	mov	w8, #0x1                   	// #1
  4042ec:	sturb	w8, [x29, #-113]
  4042f0:	adrp	x9, 40e000 <__fxstatat@plt+0xc6e0>
  4042f4:	add	x9, x9, #0xd64
  4042f8:	stur	x9, [x29, #-104]
  4042fc:	mov	x9, #0x1                   	// #1
  404300:	stur	x9, [x29, #-112]
  404304:	b	404458 <__fxstatat@plt+0x2b38>
  404308:	mov	w8, #0x1                   	// #1
  40430c:	sturb	w8, [x29, #-113]
  404310:	mov	w8, #0x0                   	// #0
  404314:	sturb	w8, [x29, #-115]
  404318:	b	404458 <__fxstatat@plt+0x2b38>
  40431c:	ldur	w8, [x29, #-44]
  404320:	cmp	w8, #0xa
  404324:	b.eq	404350 <__fxstatat@plt+0x2a30>  // b.none
  404328:	ldur	w1, [x29, #-44]
  40432c:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  404330:	add	x0, x0, #0xd66
  404334:	bl	405f9c <__fxstatat@plt+0x467c>
  404338:	stur	x0, [x29, #-64]
  40433c:	ldur	w1, [x29, #-44]
  404340:	adrp	x0, 40e000 <__fxstatat@plt+0xc6e0>
  404344:	add	x0, x0, #0xd68
  404348:	bl	405f9c <__fxstatat@plt+0x467c>
  40434c:	stur	x0, [x29, #-72]
  404350:	ldurb	w8, [x29, #-115]
  404354:	tbnz	w8, #0, 4043b0 <__fxstatat@plt+0x2a90>
  404358:	ldur	x8, [x29, #-64]
  40435c:	stur	x8, [x29, #-104]
  404360:	ldur	x8, [x29, #-104]
  404364:	ldrb	w9, [x8]
  404368:	cbz	w9, 4043b0 <__fxstatat@plt+0x2a90>
  40436c:	ldur	x8, [x29, #-88]
  404370:	ldur	x9, [x29, #-24]
  404374:	cmp	x8, x9
  404378:	b.cs	404394 <__fxstatat@plt+0x2a74>  // b.hs, b.nlast
  40437c:	ldur	x8, [x29, #-104]
  404380:	ldrb	w9, [x8]
  404384:	ldur	x8, [x29, #-16]
  404388:	ldur	x10, [x29, #-88]
  40438c:	add	x8, x8, x10
  404390:	strb	w9, [x8]
  404394:	ldur	x8, [x29, #-88]
  404398:	add	x8, x8, #0x1
  40439c:	stur	x8, [x29, #-88]
  4043a0:	ldur	x8, [x29, #-104]
  4043a4:	add	x8, x8, #0x1
  4043a8:	stur	x8, [x29, #-104]
  4043ac:	b	404360 <__fxstatat@plt+0x2a40>
  4043b0:	mov	w8, #0x1                   	// #1
  4043b4:	sturb	w8, [x29, #-113]
  4043b8:	ldur	x9, [x29, #-72]
  4043bc:	stur	x9, [x29, #-104]
  4043c0:	ldur	x0, [x29, #-104]
  4043c4:	bl	4015a0 <strlen@plt>
  4043c8:	stur	x0, [x29, #-112]
  4043cc:	b	404458 <__fxstatat@plt+0x2b38>
  4043d0:	mov	w8, #0x1                   	// #1
  4043d4:	sturb	w8, [x29, #-113]
  4043d8:	mov	w8, #0x1                   	// #1
  4043dc:	sturb	w8, [x29, #-115]
  4043e0:	ldurb	w8, [x29, #-115]
  4043e4:	tbnz	w8, #0, 4043f0 <__fxstatat@plt+0x2ad0>
  4043e8:	mov	w8, #0x1                   	// #1
  4043ec:	sturb	w8, [x29, #-113]
  4043f0:	mov	w8, #0x2                   	// #2
  4043f4:	stur	w8, [x29, #-44]
  4043f8:	ldurb	w8, [x29, #-115]
  4043fc:	tbnz	w8, #0, 404430 <__fxstatat@plt+0x2b10>
  404400:	ldur	x8, [x29, #-88]
  404404:	ldur	x9, [x29, #-24]
  404408:	cmp	x8, x9
  40440c:	b.cs	404424 <__fxstatat@plt+0x2b04>  // b.hs, b.nlast
  404410:	ldur	x8, [x29, #-16]
  404414:	ldur	x9, [x29, #-88]
  404418:	add	x8, x8, x9
  40441c:	mov	w10, #0x27                  	// #39
  404420:	strb	w10, [x8]
  404424:	ldur	x8, [x29, #-88]
  404428:	add	x8, x8, #0x1
  40442c:	stur	x8, [x29, #-88]
  404430:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  404434:	add	x8, x8, #0xd68
  404438:	stur	x8, [x29, #-104]
  40443c:	mov	x8, #0x1                   	// #1
  404440:	stur	x8, [x29, #-112]
  404444:	b	404458 <__fxstatat@plt+0x2b38>
  404448:	mov	w8, #0x0                   	// #0
  40444c:	sturb	w8, [x29, #-115]
  404450:	b	404458 <__fxstatat@plt+0x2b38>
  404454:	bl	401760 <abort@plt>
  404458:	stur	xzr, [x29, #-80]
  40445c:	ldur	x8, [x29, #-40]
  404460:	mov	x9, #0xffffffffffffffff    	// #-1
  404464:	cmp	x8, x9
  404468:	b.ne	40448c <__fxstatat@plt+0x2b6c>  // b.any
  40446c:	ldur	x8, [x29, #-32]
  404470:	ldur	x9, [x29, #-80]
  404474:	ldrb	w10, [x8, x9]
  404478:	cmp	w10, #0x0
  40447c:	cset	w10, eq  // eq = none
  404480:	and	w10, w10, #0x1
  404484:	str	w10, [sp, #60]
  404488:	b	4044a4 <__fxstatat@plt+0x2b84>
  40448c:	ldur	x8, [x29, #-80]
  404490:	ldur	x9, [x29, #-40]
  404494:	cmp	x8, x9
  404498:	cset	w10, eq  // eq = none
  40449c:	and	w10, w10, #0x1
  4044a0:	str	w10, [sp, #60]
  4044a4:	ldr	w8, [sp, #60]
  4044a8:	cmp	w8, #0x0
  4044ac:	cset	w8, ne  // ne = any
  4044b0:	eor	w8, w8, #0x1
  4044b4:	tbnz	w8, #0, 4044bc <__fxstatat@plt+0x2b9c>
  4044b8:	b	4052f0 <__fxstatat@plt+0x39d0>
  4044bc:	mov	w8, #0x0                   	// #0
  4044c0:	sturb	w8, [x29, #-121]
  4044c4:	sturb	w8, [x29, #-122]
  4044c8:	sturb	w8, [x29, #-123]
  4044cc:	ldurb	w8, [x29, #-113]
  4044d0:	tbnz	w8, #0, 4044d8 <__fxstatat@plt+0x2bb8>
  4044d4:	b	40457c <__fxstatat@plt+0x2c5c>
  4044d8:	ldur	w8, [x29, #-44]
  4044dc:	cmp	w8, #0x2
  4044e0:	b.eq	40457c <__fxstatat@plt+0x2c5c>  // b.none
  4044e4:	ldur	x8, [x29, #-112]
  4044e8:	cbz	x8, 40457c <__fxstatat@plt+0x2c5c>
  4044ec:	ldur	x8, [x29, #-80]
  4044f0:	ldur	x9, [x29, #-112]
  4044f4:	add	x8, x8, x9
  4044f8:	ldur	x9, [x29, #-40]
  4044fc:	mov	x10, #0xffffffffffffffff    	// #-1
  404500:	cmp	x9, x10
  404504:	str	x8, [sp, #48]
  404508:	b.ne	404530 <__fxstatat@plt+0x2c10>  // b.any
  40450c:	ldur	x8, [x29, #-112]
  404510:	mov	x9, #0x1                   	// #1
  404514:	cmp	x9, x8
  404518:	b.cs	404530 <__fxstatat@plt+0x2c10>  // b.hs, b.nlast
  40451c:	ldur	x0, [x29, #-32]
  404520:	bl	4015a0 <strlen@plt>
  404524:	stur	x0, [x29, #-40]
  404528:	str	x0, [sp, #40]
  40452c:	b	404538 <__fxstatat@plt+0x2c18>
  404530:	ldur	x8, [x29, #-40]
  404534:	str	x8, [sp, #40]
  404538:	ldr	x8, [sp, #40]
  40453c:	ldr	x9, [sp, #48]
  404540:	cmp	x9, x8
  404544:	b.hi	40457c <__fxstatat@plt+0x2c5c>  // b.pmore
  404548:	ldur	x8, [x29, #-32]
  40454c:	ldur	x9, [x29, #-80]
  404550:	add	x0, x8, x9
  404554:	ldur	x1, [x29, #-104]
  404558:	ldur	x2, [x29, #-112]
  40455c:	bl	401780 <memcmp@plt>
  404560:	cbnz	w0, 40457c <__fxstatat@plt+0x2c5c>
  404564:	ldurb	w8, [x29, #-115]
  404568:	tbnz	w8, #0, 404570 <__fxstatat@plt+0x2c50>
  40456c:	b	404574 <__fxstatat@plt+0x2c54>
  404570:	b	405428 <__fxstatat@plt+0x3b08>
  404574:	mov	w8, #0x1                   	// #1
  404578:	sturb	w8, [x29, #-121]
  40457c:	ldur	x8, [x29, #-32]
  404580:	ldur	x9, [x29, #-80]
  404584:	add	x8, x8, x9
  404588:	ldrb	w10, [x8]
  40458c:	sturb	w10, [x29, #-119]
  404590:	ldurb	w10, [x29, #-119]
  404594:	subs	w10, w10, #0x0
  404598:	mov	w8, w10
  40459c:	ubfx	x8, x8, #0, #32
  4045a0:	cmp	x8, #0x7e
  4045a4:	str	x8, [sp, #32]
  4045a8:	b.hi	404ba0 <__fxstatat@plt+0x3280>  // b.pmore
  4045ac:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4045b0:	add	x8, x8, #0xa9c
  4045b4:	ldr	x11, [sp, #32]
  4045b8:	ldrsw	x10, [x8, x11, lsl #2]
  4045bc:	add	x9, x8, x10
  4045c0:	br	x9
  4045c4:	ldurb	w8, [x29, #-113]
  4045c8:	tbnz	w8, #0, 4045d0 <__fxstatat@plt+0x2cb0>
  4045cc:	b	404784 <__fxstatat@plt+0x2e64>
  4045d0:	ldurb	w8, [x29, #-115]
  4045d4:	tbnz	w8, #0, 4045dc <__fxstatat@plt+0x2cbc>
  4045d8:	b	4045e0 <__fxstatat@plt+0x2cc0>
  4045dc:	b	405428 <__fxstatat@plt+0x3b08>
  4045e0:	mov	w8, #0x1                   	// #1
  4045e4:	sturb	w8, [x29, #-122]
  4045e8:	ldur	w8, [x29, #-44]
  4045ec:	cmp	w8, #0x2
  4045f0:	b.ne	404694 <__fxstatat@plt+0x2d74>  // b.any
  4045f4:	ldurb	w8, [x29, #-116]
  4045f8:	tbnz	w8, #0, 404694 <__fxstatat@plt+0x2d74>
  4045fc:	ldur	x8, [x29, #-88]
  404600:	ldur	x9, [x29, #-24]
  404604:	cmp	x8, x9
  404608:	b.cs	404620 <__fxstatat@plt+0x2d00>  // b.hs, b.nlast
  40460c:	ldur	x8, [x29, #-16]
  404610:	ldur	x9, [x29, #-88]
  404614:	add	x8, x8, x9
  404618:	mov	w10, #0x27                  	// #39
  40461c:	strb	w10, [x8]
  404620:	ldur	x8, [x29, #-88]
  404624:	add	x8, x8, #0x1
  404628:	stur	x8, [x29, #-88]
  40462c:	ldur	x8, [x29, #-88]
  404630:	ldur	x9, [x29, #-24]
  404634:	cmp	x8, x9
  404638:	b.cs	404650 <__fxstatat@plt+0x2d30>  // b.hs, b.nlast
  40463c:	ldur	x8, [x29, #-16]
  404640:	ldur	x9, [x29, #-88]
  404644:	add	x8, x8, x9
  404648:	mov	w10, #0x24                  	// #36
  40464c:	strb	w10, [x8]
  404650:	ldur	x8, [x29, #-88]
  404654:	add	x8, x8, #0x1
  404658:	stur	x8, [x29, #-88]
  40465c:	ldur	x8, [x29, #-88]
  404660:	ldur	x9, [x29, #-24]
  404664:	cmp	x8, x9
  404668:	b.cs	404680 <__fxstatat@plt+0x2d60>  // b.hs, b.nlast
  40466c:	ldur	x8, [x29, #-16]
  404670:	ldur	x9, [x29, #-88]
  404674:	add	x8, x8, x9
  404678:	mov	w10, #0x27                  	// #39
  40467c:	strb	w10, [x8]
  404680:	ldur	x8, [x29, #-88]
  404684:	add	x8, x8, #0x1
  404688:	stur	x8, [x29, #-88]
  40468c:	mov	w8, #0x1                   	// #1
  404690:	sturb	w8, [x29, #-116]
  404694:	ldur	x8, [x29, #-88]
  404698:	ldur	x9, [x29, #-24]
  40469c:	cmp	x8, x9
  4046a0:	b.cs	4046b8 <__fxstatat@plt+0x2d98>  // b.hs, b.nlast
  4046a4:	ldur	x8, [x29, #-16]
  4046a8:	ldur	x9, [x29, #-88]
  4046ac:	add	x8, x8, x9
  4046b0:	mov	w10, #0x5c                  	// #92
  4046b4:	strb	w10, [x8]
  4046b8:	ldur	x8, [x29, #-88]
  4046bc:	add	x8, x8, #0x1
  4046c0:	stur	x8, [x29, #-88]
  4046c4:	ldur	w8, [x29, #-44]
  4046c8:	cmp	w8, #0x2
  4046cc:	b.eq	404778 <__fxstatat@plt+0x2e58>  // b.none
  4046d0:	ldur	x8, [x29, #-80]
  4046d4:	add	x8, x8, #0x1
  4046d8:	ldur	x9, [x29, #-40]
  4046dc:	cmp	x8, x9
  4046e0:	b.cs	404778 <__fxstatat@plt+0x2e58>  // b.hs, b.nlast
  4046e4:	ldur	x8, [x29, #-32]
  4046e8:	ldur	x9, [x29, #-80]
  4046ec:	add	x9, x9, #0x1
  4046f0:	ldrb	w10, [x8, x9]
  4046f4:	mov	w11, #0x30                  	// #48
  4046f8:	cmp	w11, w10
  4046fc:	b.gt	404778 <__fxstatat@plt+0x2e58>
  404700:	ldur	x8, [x29, #-32]
  404704:	ldur	x9, [x29, #-80]
  404708:	add	x9, x9, #0x1
  40470c:	ldrb	w10, [x8, x9]
  404710:	cmp	w10, #0x39
  404714:	b.gt	404778 <__fxstatat@plt+0x2e58>
  404718:	ldur	x8, [x29, #-88]
  40471c:	ldur	x9, [x29, #-24]
  404720:	cmp	x8, x9
  404724:	b.cs	40473c <__fxstatat@plt+0x2e1c>  // b.hs, b.nlast
  404728:	ldur	x8, [x29, #-16]
  40472c:	ldur	x9, [x29, #-88]
  404730:	add	x8, x8, x9
  404734:	mov	w10, #0x30                  	// #48
  404738:	strb	w10, [x8]
  40473c:	ldur	x8, [x29, #-88]
  404740:	add	x8, x8, #0x1
  404744:	stur	x8, [x29, #-88]
  404748:	ldur	x8, [x29, #-88]
  40474c:	ldur	x9, [x29, #-24]
  404750:	cmp	x8, x9
  404754:	b.cs	40476c <__fxstatat@plt+0x2e4c>  // b.hs, b.nlast
  404758:	ldur	x8, [x29, #-16]
  40475c:	ldur	x9, [x29, #-88]
  404760:	add	x8, x8, x9
  404764:	mov	w10, #0x30                  	// #48
  404768:	strb	w10, [x8]
  40476c:	ldur	x8, [x29, #-88]
  404770:	add	x8, x8, #0x1
  404774:	stur	x8, [x29, #-88]
  404778:	mov	w8, #0x30                  	// #48
  40477c:	sturb	w8, [x29, #-119]
  404780:	b	404794 <__fxstatat@plt+0x2e74>
  404784:	ldur	w8, [x29, #-48]
  404788:	and	w8, w8, #0x1
  40478c:	cbz	w8, 404794 <__fxstatat@plt+0x2e74>
  404790:	b	4052e0 <__fxstatat@plt+0x39c0>
  404794:	b	4050c0 <__fxstatat@plt+0x37a0>
  404798:	ldur	w8, [x29, #-44]
  40479c:	cmp	w8, #0x2
  4047a0:	str	w8, [sp, #28]
  4047a4:	b.eq	4047bc <__fxstatat@plt+0x2e9c>  // b.none
  4047a8:	b	4047ac <__fxstatat@plt+0x2e8c>
  4047ac:	ldr	w8, [sp, #28]
  4047b0:	cmp	w8, #0x5
  4047b4:	b.eq	4047d0 <__fxstatat@plt+0x2eb0>  // b.none
  4047b8:	b	404974 <__fxstatat@plt+0x3054>
  4047bc:	ldurb	w8, [x29, #-115]
  4047c0:	tbnz	w8, #0, 4047c8 <__fxstatat@plt+0x2ea8>
  4047c4:	b	4047cc <__fxstatat@plt+0x2eac>
  4047c8:	b	405428 <__fxstatat@plt+0x3b08>
  4047cc:	b	404974 <__fxstatat@plt+0x3054>
  4047d0:	ldur	w8, [x29, #-48]
  4047d4:	and	w8, w8, #0x4
  4047d8:	cbz	w8, 404970 <__fxstatat@plt+0x3050>
  4047dc:	ldur	x8, [x29, #-80]
  4047e0:	add	x8, x8, #0x2
  4047e4:	ldur	x9, [x29, #-40]
  4047e8:	cmp	x8, x9
  4047ec:	b.cs	404970 <__fxstatat@plt+0x3050>  // b.hs, b.nlast
  4047f0:	ldur	x8, [x29, #-32]
  4047f4:	ldur	x9, [x29, #-80]
  4047f8:	add	x9, x9, #0x1
  4047fc:	ldrb	w10, [x8, x9]
  404800:	cmp	w10, #0x3f
  404804:	b.ne	404970 <__fxstatat@plt+0x3050>  // b.any
  404808:	ldur	x8, [x29, #-32]
  40480c:	ldur	x9, [x29, #-80]
  404810:	add	x9, x9, #0x2
  404814:	ldrb	w10, [x8, x9]
  404818:	cmp	w10, #0x21
  40481c:	str	w10, [sp, #24]
  404820:	b.eq	404878 <__fxstatat@plt+0x2f58>  // b.none
  404824:	b	404828 <__fxstatat@plt+0x2f08>
  404828:	ldr	w8, [sp, #24]
  40482c:	subs	w9, w8, #0x27
  404830:	cmp	w9, #0x2
  404834:	b.ls	404878 <__fxstatat@plt+0x2f58>  // b.plast
  404838:	b	40483c <__fxstatat@plt+0x2f1c>
  40483c:	ldr	w8, [sp, #24]
  404840:	cmp	w8, #0x2d
  404844:	b.eq	404878 <__fxstatat@plt+0x2f58>  // b.none
  404848:	b	40484c <__fxstatat@plt+0x2f2c>
  40484c:	ldr	w8, [sp, #24]
  404850:	cmp	w8, #0x2f
  404854:	b.eq	404878 <__fxstatat@plt+0x2f58>  // b.none
  404858:	b	40485c <__fxstatat@plt+0x2f3c>
  40485c:	ldr	w8, [sp, #24]
  404860:	subs	w9, w8, #0x3c
  404864:	cmp	w9, #0x2
  404868:	cset	w9, ls  // ls = plast
  40486c:	eor	w9, w9, #0x1
  404870:	tbnz	w9, #0, 404970 <__fxstatat@plt+0x3050>
  404874:	b	404878 <__fxstatat@plt+0x2f58>
  404878:	ldurb	w8, [x29, #-115]
  40487c:	tbnz	w8, #0, 404884 <__fxstatat@plt+0x2f64>
  404880:	b	404888 <__fxstatat@plt+0x2f68>
  404884:	b	405428 <__fxstatat@plt+0x3b08>
  404888:	ldur	x8, [x29, #-32]
  40488c:	ldur	x9, [x29, #-80]
  404890:	add	x9, x9, #0x2
  404894:	add	x8, x8, x9
  404898:	ldrb	w10, [x8]
  40489c:	sturb	w10, [x29, #-119]
  4048a0:	ldur	x8, [x29, #-80]
  4048a4:	add	x8, x8, #0x2
  4048a8:	stur	x8, [x29, #-80]
  4048ac:	ldur	x8, [x29, #-88]
  4048b0:	ldur	x9, [x29, #-24]
  4048b4:	cmp	x8, x9
  4048b8:	b.cs	4048d0 <__fxstatat@plt+0x2fb0>  // b.hs, b.nlast
  4048bc:	ldur	x8, [x29, #-16]
  4048c0:	ldur	x9, [x29, #-88]
  4048c4:	add	x8, x8, x9
  4048c8:	mov	w10, #0x3f                  	// #63
  4048cc:	strb	w10, [x8]
  4048d0:	ldur	x8, [x29, #-88]
  4048d4:	add	x8, x8, #0x1
  4048d8:	stur	x8, [x29, #-88]
  4048dc:	ldur	x8, [x29, #-88]
  4048e0:	ldur	x9, [x29, #-24]
  4048e4:	cmp	x8, x9
  4048e8:	b.cs	404900 <__fxstatat@plt+0x2fe0>  // b.hs, b.nlast
  4048ec:	ldur	x8, [x29, #-16]
  4048f0:	ldur	x9, [x29, #-88]
  4048f4:	add	x8, x8, x9
  4048f8:	mov	w10, #0x22                  	// #34
  4048fc:	strb	w10, [x8]
  404900:	ldur	x8, [x29, #-88]
  404904:	add	x8, x8, #0x1
  404908:	stur	x8, [x29, #-88]
  40490c:	ldur	x8, [x29, #-88]
  404910:	ldur	x9, [x29, #-24]
  404914:	cmp	x8, x9
  404918:	b.cs	404930 <__fxstatat@plt+0x3010>  // b.hs, b.nlast
  40491c:	ldur	x8, [x29, #-16]
  404920:	ldur	x9, [x29, #-88]
  404924:	add	x8, x8, x9
  404928:	mov	w10, #0x22                  	// #34
  40492c:	strb	w10, [x8]
  404930:	ldur	x8, [x29, #-88]
  404934:	add	x8, x8, #0x1
  404938:	stur	x8, [x29, #-88]
  40493c:	ldur	x8, [x29, #-88]
  404940:	ldur	x9, [x29, #-24]
  404944:	cmp	x8, x9
  404948:	b.cs	404960 <__fxstatat@plt+0x3040>  // b.hs, b.nlast
  40494c:	ldur	x8, [x29, #-16]
  404950:	ldur	x9, [x29, #-88]
  404954:	add	x8, x8, x9
  404958:	mov	w10, #0x3f                  	// #63
  40495c:	strb	w10, [x8]
  404960:	ldur	x8, [x29, #-88]
  404964:	add	x8, x8, #0x1
  404968:	stur	x8, [x29, #-88]
  40496c:	b	404970 <__fxstatat@plt+0x3050>
  404970:	b	404974 <__fxstatat@plt+0x3054>
  404974:	b	4050c0 <__fxstatat@plt+0x37a0>
  404978:	mov	w8, #0x61                  	// #97
  40497c:	sturb	w8, [x29, #-120]
  404980:	b	404a34 <__fxstatat@plt+0x3114>
  404984:	mov	w8, #0x62                  	// #98
  404988:	sturb	w8, [x29, #-120]
  40498c:	b	404a34 <__fxstatat@plt+0x3114>
  404990:	mov	w8, #0x66                  	// #102
  404994:	sturb	w8, [x29, #-120]
  404998:	b	404a34 <__fxstatat@plt+0x3114>
  40499c:	mov	w8, #0x6e                  	// #110
  4049a0:	sturb	w8, [x29, #-120]
  4049a4:	b	404a18 <__fxstatat@plt+0x30f8>
  4049a8:	mov	w8, #0x72                  	// #114
  4049ac:	sturb	w8, [x29, #-120]
  4049b0:	b	404a18 <__fxstatat@plt+0x30f8>
  4049b4:	mov	w8, #0x74                  	// #116
  4049b8:	sturb	w8, [x29, #-120]
  4049bc:	b	404a18 <__fxstatat@plt+0x30f8>
  4049c0:	mov	w8, #0x76                  	// #118
  4049c4:	sturb	w8, [x29, #-120]
  4049c8:	b	404a34 <__fxstatat@plt+0x3114>
  4049cc:	ldurb	w8, [x29, #-119]
  4049d0:	sturb	w8, [x29, #-120]
  4049d4:	ldur	w8, [x29, #-44]
  4049d8:	cmp	w8, #0x2
  4049dc:	b.ne	4049f4 <__fxstatat@plt+0x30d4>  // b.any
  4049e0:	ldurb	w8, [x29, #-115]
  4049e4:	tbnz	w8, #0, 4049ec <__fxstatat@plt+0x30cc>
  4049e8:	b	4049f0 <__fxstatat@plt+0x30d0>
  4049ec:	b	405428 <__fxstatat@plt+0x3b08>
  4049f0:	b	405224 <__fxstatat@plt+0x3904>
  4049f4:	ldurb	w8, [x29, #-113]
  4049f8:	tbnz	w8, #0, 404a00 <__fxstatat@plt+0x30e0>
  4049fc:	b	404a18 <__fxstatat@plt+0x30f8>
  404a00:	ldurb	w8, [x29, #-115]
  404a04:	tbnz	w8, #0, 404a0c <__fxstatat@plt+0x30ec>
  404a08:	b	404a18 <__fxstatat@plt+0x30f8>
  404a0c:	ldur	x8, [x29, #-112]
  404a10:	cbz	x8, 404a18 <__fxstatat@plt+0x30f8>
  404a14:	b	405224 <__fxstatat@plt+0x3904>
  404a18:	ldur	w8, [x29, #-44]
  404a1c:	cmp	w8, #0x2
  404a20:	b.ne	404a34 <__fxstatat@plt+0x3114>  // b.any
  404a24:	ldurb	w8, [x29, #-115]
  404a28:	tbnz	w8, #0, 404a30 <__fxstatat@plt+0x3110>
  404a2c:	b	404a34 <__fxstatat@plt+0x3114>
  404a30:	b	405428 <__fxstatat@plt+0x3b08>
  404a34:	ldurb	w8, [x29, #-113]
  404a38:	tbnz	w8, #0, 404a40 <__fxstatat@plt+0x3120>
  404a3c:	b	404a4c <__fxstatat@plt+0x312c>
  404a40:	ldurb	w8, [x29, #-120]
  404a44:	sturb	w8, [x29, #-119]
  404a48:	b	405130 <__fxstatat@plt+0x3810>
  404a4c:	b	4050c0 <__fxstatat@plt+0x37a0>
  404a50:	ldur	x8, [x29, #-40]
  404a54:	mov	x9, #0xffffffffffffffff    	// #-1
  404a58:	cmp	x8, x9
  404a5c:	b.ne	404a70 <__fxstatat@plt+0x3150>  // b.any
  404a60:	ldur	x8, [x29, #-32]
  404a64:	ldrb	w9, [x8, #1]
  404a68:	cbz	w9, 404a80 <__fxstatat@plt+0x3160>
  404a6c:	b	404a7c <__fxstatat@plt+0x315c>
  404a70:	ldur	x8, [x29, #-40]
  404a74:	cmp	x8, #0x1
  404a78:	b.eq	404a80 <__fxstatat@plt+0x3160>  // b.none
  404a7c:	b	4050c0 <__fxstatat@plt+0x37a0>
  404a80:	ldur	x8, [x29, #-80]
  404a84:	cbz	x8, 404a8c <__fxstatat@plt+0x316c>
  404a88:	b	4050c0 <__fxstatat@plt+0x37a0>
  404a8c:	mov	w8, #0x1                   	// #1
  404a90:	sturb	w8, [x29, #-123]
  404a94:	ldur	w8, [x29, #-44]
  404a98:	cmp	w8, #0x2
  404a9c:	b.ne	404ab0 <__fxstatat@plt+0x3190>  // b.any
  404aa0:	ldurb	w8, [x29, #-115]
  404aa4:	tbnz	w8, #0, 404aac <__fxstatat@plt+0x318c>
  404aa8:	b	404ab0 <__fxstatat@plt+0x3190>
  404aac:	b	405428 <__fxstatat@plt+0x3b08>
  404ab0:	b	4050c0 <__fxstatat@plt+0x37a0>
  404ab4:	mov	w8, #0x1                   	// #1
  404ab8:	sturb	w8, [x29, #-117]
  404abc:	sturb	w8, [x29, #-123]
  404ac0:	ldur	w8, [x29, #-44]
  404ac4:	cmp	w8, #0x2
  404ac8:	b.ne	404b90 <__fxstatat@plt+0x3270>  // b.any
  404acc:	ldurb	w8, [x29, #-115]
  404ad0:	tbnz	w8, #0, 404ad8 <__fxstatat@plt+0x31b8>
  404ad4:	b	404adc <__fxstatat@plt+0x31bc>
  404ad8:	b	405428 <__fxstatat@plt+0x3b08>
  404adc:	ldur	x8, [x29, #-24]
  404ae0:	cbz	x8, 404af8 <__fxstatat@plt+0x31d8>
  404ae4:	ldur	x8, [x29, #-96]
  404ae8:	cbnz	x8, 404af8 <__fxstatat@plt+0x31d8>
  404aec:	ldur	x8, [x29, #-24]
  404af0:	stur	x8, [x29, #-96]
  404af4:	stur	xzr, [x29, #-24]
  404af8:	ldur	x8, [x29, #-88]
  404afc:	ldur	x9, [x29, #-24]
  404b00:	cmp	x8, x9
  404b04:	b.cs	404b1c <__fxstatat@plt+0x31fc>  // b.hs, b.nlast
  404b08:	ldur	x8, [x29, #-16]
  404b0c:	ldur	x9, [x29, #-88]
  404b10:	add	x8, x8, x9
  404b14:	mov	w10, #0x27                  	// #39
  404b18:	strb	w10, [x8]
  404b1c:	ldur	x8, [x29, #-88]
  404b20:	add	x8, x8, #0x1
  404b24:	stur	x8, [x29, #-88]
  404b28:	ldur	x8, [x29, #-88]
  404b2c:	ldur	x9, [x29, #-24]
  404b30:	cmp	x8, x9
  404b34:	b.cs	404b4c <__fxstatat@plt+0x322c>  // b.hs, b.nlast
  404b38:	ldur	x8, [x29, #-16]
  404b3c:	ldur	x9, [x29, #-88]
  404b40:	add	x8, x8, x9
  404b44:	mov	w10, #0x5c                  	// #92
  404b48:	strb	w10, [x8]
  404b4c:	ldur	x8, [x29, #-88]
  404b50:	add	x8, x8, #0x1
  404b54:	stur	x8, [x29, #-88]
  404b58:	ldur	x8, [x29, #-88]
  404b5c:	ldur	x9, [x29, #-24]
  404b60:	cmp	x8, x9
  404b64:	b.cs	404b7c <__fxstatat@plt+0x325c>  // b.hs, b.nlast
  404b68:	ldur	x8, [x29, #-16]
  404b6c:	ldur	x9, [x29, #-88]
  404b70:	add	x8, x8, x9
  404b74:	mov	w10, #0x27                  	// #39
  404b78:	strb	w10, [x8]
  404b7c:	ldur	x8, [x29, #-88]
  404b80:	add	x8, x8, #0x1
  404b84:	stur	x8, [x29, #-88]
  404b88:	mov	w8, #0x0                   	// #0
  404b8c:	sturb	w8, [x29, #-116]
  404b90:	b	4050c0 <__fxstatat@plt+0x37a0>
  404b94:	mov	w8, #0x1                   	// #1
  404b98:	sturb	w8, [x29, #-123]
  404b9c:	b	4050c0 <__fxstatat@plt+0x37a0>
  404ba0:	ldurb	w8, [x29, #-114]
  404ba4:	tbnz	w8, #0, 404bac <__fxstatat@plt+0x328c>
  404ba8:	b	404bd8 <__fxstatat@plt+0x32b8>
  404bac:	mov	x8, #0x1                   	// #1
  404bb0:	str	x8, [sp, #136]
  404bb4:	bl	4017c0 <__ctype_b_loc@plt>
  404bb8:	ldr	x8, [x0]
  404bbc:	ldurb	w9, [x29, #-119]
  404bc0:	ldrh	w9, [x8, w9, sxtw #1]
  404bc4:	tst	w9, #0x4000
  404bc8:	cset	w9, ne  // ne = any
  404bcc:	and	w9, w9, #0x1
  404bd0:	strb	w9, [sp, #135]
  404bd4:	b	404dc4 <__fxstatat@plt+0x34a4>
  404bd8:	str	xzr, [sp, #120]
  404bdc:	str	xzr, [sp, #136]
  404be0:	mov	w8, #0x1                   	// #1
  404be4:	strb	w8, [sp, #135]
  404be8:	ldur	x9, [x29, #-40]
  404bec:	mov	x10, #0xffffffffffffffff    	// #-1
  404bf0:	cmp	x9, x10
  404bf4:	b.ne	404c04 <__fxstatat@plt+0x32e4>  // b.any
  404bf8:	ldur	x0, [x29, #-32]
  404bfc:	bl	4015a0 <strlen@plt>
  404c00:	stur	x0, [x29, #-40]
  404c04:	ldur	x8, [x29, #-32]
  404c08:	ldur	x9, [x29, #-80]
  404c0c:	ldr	x10, [sp, #136]
  404c10:	add	x9, x9, x10
  404c14:	add	x1, x8, x9
  404c18:	ldur	x8, [x29, #-40]
  404c1c:	ldur	x9, [x29, #-80]
  404c20:	ldr	x10, [sp, #136]
  404c24:	add	x9, x9, x10
  404c28:	subs	x2, x8, x9
  404c2c:	add	x0, sp, #0x74
  404c30:	add	x3, sp, #0x78
  404c34:	bl	40a4a4 <__fxstatat@plt+0x8b84>
  404c38:	str	x0, [sp, #104]
  404c3c:	ldr	x8, [sp, #104]
  404c40:	cbnz	x8, 404c48 <__fxstatat@plt+0x3328>
  404c44:	b	404dc4 <__fxstatat@plt+0x34a4>
  404c48:	ldr	x8, [sp, #104]
  404c4c:	mov	x9, #0xffffffffffffffff    	// #-1
  404c50:	cmp	x8, x9
  404c54:	b.ne	404c64 <__fxstatat@plt+0x3344>  // b.any
  404c58:	mov	w8, #0x0                   	// #0
  404c5c:	strb	w8, [sp, #135]
  404c60:	b	404dc4 <__fxstatat@plt+0x34a4>
  404c64:	ldr	x8, [sp, #104]
  404c68:	mov	x9, #0xfffffffffffffffe    	// #-2
  404c6c:	cmp	x8, x9
  404c70:	b.ne	404cdc <__fxstatat@plt+0x33bc>  // b.any
  404c74:	mov	w8, #0x0                   	// #0
  404c78:	strb	w8, [sp, #135]
  404c7c:	ldur	x8, [x29, #-80]
  404c80:	ldr	x9, [sp, #136]
  404c84:	add	x8, x8, x9
  404c88:	ldur	x9, [x29, #-40]
  404c8c:	mov	w10, #0x0                   	// #0
  404c90:	cmp	x8, x9
  404c94:	str	w10, [sp, #20]
  404c98:	b.cs	404cbc <__fxstatat@plt+0x339c>  // b.hs, b.nlast
  404c9c:	ldur	x8, [x29, #-32]
  404ca0:	ldur	x9, [x29, #-80]
  404ca4:	ldr	x10, [sp, #136]
  404ca8:	add	x9, x9, x10
  404cac:	ldrb	w11, [x8, x9]
  404cb0:	cmp	w11, #0x0
  404cb4:	cset	w11, ne  // ne = any
  404cb8:	str	w11, [sp, #20]
  404cbc:	ldr	w8, [sp, #20]
  404cc0:	tbnz	w8, #0, 404cc8 <__fxstatat@plt+0x33a8>
  404cc4:	b	404cd8 <__fxstatat@plt+0x33b8>
  404cc8:	ldr	x8, [sp, #136]
  404ccc:	add	x8, x8, #0x1
  404cd0:	str	x8, [sp, #136]
  404cd4:	b	404c7c <__fxstatat@plt+0x335c>
  404cd8:	b	404dc4 <__fxstatat@plt+0x34a4>
  404cdc:	ldurb	w8, [x29, #-115]
  404ce0:	tbnz	w8, #0, 404ce8 <__fxstatat@plt+0x33c8>
  404ce4:	b	404d88 <__fxstatat@plt+0x3468>
  404ce8:	ldur	w8, [x29, #-44]
  404cec:	cmp	w8, #0x2
  404cf0:	b.ne	404d88 <__fxstatat@plt+0x3468>  // b.any
  404cf4:	mov	x8, #0x1                   	// #1
  404cf8:	str	x8, [sp, #96]
  404cfc:	ldr	x8, [sp, #96]
  404d00:	ldr	x9, [sp, #104]
  404d04:	cmp	x8, x9
  404d08:	b.cs	404d88 <__fxstatat@plt+0x3468>  // b.hs, b.nlast
  404d0c:	ldur	x8, [x29, #-32]
  404d10:	ldur	x9, [x29, #-80]
  404d14:	ldr	x10, [sp, #136]
  404d18:	add	x9, x9, x10
  404d1c:	ldr	x10, [sp, #96]
  404d20:	add	x9, x9, x10
  404d24:	ldrb	w11, [x8, x9]
  404d28:	subs	w12, w11, #0x5b
  404d2c:	cmp	w12, #0x1
  404d30:	str	w11, [sp, #16]
  404d34:	b.ls	404d74 <__fxstatat@plt+0x3454>  // b.plast
  404d38:	b	404d3c <__fxstatat@plt+0x341c>
  404d3c:	ldr	w8, [sp, #16]
  404d40:	cmp	w8, #0x5e
  404d44:	b.eq	404d74 <__fxstatat@plt+0x3454>  // b.none
  404d48:	b	404d4c <__fxstatat@plt+0x342c>
  404d4c:	ldr	w8, [sp, #16]
  404d50:	cmp	w8, #0x60
  404d54:	b.eq	404d74 <__fxstatat@plt+0x3454>  // b.none
  404d58:	b	404d5c <__fxstatat@plt+0x343c>
  404d5c:	ldr	w8, [sp, #16]
  404d60:	cmp	w8, #0x7c
  404d64:	cset	w9, eq  // eq = none
  404d68:	eor	w9, w9, #0x1
  404d6c:	tbnz	w9, #0, 404d78 <__fxstatat@plt+0x3458>
  404d70:	b	404d74 <__fxstatat@plt+0x3454>
  404d74:	b	405428 <__fxstatat@plt+0x3b08>
  404d78:	ldr	x8, [sp, #96]
  404d7c:	add	x8, x8, #0x1
  404d80:	str	x8, [sp, #96]
  404d84:	b	404cfc <__fxstatat@plt+0x33dc>
  404d88:	ldr	w0, [sp, #116]
  404d8c:	bl	401870 <iswprint@plt>
  404d90:	cbnz	w0, 404d9c <__fxstatat@plt+0x347c>
  404d94:	mov	w8, #0x0                   	// #0
  404d98:	strb	w8, [sp, #135]
  404d9c:	ldr	x8, [sp, #104]
  404da0:	ldr	x9, [sp, #136]
  404da4:	add	x8, x9, x8
  404da8:	str	x8, [sp, #136]
  404dac:	add	x0, sp, #0x78
  404db0:	bl	401770 <mbsinit@plt>
  404db4:	cmp	w0, #0x0
  404db8:	cset	w8, ne  // ne = any
  404dbc:	eor	w8, w8, #0x1
  404dc0:	tbnz	w8, #0, 404c04 <__fxstatat@plt+0x32e4>
  404dc4:	ldrb	w8, [sp, #135]
  404dc8:	and	w8, w8, #0x1
  404dcc:	sturb	w8, [x29, #-123]
  404dd0:	ldr	x9, [sp, #136]
  404dd4:	mov	x10, #0x1                   	// #1
  404dd8:	cmp	x10, x9
  404ddc:	b.cc	404df4 <__fxstatat@plt+0x34d4>  // b.lo, b.ul, b.last
  404de0:	ldurb	w8, [x29, #-113]
  404de4:	tbnz	w8, #0, 404dec <__fxstatat@plt+0x34cc>
  404de8:	b	4050c0 <__fxstatat@plt+0x37a0>
  404dec:	ldrb	w8, [sp, #135]
  404df0:	tbnz	w8, #0, 4050c0 <__fxstatat@plt+0x37a0>
  404df4:	ldur	x8, [x29, #-80]
  404df8:	ldr	x9, [sp, #136]
  404dfc:	add	x8, x8, x9
  404e00:	str	x8, [sp, #88]
  404e04:	ldurb	w8, [x29, #-113]
  404e08:	tbnz	w8, #0, 404e10 <__fxstatat@plt+0x34f0>
  404e0c:	b	404f94 <__fxstatat@plt+0x3674>
  404e10:	ldrb	w8, [sp, #135]
  404e14:	tbnz	w8, #0, 404f94 <__fxstatat@plt+0x3674>
  404e18:	ldurb	w8, [x29, #-115]
  404e1c:	tbnz	w8, #0, 404e24 <__fxstatat@plt+0x3504>
  404e20:	b	404e28 <__fxstatat@plt+0x3508>
  404e24:	b	405428 <__fxstatat@plt+0x3b08>
  404e28:	mov	w8, #0x1                   	// #1
  404e2c:	sturb	w8, [x29, #-122]
  404e30:	ldur	w8, [x29, #-44]
  404e34:	cmp	w8, #0x2
  404e38:	b.ne	404edc <__fxstatat@plt+0x35bc>  // b.any
  404e3c:	ldurb	w8, [x29, #-116]
  404e40:	tbnz	w8, #0, 404edc <__fxstatat@plt+0x35bc>
  404e44:	ldur	x8, [x29, #-88]
  404e48:	ldur	x9, [x29, #-24]
  404e4c:	cmp	x8, x9
  404e50:	b.cs	404e68 <__fxstatat@plt+0x3548>  // b.hs, b.nlast
  404e54:	ldur	x8, [x29, #-16]
  404e58:	ldur	x9, [x29, #-88]
  404e5c:	add	x8, x8, x9
  404e60:	mov	w10, #0x27                  	// #39
  404e64:	strb	w10, [x8]
  404e68:	ldur	x8, [x29, #-88]
  404e6c:	add	x8, x8, #0x1
  404e70:	stur	x8, [x29, #-88]
  404e74:	ldur	x8, [x29, #-88]
  404e78:	ldur	x9, [x29, #-24]
  404e7c:	cmp	x8, x9
  404e80:	b.cs	404e98 <__fxstatat@plt+0x3578>  // b.hs, b.nlast
  404e84:	ldur	x8, [x29, #-16]
  404e88:	ldur	x9, [x29, #-88]
  404e8c:	add	x8, x8, x9
  404e90:	mov	w10, #0x24                  	// #36
  404e94:	strb	w10, [x8]
  404e98:	ldur	x8, [x29, #-88]
  404e9c:	add	x8, x8, #0x1
  404ea0:	stur	x8, [x29, #-88]
  404ea4:	ldur	x8, [x29, #-88]
  404ea8:	ldur	x9, [x29, #-24]
  404eac:	cmp	x8, x9
  404eb0:	b.cs	404ec8 <__fxstatat@plt+0x35a8>  // b.hs, b.nlast
  404eb4:	ldur	x8, [x29, #-16]
  404eb8:	ldur	x9, [x29, #-88]
  404ebc:	add	x8, x8, x9
  404ec0:	mov	w10, #0x27                  	// #39
  404ec4:	strb	w10, [x8]
  404ec8:	ldur	x8, [x29, #-88]
  404ecc:	add	x8, x8, #0x1
  404ed0:	stur	x8, [x29, #-88]
  404ed4:	mov	w8, #0x1                   	// #1
  404ed8:	sturb	w8, [x29, #-116]
  404edc:	ldur	x8, [x29, #-88]
  404ee0:	ldur	x9, [x29, #-24]
  404ee4:	cmp	x8, x9
  404ee8:	b.cs	404f00 <__fxstatat@plt+0x35e0>  // b.hs, b.nlast
  404eec:	ldur	x8, [x29, #-16]
  404ef0:	ldur	x9, [x29, #-88]
  404ef4:	add	x8, x8, x9
  404ef8:	mov	w10, #0x5c                  	// #92
  404efc:	strb	w10, [x8]
  404f00:	ldur	x8, [x29, #-88]
  404f04:	add	x8, x8, #0x1
  404f08:	stur	x8, [x29, #-88]
  404f0c:	ldur	x8, [x29, #-88]
  404f10:	ldur	x9, [x29, #-24]
  404f14:	cmp	x8, x9
  404f18:	b.cs	404f38 <__fxstatat@plt+0x3618>  // b.hs, b.nlast
  404f1c:	ldurb	w8, [x29, #-119]
  404f20:	asr	w8, w8, #6
  404f24:	add	w8, w8, #0x30
  404f28:	ldur	x9, [x29, #-16]
  404f2c:	ldur	x10, [x29, #-88]
  404f30:	add	x9, x9, x10
  404f34:	strb	w8, [x9]
  404f38:	ldur	x8, [x29, #-88]
  404f3c:	add	x8, x8, #0x1
  404f40:	stur	x8, [x29, #-88]
  404f44:	ldur	x8, [x29, #-88]
  404f48:	ldur	x9, [x29, #-24]
  404f4c:	cmp	x8, x9
  404f50:	b.cs	404f74 <__fxstatat@plt+0x3654>  // b.hs, b.nlast
  404f54:	ldurb	w8, [x29, #-119]
  404f58:	asr	w8, w8, #3
  404f5c:	and	w8, w8, #0x7
  404f60:	add	w8, w8, #0x30
  404f64:	ldur	x9, [x29, #-16]
  404f68:	ldur	x10, [x29, #-88]
  404f6c:	add	x9, x9, x10
  404f70:	strb	w8, [x9]
  404f74:	ldur	x8, [x29, #-88]
  404f78:	add	x8, x8, #0x1
  404f7c:	stur	x8, [x29, #-88]
  404f80:	ldurb	w8, [x29, #-119]
  404f84:	and	w8, w8, #0x7
  404f88:	add	w8, w8, #0x30
  404f8c:	sturb	w8, [x29, #-119]
  404f90:	b	404fd8 <__fxstatat@plt+0x36b8>
  404f94:	ldurb	w8, [x29, #-121]
  404f98:	tbnz	w8, #0, 404fa0 <__fxstatat@plt+0x3680>
  404f9c:	b	404fd8 <__fxstatat@plt+0x36b8>
  404fa0:	ldur	x8, [x29, #-88]
  404fa4:	ldur	x9, [x29, #-24]
  404fa8:	cmp	x8, x9
  404fac:	b.cs	404fc4 <__fxstatat@plt+0x36a4>  // b.hs, b.nlast
  404fb0:	ldur	x8, [x29, #-16]
  404fb4:	ldur	x9, [x29, #-88]
  404fb8:	add	x8, x8, x9
  404fbc:	mov	w10, #0x5c                  	// #92
  404fc0:	strb	w10, [x8]
  404fc4:	ldur	x8, [x29, #-88]
  404fc8:	add	x8, x8, #0x1
  404fcc:	stur	x8, [x29, #-88]
  404fd0:	mov	w8, #0x0                   	// #0
  404fd4:	sturb	w8, [x29, #-121]
  404fd8:	ldr	x8, [sp, #88]
  404fdc:	ldur	x9, [x29, #-80]
  404fe0:	add	x9, x9, #0x1
  404fe4:	cmp	x8, x9
  404fe8:	b.hi	404ff0 <__fxstatat@plt+0x36d0>  // b.pmore
  404fec:	b	4050bc <__fxstatat@plt+0x379c>
  404ff0:	ldurb	w8, [x29, #-116]
  404ff4:	tbnz	w8, #0, 404ffc <__fxstatat@plt+0x36dc>
  404ff8:	b	40506c <__fxstatat@plt+0x374c>
  404ffc:	ldurb	w8, [x29, #-122]
  405000:	tbnz	w8, #0, 40506c <__fxstatat@plt+0x374c>
  405004:	ldur	x8, [x29, #-88]
  405008:	ldur	x9, [x29, #-24]
  40500c:	cmp	x8, x9
  405010:	b.cs	405028 <__fxstatat@plt+0x3708>  // b.hs, b.nlast
  405014:	ldur	x8, [x29, #-16]
  405018:	ldur	x9, [x29, #-88]
  40501c:	add	x8, x8, x9
  405020:	mov	w10, #0x27                  	// #39
  405024:	strb	w10, [x8]
  405028:	ldur	x8, [x29, #-88]
  40502c:	add	x8, x8, #0x1
  405030:	stur	x8, [x29, #-88]
  405034:	ldur	x8, [x29, #-88]
  405038:	ldur	x9, [x29, #-24]
  40503c:	cmp	x8, x9
  405040:	b.cs	405058 <__fxstatat@plt+0x3738>  // b.hs, b.nlast
  405044:	ldur	x8, [x29, #-16]
  405048:	ldur	x9, [x29, #-88]
  40504c:	add	x8, x8, x9
  405050:	mov	w10, #0x27                  	// #39
  405054:	strb	w10, [x8]
  405058:	ldur	x8, [x29, #-88]
  40505c:	add	x8, x8, #0x1
  405060:	stur	x8, [x29, #-88]
  405064:	mov	w8, #0x0                   	// #0
  405068:	sturb	w8, [x29, #-116]
  40506c:	ldur	x8, [x29, #-88]
  405070:	ldur	x9, [x29, #-24]
  405074:	cmp	x8, x9
  405078:	b.cs	405090 <__fxstatat@plt+0x3770>  // b.hs, b.nlast
  40507c:	ldurb	w8, [x29, #-119]
  405080:	ldur	x9, [x29, #-16]
  405084:	ldur	x10, [x29, #-88]
  405088:	add	x9, x9, x10
  40508c:	strb	w8, [x9]
  405090:	ldur	x8, [x29, #-88]
  405094:	add	x8, x8, #0x1
  405098:	stur	x8, [x29, #-88]
  40509c:	ldur	x8, [x29, #-32]
  4050a0:	ldur	x9, [x29, #-80]
  4050a4:	add	x9, x9, #0x1
  4050a8:	stur	x9, [x29, #-80]
  4050ac:	add	x8, x8, x9
  4050b0:	ldrb	w10, [x8]
  4050b4:	sturb	w10, [x29, #-119]
  4050b8:	b	404e04 <__fxstatat@plt+0x34e4>
  4050bc:	b	405224 <__fxstatat@plt+0x3904>
  4050c0:	ldurb	w8, [x29, #-113]
  4050c4:	tbnz	w8, #0, 4050cc <__fxstatat@plt+0x37ac>
  4050c8:	b	4050d8 <__fxstatat@plt+0x37b8>
  4050cc:	ldur	w8, [x29, #-44]
  4050d0:	cmp	w8, #0x2
  4050d4:	b.ne	4050e4 <__fxstatat@plt+0x37c4>  // b.any
  4050d8:	ldurb	w8, [x29, #-115]
  4050dc:	tbnz	w8, #0, 4050e4 <__fxstatat@plt+0x37c4>
  4050e0:	b	405124 <__fxstatat@plt+0x3804>
  4050e4:	ldur	x8, [x29, #-56]
  4050e8:	cbz	x8, 405124 <__fxstatat@plt+0x3804>
  4050ec:	ldur	x8, [x29, #-56]
  4050f0:	ldurb	w9, [x29, #-119]
  4050f4:	mov	w10, w9
  4050f8:	mov	x11, #0x20                  	// #32
  4050fc:	udiv	x10, x10, x11
  405100:	ldr	w9, [x8, x10, lsl #2]
  405104:	ldurb	w12, [x29, #-119]
  405108:	mov	w8, w12
  40510c:	udiv	x10, x8, x11
  405110:	mul	x10, x10, x11
  405114:	subs	x8, x8, x10
  405118:	lsr	w8, w9, w8
  40511c:	and	w8, w8, #0x1
  405120:	cbnz	w8, 405130 <__fxstatat@plt+0x3810>
  405124:	ldurb	w8, [x29, #-121]
  405128:	tbnz	w8, #0, 405130 <__fxstatat@plt+0x3810>
  40512c:	b	405224 <__fxstatat@plt+0x3904>
  405130:	ldurb	w8, [x29, #-115]
  405134:	tbnz	w8, #0, 40513c <__fxstatat@plt+0x381c>
  405138:	b	405140 <__fxstatat@plt+0x3820>
  40513c:	b	405428 <__fxstatat@plt+0x3b08>
  405140:	mov	w8, #0x1                   	// #1
  405144:	sturb	w8, [x29, #-122]
  405148:	ldur	w8, [x29, #-44]
  40514c:	cmp	w8, #0x2
  405150:	b.ne	4051f4 <__fxstatat@plt+0x38d4>  // b.any
  405154:	ldurb	w8, [x29, #-116]
  405158:	tbnz	w8, #0, 4051f4 <__fxstatat@plt+0x38d4>
  40515c:	ldur	x8, [x29, #-88]
  405160:	ldur	x9, [x29, #-24]
  405164:	cmp	x8, x9
  405168:	b.cs	405180 <__fxstatat@plt+0x3860>  // b.hs, b.nlast
  40516c:	ldur	x8, [x29, #-16]
  405170:	ldur	x9, [x29, #-88]
  405174:	add	x8, x8, x9
  405178:	mov	w10, #0x27                  	// #39
  40517c:	strb	w10, [x8]
  405180:	ldur	x8, [x29, #-88]
  405184:	add	x8, x8, #0x1
  405188:	stur	x8, [x29, #-88]
  40518c:	ldur	x8, [x29, #-88]
  405190:	ldur	x9, [x29, #-24]
  405194:	cmp	x8, x9
  405198:	b.cs	4051b0 <__fxstatat@plt+0x3890>  // b.hs, b.nlast
  40519c:	ldur	x8, [x29, #-16]
  4051a0:	ldur	x9, [x29, #-88]
  4051a4:	add	x8, x8, x9
  4051a8:	mov	w10, #0x24                  	// #36
  4051ac:	strb	w10, [x8]
  4051b0:	ldur	x8, [x29, #-88]
  4051b4:	add	x8, x8, #0x1
  4051b8:	stur	x8, [x29, #-88]
  4051bc:	ldur	x8, [x29, #-88]
  4051c0:	ldur	x9, [x29, #-24]
  4051c4:	cmp	x8, x9
  4051c8:	b.cs	4051e0 <__fxstatat@plt+0x38c0>  // b.hs, b.nlast
  4051cc:	ldur	x8, [x29, #-16]
  4051d0:	ldur	x9, [x29, #-88]
  4051d4:	add	x8, x8, x9
  4051d8:	mov	w10, #0x27                  	// #39
  4051dc:	strb	w10, [x8]
  4051e0:	ldur	x8, [x29, #-88]
  4051e4:	add	x8, x8, #0x1
  4051e8:	stur	x8, [x29, #-88]
  4051ec:	mov	w8, #0x1                   	// #1
  4051f0:	sturb	w8, [x29, #-116]
  4051f4:	ldur	x8, [x29, #-88]
  4051f8:	ldur	x9, [x29, #-24]
  4051fc:	cmp	x8, x9
  405200:	b.cs	405218 <__fxstatat@plt+0x38f8>  // b.hs, b.nlast
  405204:	ldur	x8, [x29, #-16]
  405208:	ldur	x9, [x29, #-88]
  40520c:	add	x8, x8, x9
  405210:	mov	w10, #0x5c                  	// #92
  405214:	strb	w10, [x8]
  405218:	ldur	x8, [x29, #-88]
  40521c:	add	x8, x8, #0x1
  405220:	stur	x8, [x29, #-88]
  405224:	ldurb	w8, [x29, #-116]
  405228:	tbnz	w8, #0, 405230 <__fxstatat@plt+0x3910>
  40522c:	b	4052a0 <__fxstatat@plt+0x3980>
  405230:	ldurb	w8, [x29, #-122]
  405234:	tbnz	w8, #0, 4052a0 <__fxstatat@plt+0x3980>
  405238:	ldur	x8, [x29, #-88]
  40523c:	ldur	x9, [x29, #-24]
  405240:	cmp	x8, x9
  405244:	b.cs	40525c <__fxstatat@plt+0x393c>  // b.hs, b.nlast
  405248:	ldur	x8, [x29, #-16]
  40524c:	ldur	x9, [x29, #-88]
  405250:	add	x8, x8, x9
  405254:	mov	w10, #0x27                  	// #39
  405258:	strb	w10, [x8]
  40525c:	ldur	x8, [x29, #-88]
  405260:	add	x8, x8, #0x1
  405264:	stur	x8, [x29, #-88]
  405268:	ldur	x8, [x29, #-88]
  40526c:	ldur	x9, [x29, #-24]
  405270:	cmp	x8, x9
  405274:	b.cs	40528c <__fxstatat@plt+0x396c>  // b.hs, b.nlast
  405278:	ldur	x8, [x29, #-16]
  40527c:	ldur	x9, [x29, #-88]
  405280:	add	x8, x8, x9
  405284:	mov	w10, #0x27                  	// #39
  405288:	strb	w10, [x8]
  40528c:	ldur	x8, [x29, #-88]
  405290:	add	x8, x8, #0x1
  405294:	stur	x8, [x29, #-88]
  405298:	mov	w8, #0x0                   	// #0
  40529c:	sturb	w8, [x29, #-116]
  4052a0:	ldur	x8, [x29, #-88]
  4052a4:	ldur	x9, [x29, #-24]
  4052a8:	cmp	x8, x9
  4052ac:	b.cs	4052c4 <__fxstatat@plt+0x39a4>  // b.hs, b.nlast
  4052b0:	ldurb	w8, [x29, #-119]
  4052b4:	ldur	x9, [x29, #-16]
  4052b8:	ldur	x10, [x29, #-88]
  4052bc:	add	x9, x9, x10
  4052c0:	strb	w8, [x9]
  4052c4:	ldur	x8, [x29, #-88]
  4052c8:	add	x8, x8, #0x1
  4052cc:	stur	x8, [x29, #-88]
  4052d0:	ldurb	w8, [x29, #-123]
  4052d4:	tbnz	w8, #0, 4052e0 <__fxstatat@plt+0x39c0>
  4052d8:	mov	w8, #0x0                   	// #0
  4052dc:	sturb	w8, [x29, #-118]
  4052e0:	ldur	x8, [x29, #-80]
  4052e4:	add	x8, x8, #0x1
  4052e8:	stur	x8, [x29, #-80]
  4052ec:	b	40445c <__fxstatat@plt+0x2b3c>
  4052f0:	ldur	x8, [x29, #-88]
  4052f4:	cbnz	x8, 405314 <__fxstatat@plt+0x39f4>
  4052f8:	ldur	w8, [x29, #-44]
  4052fc:	cmp	w8, #0x2
  405300:	b.ne	405314 <__fxstatat@plt+0x39f4>  // b.any
  405304:	ldurb	w8, [x29, #-115]
  405308:	tbnz	w8, #0, 405310 <__fxstatat@plt+0x39f0>
  40530c:	b	405314 <__fxstatat@plt+0x39f4>
  405310:	b	405428 <__fxstatat@plt+0x3b08>
  405314:	ldur	w8, [x29, #-44]
  405318:	cmp	w8, #0x2
  40531c:	b.ne	405398 <__fxstatat@plt+0x3a78>  // b.any
  405320:	ldurb	w8, [x29, #-115]
  405324:	tbnz	w8, #0, 405398 <__fxstatat@plt+0x3a78>
  405328:	ldurb	w8, [x29, #-117]
  40532c:	tbnz	w8, #0, 405334 <__fxstatat@plt+0x3a14>
  405330:	b	405398 <__fxstatat@plt+0x3a78>
  405334:	ldurb	w8, [x29, #-118]
  405338:	tbnz	w8, #0, 405340 <__fxstatat@plt+0x3a20>
  40533c:	b	405378 <__fxstatat@plt+0x3a58>
  405340:	ldur	x0, [x29, #-16]
  405344:	ldur	x1, [x29, #-96]
  405348:	ldur	x2, [x29, #-32]
  40534c:	ldur	x3, [x29, #-40]
  405350:	ldur	w5, [x29, #-48]
  405354:	ldur	x6, [x29, #-56]
  405358:	ldur	x7, [x29, #-64]
  40535c:	ldur	x8, [x29, #-72]
  405360:	mov	w4, #0x5                   	// #5
  405364:	mov	x9, sp
  405368:	str	x8, [x9]
  40536c:	bl	4041c4 <__fxstatat@plt+0x28a4>
  405370:	stur	x0, [x29, #-8]
  405374:	b	405484 <__fxstatat@plt+0x3b64>
  405378:	ldur	x8, [x29, #-24]
  40537c:	cbnz	x8, 405398 <__fxstatat@plt+0x3a78>
  405380:	ldur	x8, [x29, #-96]
  405384:	cbz	x8, 405398 <__fxstatat@plt+0x3a78>
  405388:	ldur	x8, [x29, #-96]
  40538c:	stur	x8, [x29, #-24]
  405390:	stur	xzr, [x29, #-88]
  405394:	b	40426c <__fxstatat@plt+0x294c>
  405398:	ldur	x8, [x29, #-104]
  40539c:	cbz	x8, 4053f8 <__fxstatat@plt+0x3ad8>
  4053a0:	ldurb	w8, [x29, #-115]
  4053a4:	tbnz	w8, #0, 4053f8 <__fxstatat@plt+0x3ad8>
  4053a8:	ldur	x8, [x29, #-104]
  4053ac:	ldrb	w9, [x8]
  4053b0:	cbz	w9, 4053f8 <__fxstatat@plt+0x3ad8>
  4053b4:	ldur	x8, [x29, #-88]
  4053b8:	ldur	x9, [x29, #-24]
  4053bc:	cmp	x8, x9
  4053c0:	b.cs	4053dc <__fxstatat@plt+0x3abc>  // b.hs, b.nlast
  4053c4:	ldur	x8, [x29, #-104]
  4053c8:	ldrb	w9, [x8]
  4053cc:	ldur	x8, [x29, #-16]
  4053d0:	ldur	x10, [x29, #-88]
  4053d4:	add	x8, x8, x10
  4053d8:	strb	w9, [x8]
  4053dc:	ldur	x8, [x29, #-88]
  4053e0:	add	x8, x8, #0x1
  4053e4:	stur	x8, [x29, #-88]
  4053e8:	ldur	x8, [x29, #-104]
  4053ec:	add	x8, x8, #0x1
  4053f0:	stur	x8, [x29, #-104]
  4053f4:	b	4053a8 <__fxstatat@plt+0x3a88>
  4053f8:	ldur	x8, [x29, #-88]
  4053fc:	ldur	x9, [x29, #-24]
  405400:	cmp	x8, x9
  405404:	b.cs	40541c <__fxstatat@plt+0x3afc>  // b.hs, b.nlast
  405408:	ldur	x8, [x29, #-16]
  40540c:	ldur	x9, [x29, #-88]
  405410:	add	x8, x8, x9
  405414:	mov	w10, #0x0                   	// #0
  405418:	strb	w10, [x8]
  40541c:	ldur	x8, [x29, #-88]
  405420:	stur	x8, [x29, #-8]
  405424:	b	405484 <__fxstatat@plt+0x3b64>
  405428:	ldur	w8, [x29, #-44]
  40542c:	cmp	w8, #0x2
  405430:	b.ne	405448 <__fxstatat@plt+0x3b28>  // b.any
  405434:	ldurb	w8, [x29, #-113]
  405438:	tbnz	w8, #0, 405440 <__fxstatat@plt+0x3b20>
  40543c:	b	405448 <__fxstatat@plt+0x3b28>
  405440:	mov	w8, #0x4                   	// #4
  405444:	stur	w8, [x29, #-44]
  405448:	ldur	x0, [x29, #-16]
  40544c:	ldur	x1, [x29, #-24]
  405450:	ldur	x2, [x29, #-32]
  405454:	ldur	x3, [x29, #-40]
  405458:	ldur	w4, [x29, #-44]
  40545c:	ldur	w8, [x29, #-48]
  405460:	and	w5, w8, #0xfffffffd
  405464:	ldur	x7, [x29, #-64]
  405468:	ldur	x9, [x29, #-72]
  40546c:	mov	x10, xzr
  405470:	mov	x6, x10
  405474:	mov	x10, sp
  405478:	str	x9, [x10]
  40547c:	bl	4041c4 <__fxstatat@plt+0x28a4>
  405480:	stur	x0, [x29, #-8]
  405484:	ldur	x0, [x29, #-8]
  405488:	ldr	x28, [sp, #288]
  40548c:	ldp	x29, x30, [sp, #272]
  405490:	add	sp, sp, #0x130
  405494:	ret
  405498:	sub	sp, sp, #0x30
  40549c:	stp	x29, x30, [sp, #32]
  4054a0:	add	x29, sp, #0x20
  4054a4:	mov	x8, xzr
  4054a8:	stur	x0, [x29, #-8]
  4054ac:	str	x1, [sp, #16]
  4054b0:	str	x2, [sp, #8]
  4054b4:	ldur	x0, [x29, #-8]
  4054b8:	ldr	x1, [sp, #16]
  4054bc:	ldr	x3, [sp, #8]
  4054c0:	mov	x2, x8
  4054c4:	bl	4054d4 <__fxstatat@plt+0x3bb4>
  4054c8:	ldp	x29, x30, [sp, #32]
  4054cc:	add	sp, sp, #0x30
  4054d0:	ret
  4054d4:	sub	sp, sp, #0x70
  4054d8:	stp	x29, x30, [sp, #96]
  4054dc:	add	x29, sp, #0x60
  4054e0:	stur	x0, [x29, #-8]
  4054e4:	stur	x1, [x29, #-16]
  4054e8:	stur	x2, [x29, #-24]
  4054ec:	stur	x3, [x29, #-32]
  4054f0:	ldur	x8, [x29, #-32]
  4054f4:	cbz	x8, 405504 <__fxstatat@plt+0x3be4>
  4054f8:	ldur	x8, [x29, #-32]
  4054fc:	str	x8, [sp, #24]
  405500:	b	405510 <__fxstatat@plt+0x3bf0>
  405504:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  405508:	add	x8, x8, #0x2e8
  40550c:	str	x8, [sp, #24]
  405510:	ldr	x8, [sp, #24]
  405514:	stur	x8, [x29, #-40]
  405518:	bl	4018c0 <__errno_location@plt>
  40551c:	ldr	w9, [x0]
  405520:	stur	w9, [x29, #-44]
  405524:	ldur	x8, [x29, #-40]
  405528:	ldr	w9, [x8, #4]
  40552c:	ldur	x8, [x29, #-24]
  405530:	mov	x10, xzr
  405534:	mov	w11, #0x1                   	// #1
  405538:	mov	w12, wzr
  40553c:	cmp	x8, #0x0
  405540:	csel	w11, w12, w11, ne  // ne = any
  405544:	orr	w9, w9, w11
  405548:	str	w9, [sp, #48]
  40554c:	ldur	x2, [x29, #-8]
  405550:	ldur	x3, [x29, #-16]
  405554:	ldur	x8, [x29, #-40]
  405558:	ldr	w4, [x8]
  40555c:	ldr	w5, [sp, #48]
  405560:	ldur	x8, [x29, #-40]
  405564:	add	x6, x8, #0x8
  405568:	ldur	x8, [x29, #-40]
  40556c:	ldr	x7, [x8, #40]
  405570:	ldur	x8, [x29, #-40]
  405574:	ldr	x8, [x8, #48]
  405578:	mov	x0, x10
  40557c:	mov	x1, x10
  405580:	mov	x10, sp
  405584:	str	x8, [x10]
  405588:	bl	4041c4 <__fxstatat@plt+0x28a4>
  40558c:	add	x8, x0, #0x1
  405590:	str	x8, [sp, #40]
  405594:	ldr	x0, [sp, #40]
  405598:	bl	406ad8 <__fxstatat@plt+0x51b8>
  40559c:	str	x0, [sp, #32]
  4055a0:	ldr	x0, [sp, #32]
  4055a4:	ldr	x1, [sp, #40]
  4055a8:	ldur	x2, [x29, #-8]
  4055ac:	ldur	x3, [x29, #-16]
  4055b0:	ldur	x8, [x29, #-40]
  4055b4:	ldr	w4, [x8]
  4055b8:	ldr	w5, [sp, #48]
  4055bc:	ldur	x8, [x29, #-40]
  4055c0:	add	x6, x8, #0x8
  4055c4:	ldur	x8, [x29, #-40]
  4055c8:	ldr	x7, [x8, #40]
  4055cc:	ldur	x8, [x29, #-40]
  4055d0:	ldr	x8, [x8, #48]
  4055d4:	mov	x10, sp
  4055d8:	str	x8, [x10]
  4055dc:	bl	4041c4 <__fxstatat@plt+0x28a4>
  4055e0:	ldur	w9, [x29, #-44]
  4055e4:	str	w9, [sp, #20]
  4055e8:	bl	4018c0 <__errno_location@plt>
  4055ec:	ldr	w9, [sp, #20]
  4055f0:	str	w9, [x0]
  4055f4:	ldur	x8, [x29, #-24]
  4055f8:	cbz	x8, 40560c <__fxstatat@plt+0x3cec>
  4055fc:	ldr	x8, [sp, #40]
  405600:	subs	x8, x8, #0x1
  405604:	ldur	x9, [x29, #-24]
  405608:	str	x8, [x9]
  40560c:	ldr	x0, [sp, #32]
  405610:	ldp	x29, x30, [sp, #96]
  405614:	add	sp, sp, #0x70
  405618:	ret
  40561c:	sub	sp, sp, #0x30
  405620:	stp	x29, x30, [sp, #32]
  405624:	add	x29, sp, #0x20
  405628:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  40562c:	add	x8, x8, #0x210
  405630:	mov	w9, #0x1                   	// #1
  405634:	adrp	x10, 420000 <__fxstatat@plt+0x1e6e0>
  405638:	add	x10, x10, #0x220
  40563c:	ldr	x8, [x8]
  405640:	stur	x8, [x29, #-8]
  405644:	stur	w9, [x29, #-12]
  405648:	str	x10, [sp, #8]
  40564c:	ldur	w8, [x29, #-12]
  405650:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  405654:	add	x9, x9, #0x218
  405658:	ldr	w10, [x9]
  40565c:	cmp	w8, w10
  405660:	b.ge	405690 <__fxstatat@plt+0x3d70>  // b.tcont
  405664:	ldur	x8, [x29, #-8]
  405668:	ldursw	x9, [x29, #-12]
  40566c:	mov	x10, #0x10                  	// #16
  405670:	mul	x9, x10, x9
  405674:	add	x8, x8, x9
  405678:	ldr	x0, [x8, #8]
  40567c:	bl	4017e0 <free@plt>
  405680:	ldur	w8, [x29, #-12]
  405684:	add	w8, w8, #0x1
  405688:	stur	w8, [x29, #-12]
  40568c:	b	40564c <__fxstatat@plt+0x3d2c>
  405690:	ldur	x8, [x29, #-8]
  405694:	ldr	x8, [x8, #8]
  405698:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  40569c:	add	x9, x9, #0x320
  4056a0:	cmp	x8, x9
  4056a4:	b.eq	4056cc <__fxstatat@plt+0x3dac>  // b.none
  4056a8:	ldur	x8, [x29, #-8]
  4056ac:	ldr	x0, [x8, #8]
  4056b0:	bl	4017e0 <free@plt>
  4056b4:	mov	x8, #0x100                 	// #256
  4056b8:	ldr	x9, [sp, #8]
  4056bc:	str	x8, [x9]
  4056c0:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4056c4:	add	x8, x8, #0x320
  4056c8:	str	x8, [x9, #8]
  4056cc:	ldur	x8, [x29, #-8]
  4056d0:	ldr	x9, [sp, #8]
  4056d4:	cmp	x8, x9
  4056d8:	b.eq	4056f4 <__fxstatat@plt+0x3dd4>  // b.none
  4056dc:	ldur	x0, [x29, #-8]
  4056e0:	bl	4017e0 <free@plt>
  4056e4:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4056e8:	add	x8, x8, #0x210
  4056ec:	ldr	x9, [sp, #8]
  4056f0:	str	x9, [x8]
  4056f4:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  4056f8:	add	x8, x8, #0x218
  4056fc:	mov	w9, #0x1                   	// #1
  405700:	str	w9, [x8]
  405704:	ldp	x29, x30, [sp, #32]
  405708:	add	sp, sp, #0x30
  40570c:	ret
  405710:	sub	sp, sp, #0x20
  405714:	stp	x29, x30, [sp, #16]
  405718:	add	x29, sp, #0x10
  40571c:	mov	x2, #0xffffffffffffffff    	// #-1
  405720:	adrp	x3, 420000 <__fxstatat@plt+0x1e6e0>
  405724:	add	x3, x3, #0x2e8
  405728:	stur	w0, [x29, #-4]
  40572c:	str	x1, [sp]
  405730:	ldur	w0, [x29, #-4]
  405734:	ldr	x1, [sp]
  405738:	bl	405748 <__fxstatat@plt+0x3e28>
  40573c:	ldp	x29, x30, [sp, #16]
  405740:	add	sp, sp, #0x20
  405744:	ret
  405748:	sub	sp, sp, #0x90
  40574c:	stp	x29, x30, [sp, #128]
  405750:	add	x29, sp, #0x80
  405754:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  405758:	add	x8, x8, #0x210
  40575c:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  405760:	add	x9, x9, #0x218
  405764:	stur	w0, [x29, #-4]
  405768:	stur	x1, [x29, #-16]
  40576c:	stur	x2, [x29, #-24]
  405770:	stur	x3, [x29, #-32]
  405774:	str	x8, [sp, #32]
  405778:	str	x9, [sp, #24]
  40577c:	bl	4018c0 <__errno_location@plt>
  405780:	ldr	w10, [x0]
  405784:	stur	w10, [x29, #-36]
  405788:	ldr	x8, [sp, #32]
  40578c:	ldr	x9, [x8]
  405790:	stur	x9, [x29, #-48]
  405794:	ldur	w10, [x29, #-4]
  405798:	cmp	w10, #0x0
  40579c:	cset	w10, ge  // ge = tcont
  4057a0:	tbnz	w10, #0, 4057a8 <__fxstatat@plt+0x3e88>
  4057a4:	bl	401760 <abort@plt>
  4057a8:	ldr	x8, [sp, #24]
  4057ac:	ldr	w9, [x8]
  4057b0:	ldur	w10, [x29, #-4]
  4057b4:	cmp	w9, w10
  4057b8:	b.gt	4058ac <__fxstatat@plt+0x3f8c>
  4057bc:	ldur	x8, [x29, #-48]
  4057c0:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  4057c4:	add	x9, x9, #0x220
  4057c8:	cmp	x8, x9
  4057cc:	cset	w10, eq  // eq = none
  4057d0:	and	w10, w10, #0x1
  4057d4:	sturb	w10, [x29, #-49]
  4057d8:	mov	w10, #0x7ffffffe            	// #2147483646
  4057dc:	stur	w10, [x29, #-56]
  4057e0:	ldur	w10, [x29, #-56]
  4057e4:	ldur	w11, [x29, #-4]
  4057e8:	cmp	w10, w11
  4057ec:	b.ge	4057f4 <__fxstatat@plt+0x3ed4>  // b.tcont
  4057f0:	bl	406c34 <__fxstatat@plt+0x5314>
  4057f4:	ldurb	w8, [x29, #-49]
  4057f8:	tbnz	w8, #0, 405800 <__fxstatat@plt+0x3ee0>
  4057fc:	b	40580c <__fxstatat@plt+0x3eec>
  405800:	mov	x8, xzr
  405804:	str	x8, [sp, #16]
  405808:	b	405814 <__fxstatat@plt+0x3ef4>
  40580c:	ldur	x8, [x29, #-48]
  405810:	str	x8, [sp, #16]
  405814:	ldr	x8, [sp, #16]
  405818:	ldur	w9, [x29, #-4]
  40581c:	add	w9, w9, #0x1
  405820:	mov	w10, #0x10                  	// #16
  405824:	smull	x1, w9, w10
  405828:	mov	x0, x8
  40582c:	bl	406978 <__fxstatat@plt+0x5058>
  405830:	stur	x0, [x29, #-48]
  405834:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  405838:	add	x8, x8, #0x210
  40583c:	str	x0, [x8]
  405840:	ldurb	w9, [x29, #-49]
  405844:	tbnz	w9, #0, 40584c <__fxstatat@plt+0x3f2c>
  405848:	b	405860 <__fxstatat@plt+0x3f40>
  40584c:	ldur	x8, [x29, #-48]
  405850:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  405854:	add	x9, x9, #0x220
  405858:	ldr	q0, [x9]
  40585c:	str	q0, [x8]
  405860:	ldur	x8, [x29, #-48]
  405864:	ldr	x9, [sp, #24]
  405868:	ldrsw	x10, [x9]
  40586c:	mov	x11, #0x10                  	// #16
  405870:	mul	x10, x11, x10
  405874:	add	x0, x8, x10
  405878:	ldur	w12, [x29, #-4]
  40587c:	add	w12, w12, #0x1
  405880:	ldr	w13, [x9]
  405884:	subs	w12, w12, w13
  405888:	mov	w13, #0x10                  	// #16
  40588c:	smull	x2, w12, w13
  405890:	mov	w12, wzr
  405894:	mov	w1, w12
  405898:	bl	4016d0 <memset@plt>
  40589c:	ldur	w12, [x29, #-4]
  4058a0:	add	w12, w12, #0x1
  4058a4:	ldr	x8, [sp, #24]
  4058a8:	str	w12, [x8]
  4058ac:	ldur	x8, [x29, #-48]
  4058b0:	ldursw	x9, [x29, #-4]
  4058b4:	mov	x10, #0x10                  	// #16
  4058b8:	mul	x9, x10, x9
  4058bc:	ldr	x8, [x8, x9]
  4058c0:	str	x8, [sp, #64]
  4058c4:	ldur	x8, [x29, #-48]
  4058c8:	ldursw	x9, [x29, #-4]
  4058cc:	mul	x9, x10, x9
  4058d0:	add	x8, x8, x9
  4058d4:	ldr	x8, [x8, #8]
  4058d8:	str	x8, [sp, #56]
  4058dc:	ldur	x8, [x29, #-32]
  4058e0:	ldr	w11, [x8, #4]
  4058e4:	orr	w11, w11, #0x1
  4058e8:	str	w11, [sp, #52]
  4058ec:	ldr	x0, [sp, #56]
  4058f0:	ldr	x1, [sp, #64]
  4058f4:	ldur	x2, [x29, #-16]
  4058f8:	ldur	x3, [x29, #-24]
  4058fc:	ldur	x8, [x29, #-32]
  405900:	ldr	w4, [x8]
  405904:	ldr	w5, [sp, #52]
  405908:	ldur	x8, [x29, #-32]
  40590c:	add	x6, x8, #0x8
  405910:	ldur	x8, [x29, #-32]
  405914:	ldr	x7, [x8, #40]
  405918:	ldur	x8, [x29, #-32]
  40591c:	ldr	x8, [x8, #48]
  405920:	mov	x9, sp
  405924:	str	x8, [x9]
  405928:	bl	4041c4 <__fxstatat@plt+0x28a4>
  40592c:	str	x0, [sp, #40]
  405930:	ldr	x8, [sp, #64]
  405934:	ldr	x9, [sp, #40]
  405938:	cmp	x8, x9
  40593c:	b.hi	4059e0 <__fxstatat@plt+0x40c0>  // b.pmore
  405940:	ldr	x8, [sp, #40]
  405944:	add	x8, x8, #0x1
  405948:	str	x8, [sp, #64]
  40594c:	ldur	x9, [x29, #-48]
  405950:	ldursw	x10, [x29, #-4]
  405954:	mov	x11, #0x10                  	// #16
  405958:	mul	x10, x11, x10
  40595c:	str	x8, [x9, x10]
  405960:	ldr	x8, [sp, #56]
  405964:	adrp	x9, 420000 <__fxstatat@plt+0x1e6e0>
  405968:	add	x9, x9, #0x320
  40596c:	cmp	x8, x9
  405970:	b.eq	40597c <__fxstatat@plt+0x405c>  // b.none
  405974:	ldr	x0, [sp, #56]
  405978:	bl	4017e0 <free@plt>
  40597c:	ldr	x0, [sp, #64]
  405980:	bl	406ad8 <__fxstatat@plt+0x51b8>
  405984:	str	x0, [sp, #56]
  405988:	ldur	x8, [x29, #-48]
  40598c:	ldursw	x9, [x29, #-4]
  405990:	mov	x10, #0x10                  	// #16
  405994:	mul	x9, x10, x9
  405998:	add	x8, x8, x9
  40599c:	str	x0, [x8, #8]
  4059a0:	ldr	x0, [sp, #56]
  4059a4:	ldr	x1, [sp, #64]
  4059a8:	ldur	x2, [x29, #-16]
  4059ac:	ldur	x3, [x29, #-24]
  4059b0:	ldur	x8, [x29, #-32]
  4059b4:	ldr	w4, [x8]
  4059b8:	ldr	w5, [sp, #52]
  4059bc:	ldur	x8, [x29, #-32]
  4059c0:	add	x6, x8, #0x8
  4059c4:	ldur	x8, [x29, #-32]
  4059c8:	ldr	x7, [x8, #40]
  4059cc:	ldur	x8, [x29, #-32]
  4059d0:	ldr	x8, [x8, #48]
  4059d4:	mov	x9, sp
  4059d8:	str	x8, [x9]
  4059dc:	bl	4041c4 <__fxstatat@plt+0x28a4>
  4059e0:	ldur	w8, [x29, #-36]
  4059e4:	str	w8, [sp, #12]
  4059e8:	bl	4018c0 <__errno_location@plt>
  4059ec:	ldr	w8, [sp, #12]
  4059f0:	str	w8, [x0]
  4059f4:	ldr	x0, [sp, #56]
  4059f8:	ldp	x29, x30, [sp, #128]
  4059fc:	add	sp, sp, #0x90
  405a00:	ret
  405a04:	sub	sp, sp, #0x30
  405a08:	stp	x29, x30, [sp, #32]
  405a0c:	add	x29, sp, #0x20
  405a10:	adrp	x3, 420000 <__fxstatat@plt+0x1e6e0>
  405a14:	add	x3, x3, #0x2e8
  405a18:	stur	w0, [x29, #-4]
  405a1c:	str	x1, [sp, #16]
  405a20:	str	x2, [sp, #8]
  405a24:	ldur	w0, [x29, #-4]
  405a28:	ldr	x1, [sp, #16]
  405a2c:	ldr	x2, [sp, #8]
  405a30:	bl	405748 <__fxstatat@plt+0x3e28>
  405a34:	ldp	x29, x30, [sp, #32]
  405a38:	add	sp, sp, #0x30
  405a3c:	ret
  405a40:	sub	sp, sp, #0x20
  405a44:	stp	x29, x30, [sp, #16]
  405a48:	add	x29, sp, #0x10
  405a4c:	mov	w8, wzr
  405a50:	str	x0, [sp, #8]
  405a54:	ldr	x1, [sp, #8]
  405a58:	mov	w0, w8
  405a5c:	bl	405710 <__fxstatat@plt+0x3df0>
  405a60:	ldp	x29, x30, [sp, #16]
  405a64:	add	sp, sp, #0x20
  405a68:	ret
  405a6c:	sub	sp, sp, #0x20
  405a70:	stp	x29, x30, [sp, #16]
  405a74:	add	x29, sp, #0x10
  405a78:	mov	w8, wzr
  405a7c:	str	x0, [sp, #8]
  405a80:	str	x1, [sp]
  405a84:	ldr	x1, [sp, #8]
  405a88:	ldr	x2, [sp]
  405a8c:	mov	w0, w8
  405a90:	bl	405a04 <__fxstatat@plt+0x40e4>
  405a94:	ldp	x29, x30, [sp, #16]
  405a98:	add	sp, sp, #0x20
  405a9c:	ret
  405aa0:	sub	sp, sp, #0x70
  405aa4:	stp	x29, x30, [sp, #96]
  405aa8:	add	x29, sp, #0x60
  405aac:	mov	x8, #0xffffffffffffffff    	// #-1
  405ab0:	add	x9, sp, #0x18
  405ab4:	stur	w0, [x29, #-4]
  405ab8:	stur	w1, [x29, #-8]
  405abc:	stur	x2, [x29, #-16]
  405ac0:	ldur	w0, [x29, #-8]
  405ac4:	str	x8, [sp, #16]
  405ac8:	mov	x8, x9
  405acc:	str	x9, [sp, #8]
  405ad0:	bl	405af4 <__fxstatat@plt+0x41d4>
  405ad4:	ldur	w0, [x29, #-4]
  405ad8:	ldur	x1, [x29, #-16]
  405adc:	ldr	x2, [sp, #16]
  405ae0:	ldr	x3, [sp, #8]
  405ae4:	bl	405748 <__fxstatat@plt+0x3e28>
  405ae8:	ldp	x29, x30, [sp, #96]
  405aec:	add	sp, sp, #0x70
  405af0:	ret
  405af4:	sub	sp, sp, #0x20
  405af8:	stp	x29, x30, [sp, #16]
  405afc:	add	x29, sp, #0x10
  405b00:	mov	x2, #0x38                  	// #56
  405b04:	stur	w0, [x29, #-4]
  405b08:	mov	x0, x8
  405b0c:	mov	w9, wzr
  405b10:	mov	w1, w9
  405b14:	str	x8, [sp]
  405b18:	bl	4016d0 <memset@plt>
  405b1c:	ldur	w9, [x29, #-4]
  405b20:	cmp	w9, #0xa
  405b24:	b.ne	405b2c <__fxstatat@plt+0x420c>  // b.any
  405b28:	bl	401760 <abort@plt>
  405b2c:	ldur	w8, [x29, #-4]
  405b30:	ldr	x9, [sp]
  405b34:	str	w8, [x9]
  405b38:	ldp	x29, x30, [sp, #16]
  405b3c:	add	sp, sp, #0x20
  405b40:	ret
  405b44:	sub	sp, sp, #0x70
  405b48:	stp	x29, x30, [sp, #96]
  405b4c:	add	x29, sp, #0x60
  405b50:	add	x8, sp, #0x10
  405b54:	stur	w0, [x29, #-4]
  405b58:	stur	w1, [x29, #-8]
  405b5c:	stur	x2, [x29, #-16]
  405b60:	stur	x3, [x29, #-24]
  405b64:	ldur	w0, [x29, #-8]
  405b68:	str	x8, [sp, #8]
  405b6c:	bl	405af4 <__fxstatat@plt+0x41d4>
  405b70:	ldur	w0, [x29, #-4]
  405b74:	ldur	x1, [x29, #-16]
  405b78:	ldur	x2, [x29, #-24]
  405b7c:	ldr	x3, [sp, #8]
  405b80:	bl	405748 <__fxstatat@plt+0x3e28>
  405b84:	ldp	x29, x30, [sp, #96]
  405b88:	add	sp, sp, #0x70
  405b8c:	ret
  405b90:	sub	sp, sp, #0x20
  405b94:	stp	x29, x30, [sp, #16]
  405b98:	add	x29, sp, #0x10
  405b9c:	mov	w8, wzr
  405ba0:	stur	w0, [x29, #-4]
  405ba4:	str	x1, [sp]
  405ba8:	ldur	w1, [x29, #-4]
  405bac:	ldr	x2, [sp]
  405bb0:	mov	w0, w8
  405bb4:	bl	405aa0 <__fxstatat@plt+0x4180>
  405bb8:	ldp	x29, x30, [sp, #16]
  405bbc:	add	sp, sp, #0x20
  405bc0:	ret
  405bc4:	sub	sp, sp, #0x30
  405bc8:	stp	x29, x30, [sp, #32]
  405bcc:	add	x29, sp, #0x20
  405bd0:	mov	w8, wzr
  405bd4:	stur	w0, [x29, #-4]
  405bd8:	str	x1, [sp, #16]
  405bdc:	str	x2, [sp, #8]
  405be0:	ldur	w1, [x29, #-4]
  405be4:	ldr	x2, [sp, #16]
  405be8:	ldr	x3, [sp, #8]
  405bec:	mov	w0, w8
  405bf0:	bl	405b44 <__fxstatat@plt+0x4224>
  405bf4:	ldp	x29, x30, [sp, #32]
  405bf8:	add	sp, sp, #0x30
  405bfc:	ret
  405c00:	sub	sp, sp, #0x70
  405c04:	stp	x29, x30, [sp, #96]
  405c08:	add	x29, sp, #0x60
  405c0c:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  405c10:	add	x8, x8, #0x2e8
  405c14:	mov	x9, #0x38                  	// #56
  405c18:	mov	w10, #0x1                   	// #1
  405c1c:	mov	w11, wzr
  405c20:	add	x12, sp, #0x10
  405c24:	stur	x0, [x29, #-8]
  405c28:	stur	x1, [x29, #-16]
  405c2c:	sturb	w2, [x29, #-17]
  405c30:	mov	x0, x12
  405c34:	mov	x1, x8
  405c38:	mov	x2, x9
  405c3c:	str	w10, [sp, #12]
  405c40:	str	w11, [sp, #8]
  405c44:	str	x12, [sp]
  405c48:	bl	401570 <memcpy@plt>
  405c4c:	ldurb	w1, [x29, #-17]
  405c50:	ldr	x0, [sp]
  405c54:	ldr	w2, [sp, #12]
  405c58:	bl	403f8c <__fxstatat@plt+0x266c>
  405c5c:	ldur	x1, [x29, #-8]
  405c60:	ldur	x2, [x29, #-16]
  405c64:	ldr	w10, [sp, #8]
  405c68:	mov	w0, w10
  405c6c:	ldr	x3, [sp]
  405c70:	bl	405748 <__fxstatat@plt+0x3e28>
  405c74:	ldp	x29, x30, [sp, #96]
  405c78:	add	sp, sp, #0x70
  405c7c:	ret
  405c80:	sub	sp, sp, #0x20
  405c84:	stp	x29, x30, [sp, #16]
  405c88:	add	x29, sp, #0x10
  405c8c:	mov	x8, #0xffffffffffffffff    	// #-1
  405c90:	str	x0, [sp, #8]
  405c94:	strb	w1, [sp, #7]
  405c98:	ldr	x0, [sp, #8]
  405c9c:	ldrb	w2, [sp, #7]
  405ca0:	mov	x1, x8
  405ca4:	bl	405c00 <__fxstatat@plt+0x42e0>
  405ca8:	ldp	x29, x30, [sp, #16]
  405cac:	add	sp, sp, #0x20
  405cb0:	ret
  405cb4:	sub	sp, sp, #0x20
  405cb8:	stp	x29, x30, [sp, #16]
  405cbc:	add	x29, sp, #0x10
  405cc0:	str	x0, [sp, #8]
  405cc4:	ldr	x0, [sp, #8]
  405cc8:	mov	w1, #0x3a                  	// #58
  405ccc:	bl	405c80 <__fxstatat@plt+0x4360>
  405cd0:	ldp	x29, x30, [sp, #16]
  405cd4:	add	sp, sp, #0x20
  405cd8:	ret
  405cdc:	sub	sp, sp, #0x20
  405ce0:	stp	x29, x30, [sp, #16]
  405ce4:	add	x29, sp, #0x10
  405ce8:	str	x0, [sp, #8]
  405cec:	str	x1, [sp]
  405cf0:	ldr	x0, [sp, #8]
  405cf4:	ldr	x1, [sp]
  405cf8:	mov	w2, #0x3a                  	// #58
  405cfc:	bl	405c00 <__fxstatat@plt+0x42e0>
  405d00:	ldp	x29, x30, [sp, #16]
  405d04:	add	sp, sp, #0x20
  405d08:	ret
  405d0c:	sub	sp, sp, #0xc0
  405d10:	stp	x29, x30, [sp, #176]
  405d14:	add	x29, sp, #0xb0
  405d18:	mov	x8, #0x38                  	// #56
  405d1c:	mov	w9, #0x1                   	// #1
  405d20:	mov	x10, #0xffffffffffffffff    	// #-1
  405d24:	sub	x11, x29, #0x48
  405d28:	add	x12, sp, #0x30
  405d2c:	stur	w0, [x29, #-4]
  405d30:	stur	w1, [x29, #-8]
  405d34:	stur	x2, [x29, #-16]
  405d38:	ldur	w0, [x29, #-8]
  405d3c:	str	x8, [sp, #40]
  405d40:	mov	x8, x12
  405d44:	str	w9, [sp, #36]
  405d48:	str	x10, [sp, #24]
  405d4c:	str	x11, [sp, #16]
  405d50:	str	x12, [sp, #8]
  405d54:	bl	405af4 <__fxstatat@plt+0x41d4>
  405d58:	ldr	x0, [sp, #16]
  405d5c:	ldr	x1, [sp, #8]
  405d60:	ldr	x2, [sp, #40]
  405d64:	bl	401570 <memcpy@plt>
  405d68:	ldr	x0, [sp, #16]
  405d6c:	mov	w1, #0x3a                  	// #58
  405d70:	ldr	w2, [sp, #36]
  405d74:	bl	403f8c <__fxstatat@plt+0x266c>
  405d78:	ldur	w9, [x29, #-4]
  405d7c:	ldur	x1, [x29, #-16]
  405d80:	mov	w0, w9
  405d84:	ldr	x2, [sp, #24]
  405d88:	ldr	x3, [sp, #16]
  405d8c:	bl	405748 <__fxstatat@plt+0x3e28>
  405d90:	ldp	x29, x30, [sp, #176]
  405d94:	add	sp, sp, #0xc0
  405d98:	ret
  405d9c:	sub	sp, sp, #0x30
  405da0:	stp	x29, x30, [sp, #32]
  405da4:	add	x29, sp, #0x20
  405da8:	mov	x4, #0xffffffffffffffff    	// #-1
  405dac:	stur	w0, [x29, #-4]
  405db0:	str	x1, [sp, #16]
  405db4:	str	x2, [sp, #8]
  405db8:	str	x3, [sp]
  405dbc:	ldur	w0, [x29, #-4]
  405dc0:	ldr	x1, [sp, #16]
  405dc4:	ldr	x2, [sp, #8]
  405dc8:	ldr	x3, [sp]
  405dcc:	bl	405ddc <__fxstatat@plt+0x44bc>
  405dd0:	ldp	x29, x30, [sp, #32]
  405dd4:	add	sp, sp, #0x30
  405dd8:	ret
  405ddc:	sub	sp, sp, #0x80
  405de0:	stp	x29, x30, [sp, #112]
  405de4:	add	x29, sp, #0x70
  405de8:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  405dec:	add	x8, x8, #0x2e8
  405df0:	mov	x9, #0x38                  	// #56
  405df4:	add	x10, sp, #0x10
  405df8:	stur	w0, [x29, #-4]
  405dfc:	stur	x1, [x29, #-16]
  405e00:	stur	x2, [x29, #-24]
  405e04:	stur	x3, [x29, #-32]
  405e08:	stur	x4, [x29, #-40]
  405e0c:	mov	x0, x10
  405e10:	mov	x1, x8
  405e14:	mov	x2, x9
  405e18:	str	x10, [sp, #8]
  405e1c:	bl	401570 <memcpy@plt>
  405e20:	ldur	x1, [x29, #-16]
  405e24:	ldur	x2, [x29, #-24]
  405e28:	ldr	x0, [sp, #8]
  405e2c:	bl	404094 <__fxstatat@plt+0x2774>
  405e30:	ldur	w0, [x29, #-4]
  405e34:	ldur	x1, [x29, #-32]
  405e38:	ldur	x2, [x29, #-40]
  405e3c:	ldr	x3, [sp, #8]
  405e40:	bl	405748 <__fxstatat@plt+0x3e28>
  405e44:	ldp	x29, x30, [sp, #112]
  405e48:	add	sp, sp, #0x80
  405e4c:	ret
  405e50:	sub	sp, sp, #0x30
  405e54:	stp	x29, x30, [sp, #32]
  405e58:	add	x29, sp, #0x20
  405e5c:	mov	w8, wzr
  405e60:	stur	x0, [x29, #-8]
  405e64:	str	x1, [sp, #16]
  405e68:	str	x2, [sp, #8]
  405e6c:	ldur	x1, [x29, #-8]
  405e70:	ldr	x2, [sp, #16]
  405e74:	ldr	x3, [sp, #8]
  405e78:	mov	w0, w8
  405e7c:	bl	405d9c <__fxstatat@plt+0x447c>
  405e80:	ldp	x29, x30, [sp, #32]
  405e84:	add	sp, sp, #0x30
  405e88:	ret
  405e8c:	sub	sp, sp, #0x30
  405e90:	stp	x29, x30, [sp, #32]
  405e94:	add	x29, sp, #0x20
  405e98:	mov	w8, wzr
  405e9c:	stur	x0, [x29, #-8]
  405ea0:	str	x1, [sp, #16]
  405ea4:	str	x2, [sp, #8]
  405ea8:	str	x3, [sp]
  405eac:	ldur	x1, [x29, #-8]
  405eb0:	ldr	x2, [sp, #16]
  405eb4:	ldr	x3, [sp, #8]
  405eb8:	ldr	x4, [sp]
  405ebc:	mov	w0, w8
  405ec0:	bl	405ddc <__fxstatat@plt+0x44bc>
  405ec4:	ldp	x29, x30, [sp, #32]
  405ec8:	add	sp, sp, #0x30
  405ecc:	ret
  405ed0:	sub	sp, sp, #0x30
  405ed4:	stp	x29, x30, [sp, #32]
  405ed8:	add	x29, sp, #0x20
  405edc:	adrp	x3, 420000 <__fxstatat@plt+0x1e6e0>
  405ee0:	add	x3, x3, #0x230
  405ee4:	stur	w0, [x29, #-4]
  405ee8:	str	x1, [sp, #16]
  405eec:	str	x2, [sp, #8]
  405ef0:	ldur	w0, [x29, #-4]
  405ef4:	ldr	x1, [sp, #16]
  405ef8:	ldr	x2, [sp, #8]
  405efc:	bl	405748 <__fxstatat@plt+0x3e28>
  405f00:	ldp	x29, x30, [sp, #32]
  405f04:	add	sp, sp, #0x30
  405f08:	ret
  405f0c:	sub	sp, sp, #0x20
  405f10:	stp	x29, x30, [sp, #16]
  405f14:	add	x29, sp, #0x10
  405f18:	mov	w8, wzr
  405f1c:	str	x0, [sp, #8]
  405f20:	str	x1, [sp]
  405f24:	ldr	x1, [sp, #8]
  405f28:	ldr	x2, [sp]
  405f2c:	mov	w0, w8
  405f30:	bl	405ed0 <__fxstatat@plt+0x45b0>
  405f34:	ldp	x29, x30, [sp, #16]
  405f38:	add	sp, sp, #0x20
  405f3c:	ret
  405f40:	sub	sp, sp, #0x20
  405f44:	stp	x29, x30, [sp, #16]
  405f48:	add	x29, sp, #0x10
  405f4c:	mov	x2, #0xffffffffffffffff    	// #-1
  405f50:	stur	w0, [x29, #-4]
  405f54:	str	x1, [sp]
  405f58:	ldur	w0, [x29, #-4]
  405f5c:	ldr	x1, [sp]
  405f60:	bl	405ed0 <__fxstatat@plt+0x45b0>
  405f64:	ldp	x29, x30, [sp, #16]
  405f68:	add	sp, sp, #0x20
  405f6c:	ret
  405f70:	sub	sp, sp, #0x20
  405f74:	stp	x29, x30, [sp, #16]
  405f78:	add	x29, sp, #0x10
  405f7c:	mov	w8, wzr
  405f80:	str	x0, [sp, #8]
  405f84:	ldr	x1, [sp, #8]
  405f88:	mov	w0, w8
  405f8c:	bl	405f40 <__fxstatat@plt+0x4620>
  405f90:	ldp	x29, x30, [sp, #16]
  405f94:	add	sp, sp, #0x20
  405f98:	ret
  405f9c:	sub	sp, sp, #0x40
  405fa0:	stp	x29, x30, [sp, #48]
  405fa4:	add	x29, sp, #0x30
  405fa8:	stur	x0, [x29, #-16]
  405fac:	stur	w1, [x29, #-20]
  405fb0:	ldur	x0, [x29, #-16]
  405fb4:	bl	4018f0 <gettext@plt>
  405fb8:	str	x0, [sp, #16]
  405fbc:	ldr	x8, [sp, #16]
  405fc0:	ldur	x9, [x29, #-16]
  405fc4:	cmp	x8, x9
  405fc8:	b.eq	405fd8 <__fxstatat@plt+0x46b8>  // b.none
  405fcc:	ldr	x8, [sp, #16]
  405fd0:	stur	x8, [x29, #-8]
  405fd4:	b	406078 <__fxstatat@plt+0x4758>
  405fd8:	bl	40c5c8 <__fxstatat@plt+0xaca8>
  405fdc:	str	x0, [sp, #8]
  405fe0:	ldr	x0, [sp, #8]
  405fe4:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  405fe8:	add	x1, x1, #0xd6a
  405fec:	bl	40a54c <__fxstatat@plt+0x8c2c>
  405ff0:	cbnz	w0, 40601c <__fxstatat@plt+0x46fc>
  405ff4:	ldur	x8, [x29, #-16]
  405ff8:	ldrb	w9, [x8]
  405ffc:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406000:	add	x8, x8, #0xd74
  406004:	adrp	x10, 40e000 <__fxstatat@plt+0xc6e0>
  406008:	add	x10, x10, #0xd70
  40600c:	cmp	w9, #0x60
  406010:	csel	x8, x10, x8, eq  // eq = none
  406014:	stur	x8, [x29, #-8]
  406018:	b	406078 <__fxstatat@plt+0x4758>
  40601c:	ldr	x0, [sp, #8]
  406020:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  406024:	add	x1, x1, #0xd78
  406028:	bl	40a54c <__fxstatat@plt+0x8c2c>
  40602c:	cbnz	w0, 406058 <__fxstatat@plt+0x4738>
  406030:	ldur	x8, [x29, #-16]
  406034:	ldrb	w9, [x8]
  406038:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  40603c:	add	x8, x8, #0xd84
  406040:	adrp	x10, 40e000 <__fxstatat@plt+0xc6e0>
  406044:	add	x10, x10, #0xd80
  406048:	cmp	w9, #0x60
  40604c:	csel	x8, x10, x8, eq  // eq = none
  406050:	stur	x8, [x29, #-8]
  406054:	b	406078 <__fxstatat@plt+0x4758>
  406058:	ldur	w8, [x29, #-20]
  40605c:	adrp	x9, 40e000 <__fxstatat@plt+0xc6e0>
  406060:	add	x9, x9, #0xd68
  406064:	adrp	x10, 40e000 <__fxstatat@plt+0xc6e0>
  406068:	add	x10, x10, #0xd64
  40606c:	cmp	w8, #0x9
  406070:	csel	x9, x10, x9, eq  // eq = none
  406074:	stur	x9, [x29, #-8]
  406078:	ldur	x0, [x29, #-8]
  40607c:	ldp	x29, x30, [sp, #48]
  406080:	add	sp, sp, #0x40
  406084:	ret
  406088:	sub	sp, sp, #0xa0
  40608c:	stp	x29, x30, [sp, #144]
  406090:	add	x29, sp, #0x90
  406094:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406098:	add	x8, x8, #0xa66
  40609c:	mov	x1, sp
  4060a0:	stur	x0, [x29, #-16]
  4060a4:	mov	x0, x8
  4060a8:	bl	40d8f8 <__fxstatat@plt+0xbfd8>
  4060ac:	cbz	w0, 4060bc <__fxstatat@plt+0x479c>
  4060b0:	mov	x8, xzr
  4060b4:	stur	x8, [x29, #-8]
  4060b8:	b	4060dc <__fxstatat@plt+0x47bc>
  4060bc:	ldr	x8, [sp, #8]
  4060c0:	ldur	x9, [x29, #-16]
  4060c4:	str	x8, [x9]
  4060c8:	ldr	x8, [sp]
  4060cc:	ldur	x9, [x29, #-16]
  4060d0:	str	x8, [x9, #8]
  4060d4:	ldur	x8, [x29, #-16]
  4060d8:	stur	x8, [x29, #-8]
  4060dc:	ldur	x0, [x29, #-8]
  4060e0:	ldp	x29, x30, [sp, #144]
  4060e4:	add	sp, sp, #0xa0
  4060e8:	ret
  4060ec:	sub	sp, sp, #0x120
  4060f0:	stp	x29, x30, [sp, #256]
  4060f4:	str	x28, [sp, #272]
  4060f8:	add	x29, sp, #0x100
  4060fc:	stur	x0, [x29, #-8]
  406100:	stur	x1, [x29, #-16]
  406104:	stur	x2, [x29, #-24]
  406108:	stur	x3, [x29, #-32]
  40610c:	stur	x4, [x29, #-40]
  406110:	stur	x5, [x29, #-48]
  406114:	ldur	x8, [x29, #-16]
  406118:	cbz	x8, 40613c <__fxstatat@plt+0x481c>
  40611c:	ldur	x0, [x29, #-8]
  406120:	ldur	x2, [x29, #-16]
  406124:	ldur	x3, [x29, #-24]
  406128:	ldur	x4, [x29, #-32]
  40612c:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  406130:	add	x1, x1, #0xdb0
  406134:	bl	401900 <fprintf@plt>
  406138:	b	406154 <__fxstatat@plt+0x4834>
  40613c:	ldur	x0, [x29, #-8]
  406140:	ldur	x2, [x29, #-24]
  406144:	ldur	x3, [x29, #-32]
  406148:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  40614c:	add	x1, x1, #0xdbc
  406150:	bl	401900 <fprintf@plt>
  406154:	ldur	x0, [x29, #-8]
  406158:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  40615c:	add	x8, x8, #0xdc3
  406160:	stur	x0, [x29, #-56]
  406164:	mov	x0, x8
  406168:	bl	4018f0 <gettext@plt>
  40616c:	ldur	x8, [x29, #-56]
  406170:	stur	x0, [x29, #-64]
  406174:	mov	x0, x8
  406178:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40617c:	add	x1, x1, #0x8e
  406180:	ldur	x2, [x29, #-64]
  406184:	mov	w3, #0x7e3                 	// #2019
  406188:	bl	401900 <fprintf@plt>
  40618c:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406190:	add	x8, x8, #0xdc7
  406194:	mov	x0, x8
  406198:	bl	4018f0 <gettext@plt>
  40619c:	ldur	x1, [x29, #-8]
  4061a0:	bl	401850 <fputs_unlocked@plt>
  4061a4:	ldur	x8, [x29, #-48]
  4061a8:	subs	x8, x8, #0x0
  4061ac:	cmp	x8, #0x9
  4061b0:	stur	x8, [x29, #-72]
  4061b4:	b.hi	40651c <__fxstatat@plt+0x4bfc>  // b.pmore
  4061b8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4061bc:	add	x8, x8, #0xd88
  4061c0:	ldur	x11, [x29, #-72]
  4061c4:	ldrsw	x10, [x8, x11, lsl #2]
  4061c8:	add	x9, x8, x10
  4061cc:	br	x9
  4061d0:	b	4065a8 <__fxstatat@plt+0x4c88>
  4061d4:	ldur	x0, [x29, #-8]
  4061d8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4061dc:	add	x8, x8, #0xe93
  4061e0:	stur	x0, [x29, #-80]
  4061e4:	mov	x0, x8
  4061e8:	bl	4018f0 <gettext@plt>
  4061ec:	ldur	x8, [x29, #-40]
  4061f0:	ldr	x2, [x8]
  4061f4:	ldur	x8, [x29, #-80]
  4061f8:	stur	x0, [x29, #-88]
  4061fc:	mov	x0, x8
  406200:	ldur	x1, [x29, #-88]
  406204:	bl	401900 <fprintf@plt>
  406208:	b	4065a8 <__fxstatat@plt+0x4c88>
  40620c:	ldur	x0, [x29, #-8]
  406210:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406214:	add	x8, x8, #0xea3
  406218:	stur	x0, [x29, #-96]
  40621c:	mov	x0, x8
  406220:	bl	4018f0 <gettext@plt>
  406224:	ldur	x8, [x29, #-40]
  406228:	ldr	x2, [x8]
  40622c:	ldur	x8, [x29, #-40]
  406230:	ldr	x3, [x8, #8]
  406234:	ldur	x8, [x29, #-96]
  406238:	stur	x0, [x29, #-104]
  40623c:	mov	x0, x8
  406240:	ldur	x1, [x29, #-104]
  406244:	bl	401900 <fprintf@plt>
  406248:	b	4065a8 <__fxstatat@plt+0x4c88>
  40624c:	ldur	x0, [x29, #-8]
  406250:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406254:	add	x8, x8, #0xeba
  406258:	stur	x0, [x29, #-112]
  40625c:	mov	x0, x8
  406260:	bl	4018f0 <gettext@plt>
  406264:	ldur	x8, [x29, #-40]
  406268:	ldr	x2, [x8]
  40626c:	ldur	x8, [x29, #-40]
  406270:	ldr	x3, [x8, #8]
  406274:	ldur	x8, [x29, #-40]
  406278:	ldr	x4, [x8, #16]
  40627c:	ldur	x8, [x29, #-112]
  406280:	stur	x0, [x29, #-120]
  406284:	mov	x0, x8
  406288:	ldur	x1, [x29, #-120]
  40628c:	bl	401900 <fprintf@plt>
  406290:	b	4065a8 <__fxstatat@plt+0x4c88>
  406294:	ldur	x0, [x29, #-8]
  406298:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  40629c:	add	x8, x8, #0xed6
  4062a0:	str	x0, [sp, #128]
  4062a4:	mov	x0, x8
  4062a8:	bl	4018f0 <gettext@plt>
  4062ac:	ldur	x8, [x29, #-40]
  4062b0:	ldr	x2, [x8]
  4062b4:	ldur	x8, [x29, #-40]
  4062b8:	ldr	x3, [x8, #8]
  4062bc:	ldur	x8, [x29, #-40]
  4062c0:	ldr	x4, [x8, #16]
  4062c4:	ldur	x8, [x29, #-40]
  4062c8:	ldr	x5, [x8, #24]
  4062cc:	ldr	x8, [sp, #128]
  4062d0:	str	x0, [sp, #120]
  4062d4:	mov	x0, x8
  4062d8:	ldr	x1, [sp, #120]
  4062dc:	bl	401900 <fprintf@plt>
  4062e0:	b	4065a8 <__fxstatat@plt+0x4c88>
  4062e4:	ldur	x0, [x29, #-8]
  4062e8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4062ec:	add	x8, x8, #0xef6
  4062f0:	str	x0, [sp, #112]
  4062f4:	mov	x0, x8
  4062f8:	bl	4018f0 <gettext@plt>
  4062fc:	ldur	x8, [x29, #-40]
  406300:	ldr	x2, [x8]
  406304:	ldur	x8, [x29, #-40]
  406308:	ldr	x3, [x8, #8]
  40630c:	ldur	x8, [x29, #-40]
  406310:	ldr	x4, [x8, #16]
  406314:	ldur	x8, [x29, #-40]
  406318:	ldr	x5, [x8, #24]
  40631c:	ldur	x8, [x29, #-40]
  406320:	ldr	x6, [x8, #32]
  406324:	ldr	x8, [sp, #112]
  406328:	str	x0, [sp, #104]
  40632c:	mov	x0, x8
  406330:	ldr	x1, [sp, #104]
  406334:	bl	401900 <fprintf@plt>
  406338:	b	4065a8 <__fxstatat@plt+0x4c88>
  40633c:	ldur	x0, [x29, #-8]
  406340:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406344:	add	x8, x8, #0xf1a
  406348:	str	x0, [sp, #96]
  40634c:	mov	x0, x8
  406350:	bl	4018f0 <gettext@plt>
  406354:	ldur	x8, [x29, #-40]
  406358:	ldr	x2, [x8]
  40635c:	ldur	x8, [x29, #-40]
  406360:	ldr	x3, [x8, #8]
  406364:	ldur	x8, [x29, #-40]
  406368:	ldr	x4, [x8, #16]
  40636c:	ldur	x8, [x29, #-40]
  406370:	ldr	x5, [x8, #24]
  406374:	ldur	x8, [x29, #-40]
  406378:	ldr	x6, [x8, #32]
  40637c:	ldur	x8, [x29, #-40]
  406380:	ldr	x7, [x8, #40]
  406384:	ldr	x8, [sp, #96]
  406388:	str	x0, [sp, #88]
  40638c:	mov	x0, x8
  406390:	ldr	x1, [sp, #88]
  406394:	bl	401900 <fprintf@plt>
  406398:	b	4065a8 <__fxstatat@plt+0x4c88>
  40639c:	ldur	x0, [x29, #-8]
  4063a0:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  4063a4:	add	x8, x8, #0xf42
  4063a8:	str	x0, [sp, #80]
  4063ac:	mov	x0, x8
  4063b0:	bl	4018f0 <gettext@plt>
  4063b4:	ldur	x8, [x29, #-40]
  4063b8:	ldr	x2, [x8]
  4063bc:	ldur	x8, [x29, #-40]
  4063c0:	ldr	x3, [x8, #8]
  4063c4:	ldur	x8, [x29, #-40]
  4063c8:	ldr	x4, [x8, #16]
  4063cc:	ldur	x8, [x29, #-40]
  4063d0:	ldr	x5, [x8, #24]
  4063d4:	ldur	x8, [x29, #-40]
  4063d8:	ldr	x6, [x8, #32]
  4063dc:	ldur	x8, [x29, #-40]
  4063e0:	ldr	x7, [x8, #40]
  4063e4:	ldur	x8, [x29, #-40]
  4063e8:	ldr	x8, [x8, #48]
  4063ec:	ldr	x9, [sp, #80]
  4063f0:	str	x0, [sp, #72]
  4063f4:	mov	x0, x9
  4063f8:	ldr	x1, [sp, #72]
  4063fc:	mov	x10, sp
  406400:	str	x8, [x10]
  406404:	bl	401900 <fprintf@plt>
  406408:	b	4065a8 <__fxstatat@plt+0x4c88>
  40640c:	ldur	x0, [x29, #-8]
  406410:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406414:	add	x8, x8, #0xf6e
  406418:	str	x0, [sp, #64]
  40641c:	mov	x0, x8
  406420:	bl	4018f0 <gettext@plt>
  406424:	ldur	x8, [x29, #-40]
  406428:	ldr	x2, [x8]
  40642c:	ldur	x8, [x29, #-40]
  406430:	ldr	x3, [x8, #8]
  406434:	ldur	x8, [x29, #-40]
  406438:	ldr	x4, [x8, #16]
  40643c:	ldur	x8, [x29, #-40]
  406440:	ldr	x5, [x8, #24]
  406444:	ldur	x8, [x29, #-40]
  406448:	ldr	x6, [x8, #32]
  40644c:	ldur	x8, [x29, #-40]
  406450:	ldr	x7, [x8, #40]
  406454:	ldur	x8, [x29, #-40]
  406458:	ldr	x8, [x8, #48]
  40645c:	ldur	x9, [x29, #-40]
  406460:	ldr	x9, [x9, #56]
  406464:	ldr	x10, [sp, #64]
  406468:	str	x0, [sp, #56]
  40646c:	mov	x0, x10
  406470:	ldr	x1, [sp, #56]
  406474:	mov	x11, sp
  406478:	str	x8, [x11]
  40647c:	mov	x8, sp
  406480:	str	x9, [x8, #8]
  406484:	bl	401900 <fprintf@plt>
  406488:	b	4065a8 <__fxstatat@plt+0x4c88>
  40648c:	ldur	x0, [x29, #-8]
  406490:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406494:	add	x8, x8, #0xf9e
  406498:	str	x0, [sp, #48]
  40649c:	mov	x0, x8
  4064a0:	bl	4018f0 <gettext@plt>
  4064a4:	ldur	x8, [x29, #-40]
  4064a8:	ldr	x2, [x8]
  4064ac:	ldur	x8, [x29, #-40]
  4064b0:	ldr	x3, [x8, #8]
  4064b4:	ldur	x8, [x29, #-40]
  4064b8:	ldr	x4, [x8, #16]
  4064bc:	ldur	x8, [x29, #-40]
  4064c0:	ldr	x5, [x8, #24]
  4064c4:	ldur	x8, [x29, #-40]
  4064c8:	ldr	x6, [x8, #32]
  4064cc:	ldur	x8, [x29, #-40]
  4064d0:	ldr	x7, [x8, #40]
  4064d4:	ldur	x8, [x29, #-40]
  4064d8:	ldr	x8, [x8, #48]
  4064dc:	ldur	x9, [x29, #-40]
  4064e0:	ldr	x9, [x9, #56]
  4064e4:	ldur	x10, [x29, #-40]
  4064e8:	ldr	x10, [x10, #64]
  4064ec:	ldr	x11, [sp, #48]
  4064f0:	str	x0, [sp, #40]
  4064f4:	mov	x0, x11
  4064f8:	ldr	x1, [sp, #40]
  4064fc:	mov	x12, sp
  406500:	str	x8, [x12]
  406504:	mov	x8, sp
  406508:	str	x9, [x8, #8]
  40650c:	mov	x8, sp
  406510:	str	x10, [x8, #16]
  406514:	bl	401900 <fprintf@plt>
  406518:	b	4065a8 <__fxstatat@plt+0x4c88>
  40651c:	ldur	x0, [x29, #-8]
  406520:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  406524:	add	x8, x8, #0xfd2
  406528:	str	x0, [sp, #32]
  40652c:	mov	x0, x8
  406530:	bl	4018f0 <gettext@plt>
  406534:	ldur	x8, [x29, #-40]
  406538:	ldr	x2, [x8]
  40653c:	ldur	x8, [x29, #-40]
  406540:	ldr	x3, [x8, #8]
  406544:	ldur	x8, [x29, #-40]
  406548:	ldr	x4, [x8, #16]
  40654c:	ldur	x8, [x29, #-40]
  406550:	ldr	x5, [x8, #24]
  406554:	ldur	x8, [x29, #-40]
  406558:	ldr	x6, [x8, #32]
  40655c:	ldur	x8, [x29, #-40]
  406560:	ldr	x7, [x8, #40]
  406564:	ldur	x8, [x29, #-40]
  406568:	ldr	x8, [x8, #48]
  40656c:	ldur	x9, [x29, #-40]
  406570:	ldr	x9, [x9, #56]
  406574:	ldur	x10, [x29, #-40]
  406578:	ldr	x10, [x10, #64]
  40657c:	ldr	x11, [sp, #32]
  406580:	str	x0, [sp, #24]
  406584:	mov	x0, x11
  406588:	ldr	x1, [sp, #24]
  40658c:	mov	x12, sp
  406590:	str	x8, [x12]
  406594:	mov	x8, sp
  406598:	str	x9, [x8, #8]
  40659c:	mov	x8, sp
  4065a0:	str	x10, [x8, #16]
  4065a4:	bl	401900 <fprintf@plt>
  4065a8:	ldr	x28, [sp, #272]
  4065ac:	ldp	x29, x30, [sp, #256]
  4065b0:	add	sp, sp, #0x120
  4065b4:	ret
  4065b8:	sub	sp, sp, #0x40
  4065bc:	stp	x29, x30, [sp, #48]
  4065c0:	add	x29, sp, #0x30
  4065c4:	stur	x0, [x29, #-8]
  4065c8:	stur	x1, [x29, #-16]
  4065cc:	str	x2, [sp, #24]
  4065d0:	str	x3, [sp, #16]
  4065d4:	str	x4, [sp, #8]
  4065d8:	str	xzr, [sp]
  4065dc:	ldr	x8, [sp, #8]
  4065e0:	ldr	x9, [sp]
  4065e4:	mov	x10, #0x8                   	// #8
  4065e8:	mul	x9, x10, x9
  4065ec:	add	x8, x8, x9
  4065f0:	ldr	x8, [x8]
  4065f4:	cbz	x8, 406608 <__fxstatat@plt+0x4ce8>
  4065f8:	ldr	x8, [sp]
  4065fc:	add	x8, x8, #0x1
  406600:	str	x8, [sp]
  406604:	b	4065dc <__fxstatat@plt+0x4cbc>
  406608:	ldur	x0, [x29, #-8]
  40660c:	ldur	x1, [x29, #-16]
  406610:	ldr	x2, [sp, #24]
  406614:	ldr	x3, [sp, #16]
  406618:	ldr	x4, [sp, #8]
  40661c:	ldr	x5, [sp]
  406620:	bl	4060ec <__fxstatat@plt+0x47cc>
  406624:	ldp	x29, x30, [sp, #48]
  406628:	add	sp, sp, #0x40
  40662c:	ret
  406630:	sub	sp, sp, #0xb0
  406634:	stp	x29, x30, [sp, #160]
  406638:	add	x29, sp, #0xa0
  40663c:	stur	x0, [x29, #-8]
  406640:	stur	x1, [x29, #-16]
  406644:	stur	x2, [x29, #-24]
  406648:	stur	x3, [x29, #-32]
  40664c:	stur	xzr, [x29, #-40]
  406650:	str	x4, [sp, #32]
  406654:	ldur	x8, [x29, #-40]
  406658:	mov	w9, #0x0                   	// #0
  40665c:	cmp	x8, #0xa
  406660:	str	w9, [sp, #28]
  406664:	b.cs	4066f8 <__fxstatat@plt+0x4dd8>  // b.hs, b.nlast
  406668:	ldr	x8, [sp, #32]
  40666c:	ldrsw	x9, [x8, #24]
  406670:	mov	w10, w9
  406674:	cmp	w10, #0x0
  406678:	cset	w10, ge  // ge = tcont
  40667c:	str	x9, [sp, #16]
  406680:	tbnz	w10, #0, 4066b8 <__fxstatat@plt+0x4d98>
  406684:	ldr	x8, [sp, #16]
  406688:	add	w8, w8, #0x8
  40668c:	ldr	x9, [sp, #32]
  406690:	str	w8, [x9, #24]
  406694:	cmp	w8, #0x0
  406698:	cset	w8, gt
  40669c:	tbnz	w8, #0, 4066b8 <__fxstatat@plt+0x4d98>
  4066a0:	ldr	x8, [sp, #32]
  4066a4:	ldr	x9, [x8, #8]
  4066a8:	ldr	x10, [sp, #16]
  4066ac:	add	x9, x9, x10
  4066b0:	str	x9, [sp, #8]
  4066b4:	b	4066cc <__fxstatat@plt+0x4dac>
  4066b8:	ldr	x8, [sp, #32]
  4066bc:	ldr	x9, [x8]
  4066c0:	add	x10, x9, #0x8
  4066c4:	str	x10, [x8]
  4066c8:	str	x9, [sp, #8]
  4066cc:	ldr	x8, [sp, #8]
  4066d0:	ldr	x8, [x8]
  4066d4:	ldur	x9, [x29, #-40]
  4066d8:	mov	x10, #0x8                   	// #8
  4066dc:	mul	x9, x10, x9
  4066e0:	add	x10, sp, #0x28
  4066e4:	add	x9, x10, x9
  4066e8:	str	x8, [x9]
  4066ec:	cmp	x8, #0x0
  4066f0:	cset	w11, ne  // ne = any
  4066f4:	str	w11, [sp, #28]
  4066f8:	ldr	w8, [sp, #28]
  4066fc:	tbnz	w8, #0, 406704 <__fxstatat@plt+0x4de4>
  406700:	b	406714 <__fxstatat@plt+0x4df4>
  406704:	ldur	x8, [x29, #-40]
  406708:	add	x8, x8, #0x1
  40670c:	stur	x8, [x29, #-40]
  406710:	b	406654 <__fxstatat@plt+0x4d34>
  406714:	ldur	x0, [x29, #-8]
  406718:	ldur	x1, [x29, #-16]
  40671c:	ldur	x2, [x29, #-24]
  406720:	ldur	x3, [x29, #-32]
  406724:	ldur	x5, [x29, #-40]
  406728:	add	x4, sp, #0x28
  40672c:	bl	4060ec <__fxstatat@plt+0x47cc>
  406730:	ldp	x29, x30, [sp, #160]
  406734:	add	sp, sp, #0xb0
  406738:	ret
  40673c:	sub	sp, sp, #0x120
  406740:	stp	x29, x30, [sp, #256]
  406744:	str	x28, [sp, #272]
  406748:	add	x29, sp, #0x100
  40674c:	str	q7, [sp, #112]
  406750:	str	q6, [sp, #96]
  406754:	str	q5, [sp, #80]
  406758:	str	q4, [sp, #64]
  40675c:	str	q3, [sp, #48]
  406760:	str	q2, [sp, #32]
  406764:	str	q1, [sp, #16]
  406768:	str	q0, [sp]
  40676c:	str	x7, [sp, #152]
  406770:	str	x6, [sp, #144]
  406774:	str	x5, [sp, #136]
  406778:	str	x4, [sp, #128]
  40677c:	stur	x0, [x29, #-8]
  406780:	stur	x1, [x29, #-16]
  406784:	stur	x2, [x29, #-24]
  406788:	stur	x3, [x29, #-32]
  40678c:	mov	w8, #0xffffff80            	// #-128
  406790:	stur	w8, [x29, #-36]
  406794:	mov	w8, #0xffffffe0            	// #-32
  406798:	stur	w8, [x29, #-40]
  40679c:	mov	x9, sp
  4067a0:	add	x9, x9, #0x80
  4067a4:	stur	x9, [x29, #-48]
  4067a8:	add	x9, sp, #0x80
  4067ac:	add	x9, x9, #0x20
  4067b0:	stur	x9, [x29, #-56]
  4067b4:	add	x9, x29, #0x20
  4067b8:	stur	x9, [x29, #-64]
  4067bc:	ldur	x0, [x29, #-8]
  4067c0:	ldur	x1, [x29, #-16]
  4067c4:	ldur	x2, [x29, #-24]
  4067c8:	ldur	x3, [x29, #-32]
  4067cc:	ldur	q0, [x29, #-64]
  4067d0:	ldur	q1, [x29, #-48]
  4067d4:	stur	q1, [x29, #-80]
  4067d8:	stur	q0, [x29, #-96]
  4067dc:	sub	x4, x29, #0x60
  4067e0:	bl	406630 <__fxstatat@plt+0x4d10>
  4067e4:	ldr	x28, [sp, #272]
  4067e8:	ldp	x29, x30, [sp, #256]
  4067ec:	add	sp, sp, #0x120
  4067f0:	ret
  4067f4:	sub	sp, sp, #0x40
  4067f8:	stp	x29, x30, [sp, #48]
  4067fc:	add	x29, sp, #0x30
  406800:	adrp	x0, 40f000 <__fxstatat@plt+0xd6e0>
  406804:	add	x0, x0, #0xe
  406808:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40680c:	add	x1, x1, #0x23
  406810:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  406814:	add	x8, x8, #0x39
  406818:	adrp	x9, 40e000 <__fxstatat@plt+0xc6e0>
  40681c:	add	x9, x9, #0x357
  406820:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  406824:	add	x2, x2, #0x47d
  406828:	adrp	x10, 40f000 <__fxstatat@plt+0xd6e0>
  40682c:	add	x10, x10, #0x4d
  406830:	adrp	x11, 420000 <__fxstatat@plt+0x1e6e0>
  406834:	add	x11, x11, #0x288
  406838:	stur	x1, [x29, #-8]
  40683c:	stur	x8, [x29, #-16]
  406840:	str	x9, [sp, #24]
  406844:	str	x2, [sp, #16]
  406848:	str	x10, [sp, #8]
  40684c:	str	x11, [sp]
  406850:	bl	4018f0 <gettext@plt>
  406854:	ldur	x1, [x29, #-8]
  406858:	bl	4018a0 <printf@plt>
  40685c:	ldur	x8, [x29, #-16]
  406860:	mov	x0, x8
  406864:	bl	4018f0 <gettext@plt>
  406868:	ldr	x1, [sp, #24]
  40686c:	ldr	x2, [sp, #16]
  406870:	bl	4018a0 <printf@plt>
  406874:	ldr	x8, [sp, #8]
  406878:	mov	x0, x8
  40687c:	bl	4018f0 <gettext@plt>
  406880:	ldr	x8, [sp]
  406884:	ldr	x1, [x8]
  406888:	bl	401850 <fputs_unlocked@plt>
  40688c:	ldp	x29, x30, [sp, #48]
  406890:	add	sp, sp, #0x40
  406894:	ret
  406898:	sub	sp, sp, #0x20
  40689c:	stp	x29, x30, [sp, #16]
  4068a0:	add	x29, sp, #0x10
  4068a4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4068a8:	str	x0, [sp, #8]
  4068ac:	str	x1, [sp]
  4068b0:	ldr	x9, [sp]
  4068b4:	udiv	x8, x8, x9
  4068b8:	ldr	x9, [sp, #8]
  4068bc:	cmp	x8, x9
  4068c0:	b.cs	4068c8 <__fxstatat@plt+0x4fa8>  // b.hs, b.nlast
  4068c4:	bl	406c34 <__fxstatat@plt+0x5314>
  4068c8:	ldr	x8, [sp, #8]
  4068cc:	ldr	x9, [sp]
  4068d0:	mul	x0, x8, x9
  4068d4:	bl	4068e4 <__fxstatat@plt+0x4fc4>
  4068d8:	ldp	x29, x30, [sp, #16]
  4068dc:	add	sp, sp, #0x20
  4068e0:	ret
  4068e4:	sub	sp, sp, #0x20
  4068e8:	stp	x29, x30, [sp, #16]
  4068ec:	add	x29, sp, #0x10
  4068f0:	str	x0, [sp, #8]
  4068f4:	ldr	x0, [sp, #8]
  4068f8:	bl	401670 <malloc@plt>
  4068fc:	str	x0, [sp]
  406900:	ldr	x8, [sp]
  406904:	cbnz	x8, 406914 <__fxstatat@plt+0x4ff4>
  406908:	ldr	x8, [sp, #8]
  40690c:	cbz	x8, 406914 <__fxstatat@plt+0x4ff4>
  406910:	bl	406c34 <__fxstatat@plt+0x5314>
  406914:	ldr	x0, [sp]
  406918:	ldp	x29, x30, [sp, #16]
  40691c:	add	sp, sp, #0x20
  406920:	ret
  406924:	sub	sp, sp, #0x30
  406928:	stp	x29, x30, [sp, #32]
  40692c:	add	x29, sp, #0x20
  406930:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406934:	stur	x0, [x29, #-8]
  406938:	str	x1, [sp, #16]
  40693c:	str	x2, [sp, #8]
  406940:	ldr	x9, [sp, #8]
  406944:	udiv	x8, x8, x9
  406948:	ldr	x9, [sp, #16]
  40694c:	cmp	x8, x9
  406950:	b.cs	406958 <__fxstatat@plt+0x5038>  // b.hs, b.nlast
  406954:	bl	406c34 <__fxstatat@plt+0x5314>
  406958:	ldur	x0, [x29, #-8]
  40695c:	ldr	x8, [sp, #16]
  406960:	ldr	x9, [sp, #8]
  406964:	mul	x1, x8, x9
  406968:	bl	406978 <__fxstatat@plt+0x5058>
  40696c:	ldp	x29, x30, [sp, #32]
  406970:	add	sp, sp, #0x30
  406974:	ret
  406978:	sub	sp, sp, #0x30
  40697c:	stp	x29, x30, [sp, #32]
  406980:	add	x29, sp, #0x20
  406984:	str	x0, [sp, #16]
  406988:	str	x1, [sp, #8]
  40698c:	ldr	x8, [sp, #8]
  406990:	cbnz	x8, 4069b0 <__fxstatat@plt+0x5090>
  406994:	ldr	x8, [sp, #16]
  406998:	cbz	x8, 4069b0 <__fxstatat@plt+0x5090>
  40699c:	ldr	x0, [sp, #16]
  4069a0:	bl	4017e0 <free@plt>
  4069a4:	mov	x8, xzr
  4069a8:	stur	x8, [x29, #-8]
  4069ac:	b	4069dc <__fxstatat@plt+0x50bc>
  4069b0:	ldr	x0, [sp, #16]
  4069b4:	ldr	x1, [sp, #8]
  4069b8:	bl	401700 <realloc@plt>
  4069bc:	str	x0, [sp, #16]
  4069c0:	ldr	x8, [sp, #16]
  4069c4:	cbnz	x8, 4069d4 <__fxstatat@plt+0x50b4>
  4069c8:	ldr	x8, [sp, #8]
  4069cc:	cbz	x8, 4069d4 <__fxstatat@plt+0x50b4>
  4069d0:	bl	406c34 <__fxstatat@plt+0x5314>
  4069d4:	ldr	x8, [sp, #16]
  4069d8:	stur	x8, [x29, #-8]
  4069dc:	ldur	x0, [x29, #-8]
  4069e0:	ldp	x29, x30, [sp, #32]
  4069e4:	add	sp, sp, #0x30
  4069e8:	ret
  4069ec:	sub	sp, sp, #0x30
  4069f0:	stp	x29, x30, [sp, #32]
  4069f4:	add	x29, sp, #0x20
  4069f8:	stur	x0, [x29, #-8]
  4069fc:	str	x1, [sp, #16]
  406a00:	str	x2, [sp, #8]
  406a04:	ldr	x8, [sp, #16]
  406a08:	ldr	x8, [x8]
  406a0c:	str	x8, [sp]
  406a10:	ldur	x8, [x29, #-8]
  406a14:	cbnz	x8, 406a70 <__fxstatat@plt+0x5150>
  406a18:	ldr	x8, [sp]
  406a1c:	cbnz	x8, 406a50 <__fxstatat@plt+0x5130>
  406a20:	ldr	x8, [sp, #8]
  406a24:	mov	x9, #0x80                  	// #128
  406a28:	udiv	x8, x9, x8
  406a2c:	str	x8, [sp]
  406a30:	ldr	x8, [sp]
  406a34:	cmp	x8, #0x0
  406a38:	cset	w10, ne  // ne = any
  406a3c:	eor	w10, w10, #0x1
  406a40:	and	w10, w10, #0x1
  406a44:	ldr	x8, [sp]
  406a48:	add	x8, x8, w10, sxtw
  406a4c:	str	x8, [sp]
  406a50:	ldr	x8, [sp, #8]
  406a54:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  406a58:	udiv	x8, x9, x8
  406a5c:	ldr	x9, [sp]
  406a60:	cmp	x8, x9
  406a64:	b.cs	406a6c <__fxstatat@plt+0x514c>  // b.hs, b.nlast
  406a68:	bl	406c34 <__fxstatat@plt+0x5314>
  406a6c:	b	406aac <__fxstatat@plt+0x518c>
  406a70:	ldr	x8, [sp, #8]
  406a74:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406a78:	movk	x9, #0x5554
  406a7c:	udiv	x8, x9, x8
  406a80:	ldr	x9, [sp]
  406a84:	cmp	x8, x9
  406a88:	b.hi	406a90 <__fxstatat@plt+0x5170>  // b.pmore
  406a8c:	bl	406c34 <__fxstatat@plt+0x5314>
  406a90:	ldr	x8, [sp]
  406a94:	mov	x9, #0x2                   	// #2
  406a98:	udiv	x8, x8, x9
  406a9c:	add	x8, x8, #0x1
  406aa0:	ldr	x9, [sp]
  406aa4:	add	x8, x9, x8
  406aa8:	str	x8, [sp]
  406aac:	ldr	x8, [sp]
  406ab0:	ldr	x9, [sp, #16]
  406ab4:	str	x8, [x9]
  406ab8:	ldur	x0, [x29, #-8]
  406abc:	ldr	x8, [sp]
  406ac0:	ldr	x9, [sp, #8]
  406ac4:	mul	x1, x8, x9
  406ac8:	bl	406978 <__fxstatat@plt+0x5058>
  406acc:	ldp	x29, x30, [sp, #32]
  406ad0:	add	sp, sp, #0x30
  406ad4:	ret
  406ad8:	sub	sp, sp, #0x20
  406adc:	stp	x29, x30, [sp, #16]
  406ae0:	add	x29, sp, #0x10
  406ae4:	str	x0, [sp, #8]
  406ae8:	ldr	x0, [sp, #8]
  406aec:	bl	4068e4 <__fxstatat@plt+0x4fc4>
  406af0:	ldp	x29, x30, [sp, #16]
  406af4:	add	sp, sp, #0x20
  406af8:	ret
  406afc:	sub	sp, sp, #0x20
  406b00:	stp	x29, x30, [sp, #16]
  406b04:	add	x29, sp, #0x10
  406b08:	mov	x2, #0x1                   	// #1
  406b0c:	str	x0, [sp, #8]
  406b10:	str	x1, [sp]
  406b14:	ldr	x0, [sp, #8]
  406b18:	ldr	x1, [sp]
  406b1c:	bl	4069ec <__fxstatat@plt+0x50cc>
  406b20:	ldp	x29, x30, [sp, #16]
  406b24:	add	sp, sp, #0x20
  406b28:	ret
  406b2c:	sub	sp, sp, #0x20
  406b30:	stp	x29, x30, [sp, #16]
  406b34:	add	x29, sp, #0x10
  406b38:	str	x0, [sp, #8]
  406b3c:	ldr	x0, [sp, #8]
  406b40:	bl	4068e4 <__fxstatat@plt+0x4fc4>
  406b44:	ldr	x2, [sp, #8]
  406b48:	str	x0, [sp]
  406b4c:	mov	w8, wzr
  406b50:	mov	w1, w8
  406b54:	bl	4016d0 <memset@plt>
  406b58:	ldr	x0, [sp]
  406b5c:	ldp	x29, x30, [sp, #16]
  406b60:	add	sp, sp, #0x20
  406b64:	ret
  406b68:	sub	sp, sp, #0x30
  406b6c:	stp	x29, x30, [sp, #32]
  406b70:	add	x29, sp, #0x20
  406b74:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406b78:	stur	x0, [x29, #-8]
  406b7c:	str	x1, [sp, #16]
  406b80:	ldr	x9, [sp, #16]
  406b84:	udiv	x8, x8, x9
  406b88:	ldur	x9, [x29, #-8]
  406b8c:	cmp	x8, x9
  406b90:	b.cc	406ba8 <__fxstatat@plt+0x5288>  // b.lo, b.ul, b.last
  406b94:	ldur	x0, [x29, #-8]
  406b98:	ldr	x1, [sp, #16]
  406b9c:	bl	4016e0 <calloc@plt>
  406ba0:	str	x0, [sp, #8]
  406ba4:	cbnz	x0, 406bac <__fxstatat@plt+0x528c>
  406ba8:	bl	406c34 <__fxstatat@plt+0x5314>
  406bac:	ldr	x0, [sp, #8]
  406bb0:	ldp	x29, x30, [sp, #32]
  406bb4:	add	sp, sp, #0x30
  406bb8:	ret
  406bbc:	sub	sp, sp, #0x30
  406bc0:	stp	x29, x30, [sp, #32]
  406bc4:	add	x29, sp, #0x20
  406bc8:	stur	x0, [x29, #-8]
  406bcc:	str	x1, [sp, #16]
  406bd0:	ldr	x0, [sp, #16]
  406bd4:	bl	4068e4 <__fxstatat@plt+0x4fc4>
  406bd8:	ldur	x1, [x29, #-8]
  406bdc:	ldr	x2, [sp, #16]
  406be0:	str	x0, [sp, #8]
  406be4:	bl	401570 <memcpy@plt>
  406be8:	ldr	x0, [sp, #8]
  406bec:	ldp	x29, x30, [sp, #32]
  406bf0:	add	sp, sp, #0x30
  406bf4:	ret
  406bf8:	sub	sp, sp, #0x20
  406bfc:	stp	x29, x30, [sp, #16]
  406c00:	add	x29, sp, #0x10
  406c04:	str	x0, [sp, #8]
  406c08:	ldr	x0, [sp, #8]
  406c0c:	ldr	x8, [sp, #8]
  406c10:	str	x0, [sp]
  406c14:	mov	x0, x8
  406c18:	bl	4015a0 <strlen@plt>
  406c1c:	add	x1, x0, #0x1
  406c20:	ldr	x0, [sp]
  406c24:	bl	406bbc <__fxstatat@plt+0x529c>
  406c28:	ldp	x29, x30, [sp, #16]
  406c2c:	add	sp, sp, #0x20
  406c30:	ret
  406c34:	sub	sp, sp, #0x30
  406c38:	stp	x29, x30, [sp, #32]
  406c3c:	add	x29, sp, #0x20
  406c40:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  406c44:	add	x8, x8, #0x208
  406c48:	adrp	x0, 40f000 <__fxstatat@plt+0xd6e0>
  406c4c:	add	x0, x0, #0xbd
  406c50:	mov	w9, wzr
  406c54:	adrp	x2, 40e000 <__fxstatat@plt+0xc6e0>
  406c58:	add	x2, x2, #0x404
  406c5c:	ldr	w10, [x8]
  406c60:	stur	w9, [x29, #-4]
  406c64:	str	x2, [sp, #16]
  406c68:	str	w10, [sp, #12]
  406c6c:	bl	4018f0 <gettext@plt>
  406c70:	ldr	w9, [sp, #12]
  406c74:	str	x0, [sp]
  406c78:	mov	w0, w9
  406c7c:	ldur	w1, [x29, #-4]
  406c80:	ldr	x2, [sp, #16]
  406c84:	ldr	x3, [sp]
  406c88:	bl	4015d0 <error@plt>
  406c8c:	bl	401760 <abort@plt>
  406c90:	sub	sp, sp, #0x30
  406c94:	stp	x29, x30, [sp, #32]
  406c98:	add	x29, sp, #0x20
  406c9c:	stur	x0, [x29, #-8]
  406ca0:	stur	w1, [x29, #-12]
  406ca4:	str	x2, [sp, #8]
  406ca8:	ldur	x0, [x29, #-8]
  406cac:	ldur	w8, [x29, #-12]
  406cb0:	orr	w1, w8, #0x200
  406cb4:	ldr	x2, [sp, #8]
  406cb8:	bl	406da0 <__fxstatat@plt+0x5480>
  406cbc:	str	x0, [sp]
  406cc0:	ldr	x9, [sp]
  406cc4:	cbnz	x9, 406d00 <__fxstatat@plt+0x53e0>
  406cc8:	bl	4018c0 <__errno_location@plt>
  406ccc:	ldr	w8, [x0]
  406cd0:	cmp	w8, #0x16
  406cd4:	b.eq	406cdc <__fxstatat@plt+0x53bc>  // b.none
  406cd8:	b	406cfc <__fxstatat@plt+0x53dc>
  406cdc:	adrp	x0, 40f000 <__fxstatat@plt+0xd6e0>
  406ce0:	add	x0, x0, #0xce
  406ce4:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  406ce8:	add	x1, x1, #0xde
  406cec:	mov	w2, #0x29                  	// #41
  406cf0:	adrp	x3, 40f000 <__fxstatat@plt+0xd6e0>
  406cf4:	add	x3, x3, #0xe9
  406cf8:	bl	4018b0 <__assert_fail@plt>
  406cfc:	bl	406c34 <__fxstatat@plt+0x5314>
  406d00:	ldr	x0, [sp]
  406d04:	ldp	x29, x30, [sp, #32]
  406d08:	add	sp, sp, #0x30
  406d0c:	ret
  406d10:	sub	sp, sp, #0x20
  406d14:	str	x0, [sp, #24]
  406d18:	str	x1, [sp, #16]
  406d1c:	ldr	x8, [sp, #24]
  406d20:	ldr	w9, [x8, #72]
  406d24:	and	w9, w9, #0x10
  406d28:	cbz	w9, 406d44 <__fxstatat@plt+0x5424>
  406d2c:	ldr	x8, [sp, #24]
  406d30:	ldr	w9, [x8, #72]
  406d34:	and	w9, w9, #0x1
  406d38:	mov	w10, #0x1                   	// #1
  406d3c:	str	w10, [sp, #12]
  406d40:	cbz	w9, 406d90 <__fxstatat@plt+0x5470>
  406d44:	ldr	x8, [sp, #24]
  406d48:	ldr	w9, [x8, #72]
  406d4c:	and	w9, w9, #0x10
  406d50:	mov	w10, #0x0                   	// #0
  406d54:	str	w10, [sp, #8]
  406d58:	cbz	w9, 406d88 <__fxstatat@plt+0x5468>
  406d5c:	ldr	x8, [sp, #24]
  406d60:	ldr	w9, [x8, #72]
  406d64:	and	w9, w9, #0x1
  406d68:	mov	w10, #0x0                   	// #0
  406d6c:	str	w10, [sp, #8]
  406d70:	cbz	w9, 406d88 <__fxstatat@plt+0x5468>
  406d74:	ldr	x8, [sp, #16]
  406d78:	ldr	x8, [x8, #88]
  406d7c:	cmp	x8, #0x0
  406d80:	cset	w9, ne  // ne = any
  406d84:	str	w9, [sp, #8]
  406d88:	ldr	w8, [sp, #8]
  406d8c:	str	w8, [sp, #12]
  406d90:	ldr	w8, [sp, #12]
  406d94:	and	w0, w8, #0x1
  406d98:	add	sp, sp, #0x20
  406d9c:	ret
  406da0:	sub	sp, sp, #0xa0
  406da4:	stp	x29, x30, [sp, #144]
  406da8:	add	x29, sp, #0x90
  406dac:	mov	x8, xzr
  406db0:	mov	w9, #0x1                   	// #1
  406db4:	stur	x0, [x29, #-16]
  406db8:	stur	w1, [x29, #-20]
  406dbc:	stur	x2, [x29, #-32]
  406dc0:	str	x8, [sp, #72]
  406dc4:	str	x8, [sp, #64]
  406dc8:	ldur	w10, [x29, #-20]
  406dcc:	and	w10, w10, #0xfffff000
  406dd0:	str	w9, [sp, #28]
  406dd4:	cbz	w10, 406df0 <__fxstatat@plt+0x54d0>
  406dd8:	bl	4018c0 <__errno_location@plt>
  406ddc:	mov	w8, #0x16                  	// #22
  406de0:	str	w8, [x0]
  406de4:	mov	x9, xzr
  406de8:	stur	x9, [x29, #-8]
  406dec:	b	4072c8 <__fxstatat@plt+0x59a8>
  406df0:	ldur	w8, [x29, #-20]
  406df4:	and	w8, w8, #0x4
  406df8:	cbz	w8, 406e20 <__fxstatat@plt+0x5500>
  406dfc:	ldur	w8, [x29, #-20]
  406e00:	and	w8, w8, #0x200
  406e04:	cbz	w8, 406e20 <__fxstatat@plt+0x5500>
  406e08:	bl	4018c0 <__errno_location@plt>
  406e0c:	mov	w8, #0x16                  	// #22
  406e10:	str	w8, [x0]
  406e14:	mov	x9, xzr
  406e18:	stur	x9, [x29, #-8]
  406e1c:	b	4072c8 <__fxstatat@plt+0x59a8>
  406e20:	ldur	w8, [x29, #-20]
  406e24:	mov	w9, #0x12                  	// #18
  406e28:	and	w8, w8, w9
  406e2c:	cbnz	w8, 406e48 <__fxstatat@plt+0x5528>
  406e30:	bl	4018c0 <__errno_location@plt>
  406e34:	mov	w8, #0x16                  	// #22
  406e38:	str	w8, [x0]
  406e3c:	mov	x9, xzr
  406e40:	stur	x9, [x29, #-8]
  406e44:	b	4072c8 <__fxstatat@plt+0x59a8>
  406e48:	mov	x0, #0x80                  	// #128
  406e4c:	bl	401670 <malloc@plt>
  406e50:	stur	x0, [x29, #-40]
  406e54:	cbnz	x0, 406e64 <__fxstatat@plt+0x5544>
  406e58:	mov	x8, xzr
  406e5c:	stur	x8, [x29, #-8]
  406e60:	b	4072c8 <__fxstatat@plt+0x59a8>
  406e64:	ldur	x0, [x29, #-40]
  406e68:	mov	w8, wzr
  406e6c:	mov	w1, w8
  406e70:	mov	x2, #0x80                  	// #128
  406e74:	bl	4016d0 <memset@plt>
  406e78:	ldur	x9, [x29, #-32]
  406e7c:	ldur	x10, [x29, #-40]
  406e80:	str	x9, [x10, #64]
  406e84:	ldur	w8, [x29, #-20]
  406e88:	ldur	x9, [x29, #-40]
  406e8c:	str	w8, [x9, #72]
  406e90:	ldur	x9, [x29, #-40]
  406e94:	ldr	w8, [x9, #72]
  406e98:	and	w8, w8, #0x2
  406e9c:	cbz	w8, 406ec0 <__fxstatat@plt+0x55a0>
  406ea0:	ldur	x8, [x29, #-40]
  406ea4:	ldr	w9, [x8, #72]
  406ea8:	orr	w9, w9, #0x4
  406eac:	str	w9, [x8, #72]
  406eb0:	ldur	x8, [x29, #-40]
  406eb4:	ldr	w9, [x8, #72]
  406eb8:	and	w9, w9, #0xfffffdff
  406ebc:	str	w9, [x8, #72]
  406ec0:	ldur	x8, [x29, #-40]
  406ec4:	mov	w9, #0xffffff9c            	// #-100
  406ec8:	str	w9, [x8, #44]
  406ecc:	ldur	x8, [x29, #-40]
  406ed0:	ldr	w9, [x8, #72]
  406ed4:	and	w9, w9, #0x200
  406ed8:	cbz	w9, 406f18 <__fxstatat@plt+0x55f8>
  406edc:	ldr	w8, [sp, #28]
  406ee0:	tbnz	w8, #0, 406f18 <__fxstatat@plt+0x55f8>
  406ee4:	adrp	x0, 40f000 <__fxstatat@plt+0xd6e0>
  406ee8:	add	x0, x0, #0x169
  406eec:	mov	w8, wzr
  406ef0:	mov	w1, w8
  406ef4:	bl	40a824 <__fxstatat@plt+0x8f04>
  406ef8:	str	w0, [sp, #56]
  406efc:	ldr	w8, [sp, #56]
  406f00:	cmp	w8, #0x0
  406f04:	cset	w8, ge  // ge = tcont
  406f08:	tbnz	w8, #0, 406f10 <__fxstatat@plt+0x55f0>
  406f0c:	b	406f18 <__fxstatat@plt+0x55f8>
  406f10:	ldr	w0, [sp, #56]
  406f14:	bl	401720 <close@plt>
  406f18:	ldur	x0, [x29, #-16]
  406f1c:	bl	4072d8 <__fxstatat@plt+0x59b8>
  406f20:	str	x0, [sp, #48]
  406f24:	ldur	x0, [x29, #-40]
  406f28:	ldr	x8, [sp, #48]
  406f2c:	cmp	x8, #0x1, lsl #12
  406f30:	str	x0, [sp, #16]
  406f34:	b.ls	406f44 <__fxstatat@plt+0x5624>  // b.plast
  406f38:	ldr	x8, [sp, #48]
  406f3c:	str	x8, [sp, #8]
  406f40:	b	406f4c <__fxstatat@plt+0x562c>
  406f44:	mov	x8, #0x1000                	// #4096
  406f48:	str	x8, [sp, #8]
  406f4c:	ldr	x8, [sp, #8]
  406f50:	ldr	x0, [sp, #16]
  406f54:	mov	x1, x8
  406f58:	bl	407340 <__fxstatat@plt+0x5a20>
  406f5c:	tbnz	w0, #0, 406f64 <__fxstatat@plt+0x5644>
  406f60:	b	4072b8 <__fxstatat@plt+0x5998>
  406f64:	ldur	x8, [x29, #-16]
  406f68:	ldr	x8, [x8]
  406f6c:	cbz	x8, 406fac <__fxstatat@plt+0x568c>
  406f70:	ldur	x0, [x29, #-40]
  406f74:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  406f78:	add	x1, x1, #0x7e
  406f7c:	mov	x8, xzr
  406f80:	mov	x2, x8
  406f84:	bl	407434 <__fxstatat@plt+0x5b14>
  406f88:	str	x0, [sp, #72]
  406f8c:	cbnz	x0, 406f94 <__fxstatat@plt+0x5674>
  406f90:	b	4072ac <__fxstatat@plt+0x598c>
  406f94:	ldr	x8, [sp, #72]
  406f98:	mov	x9, #0xffffffffffffffff    	// #-1
  406f9c:	str	x9, [x8, #88]
  406fa0:	ldr	x8, [sp, #72]
  406fa4:	mov	w10, #0xffffffff            	// #-1
  406fa8:	str	w10, [x8, #104]
  406fac:	ldur	x8, [x29, #-32]
  406fb0:	mov	w9, #0x1                   	// #1
  406fb4:	str	w9, [sp, #4]
  406fb8:	cbz	x8, 406fd0 <__fxstatat@plt+0x56b0>
  406fbc:	ldur	x8, [x29, #-40]
  406fc0:	ldr	w9, [x8, #72]
  406fc4:	tst	w9, #0x400
  406fc8:	cset	w9, ne  // ne = any
  406fcc:	str	w9, [sp, #4]
  406fd0:	ldr	w8, [sp, #4]
  406fd4:	and	w8, w8, #0x1
  406fd8:	strb	w8, [sp, #63]
  406fdc:	mov	x9, xzr
  406fe0:	stur	x9, [x29, #-56]
  406fe4:	stur	xzr, [x29, #-64]
  406fe8:	ldur	x8, [x29, #-16]
  406fec:	ldr	x8, [x8]
  406ff0:	cbz	x8, 40719c <__fxstatat@plt+0x587c>
  406ff4:	ldur	x8, [x29, #-16]
  406ff8:	ldr	x0, [x8]
  406ffc:	bl	4015a0 <strlen@plt>
  407000:	str	x0, [sp, #40]
  407004:	ldur	w9, [x29, #-20]
  407008:	and	w9, w9, #0x800
  40700c:	cbnz	w9, 407094 <__fxstatat@plt+0x5774>
  407010:	ldur	x8, [x29, #-16]
  407014:	ldr	x8, [x8]
  407018:	str	x8, [sp, #32]
  40701c:	ldr	x8, [sp, #40]
  407020:	mov	x9, #0x2                   	// #2
  407024:	cmp	x9, x8
  407028:	b.cs	407094 <__fxstatat@plt+0x5774>  // b.hs, b.nlast
  40702c:	ldr	x8, [sp, #32]
  407030:	ldr	x9, [sp, #40]
  407034:	subs	x9, x9, #0x1
  407038:	ldrb	w10, [x8, x9]
  40703c:	cmp	w10, #0x2f
  407040:	b.ne	407094 <__fxstatat@plt+0x5774>  // b.any
  407044:	ldr	x8, [sp, #40]
  407048:	mov	x9, #0x1                   	// #1
  40704c:	mov	w10, #0x0                   	// #0
  407050:	cmp	x9, x8
  407054:	str	w10, [sp]
  407058:	b.cs	407078 <__fxstatat@plt+0x5758>  // b.hs, b.nlast
  40705c:	ldr	x8, [sp, #32]
  407060:	ldr	x9, [sp, #40]
  407064:	subs	x9, x9, #0x2
  407068:	ldrb	w10, [x8, x9]
  40706c:	cmp	w10, #0x2f
  407070:	cset	w10, eq  // eq = none
  407074:	str	w10, [sp]
  407078:	ldr	w8, [sp]
  40707c:	tbnz	w8, #0, 407084 <__fxstatat@plt+0x5764>
  407080:	b	407094 <__fxstatat@plt+0x5774>
  407084:	ldr	x8, [sp, #40]
  407088:	subs	x8, x8, #0x1
  40708c:	str	x8, [sp, #40]
  407090:	b	407044 <__fxstatat@plt+0x5724>
  407094:	ldur	x0, [x29, #-40]
  407098:	ldur	x8, [x29, #-16]
  40709c:	ldr	x1, [x8]
  4070a0:	ldr	x2, [sp, #40]
  4070a4:	bl	407434 <__fxstatat@plt+0x5b14>
  4070a8:	stur	x0, [x29, #-48]
  4070ac:	cbnz	x0, 4070b4 <__fxstatat@plt+0x5794>
  4070b0:	b	40729c <__fxstatat@plt+0x597c>
  4070b4:	ldur	x8, [x29, #-48]
  4070b8:	str	xzr, [x8, #88]
  4070bc:	ldr	x8, [sp, #72]
  4070c0:	ldur	x9, [x29, #-48]
  4070c4:	str	x8, [x9, #8]
  4070c8:	ldur	x8, [x29, #-48]
  4070cc:	add	x8, x8, #0xf8
  4070d0:	ldur	x9, [x29, #-48]
  4070d4:	str	x8, [x9, #48]
  4070d8:	ldrb	w10, [sp, #63]
  4070dc:	tbnz	w10, #0, 4070e4 <__fxstatat@plt+0x57c4>
  4070e0:	b	40710c <__fxstatat@plt+0x57ec>
  4070e4:	ldur	x8, [x29, #-56]
  4070e8:	cbz	x8, 40710c <__fxstatat@plt+0x57ec>
  4070ec:	ldur	x8, [x29, #-48]
  4070f0:	mov	w9, #0xb                   	// #11
  4070f4:	strh	w9, [x8, #108]
  4070f8:	ldur	x0, [x29, #-48]
  4070fc:	mov	w9, #0x1                   	// #1
  407100:	and	w1, w9, #0x1
  407104:	bl	407524 <__fxstatat@plt+0x5c04>
  407108:	b	407128 <__fxstatat@plt+0x5808>
  40710c:	ldur	x0, [x29, #-40]
  407110:	ldur	x1, [x29, #-48]
  407114:	mov	w8, wzr
  407118:	and	w2, w8, #0x1
  40711c:	bl	407584 <__fxstatat@plt+0x5c64>
  407120:	ldur	x9, [x29, #-48]
  407124:	strh	w0, [x9, #108]
  407128:	ldur	x8, [x29, #-32]
  40712c:	cbz	x8, 407148 <__fxstatat@plt+0x5828>
  407130:	ldur	x8, [x29, #-56]
  407134:	ldur	x9, [x29, #-48]
  407138:	str	x8, [x9, #16]
  40713c:	ldur	x8, [x29, #-48]
  407140:	stur	x8, [x29, #-56]
  407144:	b	407180 <__fxstatat@plt+0x5860>
  407148:	ldur	x8, [x29, #-48]
  40714c:	mov	x9, xzr
  407150:	str	x9, [x8, #16]
  407154:	ldur	x8, [x29, #-56]
  407158:	cbnz	x8, 40716c <__fxstatat@plt+0x584c>
  40715c:	ldur	x8, [x29, #-48]
  407160:	stur	x8, [x29, #-56]
  407164:	str	x8, [sp, #64]
  407168:	b	407180 <__fxstatat@plt+0x5860>
  40716c:	ldur	x8, [x29, #-48]
  407170:	ldr	x9, [sp, #64]
  407174:	str	x8, [x9, #16]
  407178:	ldur	x8, [x29, #-48]
  40717c:	str	x8, [sp, #64]
  407180:	ldur	x8, [x29, #-16]
  407184:	add	x8, x8, #0x8
  407188:	stur	x8, [x29, #-16]
  40718c:	ldur	x8, [x29, #-64]
  407190:	add	x8, x8, #0x1
  407194:	stur	x8, [x29, #-64]
  407198:	b	406fe8 <__fxstatat@plt+0x56c8>
  40719c:	ldur	x8, [x29, #-32]
  4071a0:	cbz	x8, 4071c4 <__fxstatat@plt+0x58a4>
  4071a4:	ldur	x8, [x29, #-64]
  4071a8:	cmp	x8, #0x1
  4071ac:	b.ls	4071c4 <__fxstatat@plt+0x58a4>  // b.plast
  4071b0:	ldur	x0, [x29, #-40]
  4071b4:	ldur	x1, [x29, #-56]
  4071b8:	ldur	x2, [x29, #-64]
  4071bc:	bl	4077d8 <__fxstatat@plt+0x5eb8>
  4071c0:	stur	x0, [x29, #-56]
  4071c4:	ldur	x0, [x29, #-40]
  4071c8:	adrp	x1, 40e000 <__fxstatat@plt+0xc6e0>
  4071cc:	add	x1, x1, #0x7e
  4071d0:	mov	x8, xzr
  4071d4:	mov	x2, x8
  4071d8:	bl	407434 <__fxstatat@plt+0x5b14>
  4071dc:	ldur	x8, [x29, #-40]
  4071e0:	str	x0, [x8]
  4071e4:	cbnz	x0, 4071ec <__fxstatat@plt+0x58cc>
  4071e8:	b	40729c <__fxstatat@plt+0x597c>
  4071ec:	ldur	x8, [x29, #-56]
  4071f0:	ldur	x9, [x29, #-40]
  4071f4:	ldr	x9, [x9]
  4071f8:	str	x8, [x9, #16]
  4071fc:	ldur	x8, [x29, #-40]
  407200:	ldr	x8, [x8]
  407204:	mov	w10, #0x9                   	// #9
  407208:	strh	w10, [x8, #108]
  40720c:	ldur	x8, [x29, #-40]
  407210:	ldr	x8, [x8]
  407214:	mov	x9, #0x1                   	// #1
  407218:	str	x9, [x8, #88]
  40721c:	ldur	x0, [x29, #-40]
  407220:	bl	407980 <__fxstatat@plt+0x6060>
  407224:	tbnz	w0, #0, 40722c <__fxstatat@plt+0x590c>
  407228:	b	40729c <__fxstatat@plt+0x597c>
  40722c:	ldur	x8, [x29, #-40]
  407230:	ldr	w9, [x8, #72]
  407234:	and	w9, w9, #0x4
  407238:	cbnz	w9, 407280 <__fxstatat@plt+0x5960>
  40723c:	ldur	x8, [x29, #-40]
  407240:	ldr	w9, [x8, #72]
  407244:	and	w9, w9, #0x200
  407248:	cbnz	w9, 407280 <__fxstatat@plt+0x5960>
  40724c:	ldur	x0, [x29, #-40]
  407250:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  407254:	add	x1, x1, #0x169
  407258:	bl	407a4c <__fxstatat@plt+0x612c>
  40725c:	ldur	x8, [x29, #-40]
  407260:	str	w0, [x8, #40]
  407264:	cmp	w0, #0x0
  407268:	cset	w9, ge  // ge = tcont
  40726c:	tbnz	w9, #0, 407280 <__fxstatat@plt+0x5960>
  407270:	ldur	x8, [x29, #-40]
  407274:	ldr	w9, [x8, #72]
  407278:	orr	w9, w9, #0x4
  40727c:	str	w9, [x8, #72]
  407280:	ldur	x8, [x29, #-40]
  407284:	add	x0, x8, #0x60
  407288:	mov	w1, #0xffffffff            	// #-1
  40728c:	bl	40c3b8 <__fxstatat@plt+0xaa98>
  407290:	ldur	x8, [x29, #-40]
  407294:	stur	x8, [x29, #-8]
  407298:	b	4072c8 <__fxstatat@plt+0x59a8>
  40729c:	ldur	x0, [x29, #-56]
  4072a0:	bl	407adc <__fxstatat@plt+0x61bc>
  4072a4:	ldr	x0, [sp, #72]
  4072a8:	bl	4017e0 <free@plt>
  4072ac:	ldur	x8, [x29, #-40]
  4072b0:	ldr	x0, [x8, #32]
  4072b4:	bl	4017e0 <free@plt>
  4072b8:	ldur	x0, [x29, #-40]
  4072bc:	bl	4017e0 <free@plt>
  4072c0:	mov	x8, xzr
  4072c4:	stur	x8, [x29, #-8]
  4072c8:	ldur	x0, [x29, #-8]
  4072cc:	ldp	x29, x30, [sp, #144]
  4072d0:	add	sp, sp, #0xa0
  4072d4:	ret
  4072d8:	sub	sp, sp, #0x30
  4072dc:	stp	x29, x30, [sp, #32]
  4072e0:	add	x29, sp, #0x20
  4072e4:	stur	x0, [x29, #-8]
  4072e8:	str	xzr, [sp, #8]
  4072ec:	ldur	x8, [x29, #-8]
  4072f0:	ldr	x8, [x8]
  4072f4:	cbz	x8, 40732c <__fxstatat@plt+0x5a0c>
  4072f8:	ldur	x8, [x29, #-8]
  4072fc:	ldr	x0, [x8]
  407300:	bl	4015a0 <strlen@plt>
  407304:	str	x0, [sp, #16]
  407308:	ldr	x8, [sp, #8]
  40730c:	cmp	x0, x8
  407310:	b.ls	40731c <__fxstatat@plt+0x59fc>  // b.plast
  407314:	ldr	x8, [sp, #16]
  407318:	str	x8, [sp, #8]
  40731c:	ldur	x8, [x29, #-8]
  407320:	add	x8, x8, #0x8
  407324:	stur	x8, [x29, #-8]
  407328:	b	4072ec <__fxstatat@plt+0x59cc>
  40732c:	ldr	x8, [sp, #8]
  407330:	add	x0, x8, #0x1
  407334:	ldp	x29, x30, [sp, #32]
  407338:	add	sp, sp, #0x30
  40733c:	ret
  407340:	sub	sp, sp, #0x40
  407344:	stp	x29, x30, [sp, #48]
  407348:	add	x29, sp, #0x30
  40734c:	stur	x0, [x29, #-16]
  407350:	str	x1, [sp, #24]
  407354:	ldur	x8, [x29, #-16]
  407358:	ldr	x8, [x8, #48]
  40735c:	ldr	x9, [sp, #24]
  407360:	add	x8, x8, x9
  407364:	add	x8, x8, #0x100
  407368:	str	x8, [sp, #8]
  40736c:	ldr	x8, [sp, #8]
  407370:	ldur	x9, [x29, #-16]
  407374:	ldr	x9, [x9, #48]
  407378:	cmp	x8, x9
  40737c:	b.cs	4073b4 <__fxstatat@plt+0x5a94>  // b.hs, b.nlast
  407380:	ldur	x8, [x29, #-16]
  407384:	ldr	x0, [x8, #32]
  407388:	bl	4017e0 <free@plt>
  40738c:	ldur	x8, [x29, #-16]
  407390:	mov	x9, xzr
  407394:	str	x9, [x8, #32]
  407398:	bl	4018c0 <__errno_location@plt>
  40739c:	mov	w10, #0x24                  	// #36
  4073a0:	str	w10, [x0]
  4073a4:	mov	w10, wzr
  4073a8:	and	w10, w10, #0x1
  4073ac:	sturb	w10, [x29, #-1]
  4073b0:	b	407420 <__fxstatat@plt+0x5b00>
  4073b4:	ldr	x8, [sp, #8]
  4073b8:	ldur	x9, [x29, #-16]
  4073bc:	str	x8, [x9, #48]
  4073c0:	ldur	x8, [x29, #-16]
  4073c4:	ldr	x0, [x8, #32]
  4073c8:	ldur	x8, [x29, #-16]
  4073cc:	ldr	x1, [x8, #48]
  4073d0:	bl	401700 <realloc@plt>
  4073d4:	str	x0, [sp, #16]
  4073d8:	ldr	x8, [sp, #16]
  4073dc:	cbnz	x8, 407408 <__fxstatat@plt+0x5ae8>
  4073e0:	ldur	x8, [x29, #-16]
  4073e4:	ldr	x0, [x8, #32]
  4073e8:	bl	4017e0 <free@plt>
  4073ec:	ldur	x8, [x29, #-16]
  4073f0:	mov	x9, xzr
  4073f4:	str	x9, [x8, #32]
  4073f8:	mov	w10, wzr
  4073fc:	and	w10, w10, #0x1
  407400:	sturb	w10, [x29, #-1]
  407404:	b	407420 <__fxstatat@plt+0x5b00>
  407408:	ldr	x8, [sp, #16]
  40740c:	ldur	x9, [x29, #-16]
  407410:	str	x8, [x9, #32]
  407414:	mov	w10, #0x1                   	// #1
  407418:	and	w10, w10, #0x1
  40741c:	sturb	w10, [x29, #-1]
  407420:	ldurb	w8, [x29, #-1]
  407424:	and	w0, w8, #0x1
  407428:	ldp	x29, x30, [sp, #48]
  40742c:	add	sp, sp, #0x40
  407430:	ret
  407434:	sub	sp, sp, #0x40
  407438:	stp	x29, x30, [sp, #48]
  40743c:	add	x29, sp, #0x30
  407440:	stur	x0, [x29, #-16]
  407444:	str	x1, [sp, #24]
  407448:	str	x2, [sp, #16]
  40744c:	ldr	x8, [sp, #16]
  407450:	add	x8, x8, #0x1
  407454:	add	x8, x8, #0xff
  407458:	and	x8, x8, #0xfffffffffffffff8
  40745c:	str	x8, [sp]
  407460:	ldr	x0, [sp]
  407464:	bl	401670 <malloc@plt>
  407468:	str	x0, [sp, #8]
  40746c:	cbnz	x0, 40747c <__fxstatat@plt+0x5b5c>
  407470:	mov	x8, xzr
  407474:	stur	x8, [x29, #-8]
  407478:	b	407514 <__fxstatat@plt+0x5bf4>
  40747c:	ldr	x8, [sp, #8]
  407480:	add	x0, x8, #0xf8
  407484:	ldr	x1, [sp, #24]
  407488:	ldr	x2, [sp, #16]
  40748c:	bl	401570 <memcpy@plt>
  407490:	ldr	x8, [sp, #8]
  407494:	add	x8, x8, #0xf8
  407498:	ldr	x9, [sp, #16]
  40749c:	add	x8, x8, x9
  4074a0:	mov	w10, #0x0                   	// #0
  4074a4:	strb	w10, [x8]
  4074a8:	ldr	x8, [sp, #16]
  4074ac:	ldr	x9, [sp, #8]
  4074b0:	str	x8, [x9, #96]
  4074b4:	ldur	x8, [x29, #-16]
  4074b8:	ldr	x9, [sp, #8]
  4074bc:	str	x8, [x9, #80]
  4074c0:	ldur	x8, [x29, #-16]
  4074c4:	ldr	x8, [x8, #32]
  4074c8:	ldr	x9, [sp, #8]
  4074cc:	str	x8, [x9, #56]
  4074d0:	ldr	x8, [sp, #8]
  4074d4:	str	wzr, [x8, #64]
  4074d8:	ldr	x8, [sp, #8]
  4074dc:	mov	x9, xzr
  4074e0:	str	x9, [x8, #24]
  4074e4:	ldr	x8, [sp, #8]
  4074e8:	mov	w10, #0x0                   	// #0
  4074ec:	strh	w10, [x8, #110]
  4074f0:	ldr	x8, [sp, #8]
  4074f4:	mov	w10, #0x3                   	// #3
  4074f8:	strh	w10, [x8, #112]
  4074fc:	ldr	x8, [sp, #8]
  407500:	str	xzr, [x8, #32]
  407504:	ldr	x8, [sp, #8]
  407508:	str	x9, [x8, #40]
  40750c:	ldr	x8, [sp, #8]
  407510:	stur	x8, [x29, #-8]
  407514:	ldur	x0, [x29, #-8]
  407518:	ldp	x29, x30, [sp, #48]
  40751c:	add	sp, sp, #0x40
  407520:	ret
  407524:	sub	sp, sp, #0x20
  407528:	stp	x29, x30, [sp, #16]
  40752c:	add	x29, sp, #0x10
  407530:	mov	w8, #0x1                   	// #1
  407534:	str	x0, [sp, #8]
  407538:	and	w8, w1, w8
  40753c:	strb	w8, [sp, #7]
  407540:	ldr	x8, [sp, #8]
  407544:	ldrh	w9, [x8, #108]
  407548:	cmp	w9, #0xb
  40754c:	b.eq	407554 <__fxstatat@plt+0x5c34>  // b.none
  407550:	bl	401760 <abort@plt>
  407554:	ldrb	w8, [sp, #7]
  407558:	mov	w9, #0x1                   	// #1
  40755c:	mov	w10, #0x2                   	// #2
  407560:	tst	w8, #0x1
  407564:	csel	w8, w10, w9, ne  // ne = any
  407568:	mov	w0, w8
  40756c:	sxtw	x11, w0
  407570:	ldr	x12, [sp, #8]
  407574:	str	x11, [x12, #168]
  407578:	ldp	x29, x30, [sp, #16]
  40757c:	add	sp, sp, #0x20
  407580:	ret
  407584:	sub	sp, sp, #0x40
  407588:	stp	x29, x30, [sp, #48]
  40758c:	add	x29, sp, #0x30
  407590:	mov	w8, #0x1                   	// #1
  407594:	stur	x0, [x29, #-16]
  407598:	str	x1, [sp, #24]
  40759c:	and	w8, w2, w8
  4075a0:	strb	w8, [sp, #23]
  4075a4:	ldr	x9, [sp, #24]
  4075a8:	add	x9, x9, #0x78
  4075ac:	str	x9, [sp, #8]
  4075b0:	ldr	x9, [sp, #24]
  4075b4:	ldr	x9, [x9, #88]
  4075b8:	cbnz	x9, 4075d4 <__fxstatat@plt+0x5cb4>
  4075bc:	ldur	x8, [x29, #-16]
  4075c0:	ldr	w9, [x8, #72]
  4075c4:	and	w9, w9, #0x1
  4075c8:	cbz	w9, 4075d4 <__fxstatat@plt+0x5cb4>
  4075cc:	mov	w8, #0x1                   	// #1
  4075d0:	strb	w8, [sp, #23]
  4075d4:	ldur	x8, [x29, #-16]
  4075d8:	ldr	w9, [x8, #72]
  4075dc:	and	w9, w9, #0x2
  4075e0:	cbnz	w9, 4075f0 <__fxstatat@plt+0x5cd0>
  4075e4:	ldrb	w8, [sp, #23]
  4075e8:	tbnz	w8, #0, 4075f0 <__fxstatat@plt+0x5cd0>
  4075ec:	b	407654 <__fxstatat@plt+0x5d34>
  4075f0:	ldr	x8, [sp, #24]
  4075f4:	ldr	x0, [x8, #48]
  4075f8:	ldr	x1, [sp, #8]
  4075fc:	bl	40d8d8 <__fxstatat@plt+0xbfb8>
  407600:	cbz	w0, 407650 <__fxstatat@plt+0x5d30>
  407604:	bl	4018c0 <__errno_location@plt>
  407608:	ldr	w8, [x0]
  40760c:	cmp	w8, #0x2
  407610:	b.ne	40763c <__fxstatat@plt+0x5d1c>  // b.any
  407614:	ldr	x8, [sp, #24]
  407618:	ldr	x0, [x8, #48]
  40761c:	ldr	x1, [sp, #8]
  407620:	bl	40d8f8 <__fxstatat@plt+0xbfd8>
  407624:	cbnz	w0, 40763c <__fxstatat@plt+0x5d1c>
  407628:	bl	4018c0 <__errno_location@plt>
  40762c:	str	wzr, [x0]
  407630:	mov	w8, #0xd                   	// #13
  407634:	sturh	w8, [x29, #-2]
  407638:	b	4077c8 <__fxstatat@plt+0x5ea8>
  40763c:	bl	4018c0 <__errno_location@plt>
  407640:	ldr	w8, [x0]
  407644:	ldr	x9, [sp, #24]
  407648:	str	w8, [x9, #64]
  40764c:	b	407684 <__fxstatat@plt+0x5d64>
  407650:	b	4076a4 <__fxstatat@plt+0x5d84>
  407654:	ldur	x8, [x29, #-16]
  407658:	ldr	w0, [x8, #44]
  40765c:	ldr	x8, [sp, #24]
  407660:	ldr	x1, [x8, #48]
  407664:	ldr	x2, [sp, #8]
  407668:	mov	w3, #0x100                 	// #256
  40766c:	bl	40d908 <__fxstatat@plt+0xbfe8>
  407670:	cbz	w0, 4076a4 <__fxstatat@plt+0x5d84>
  407674:	bl	4018c0 <__errno_location@plt>
  407678:	ldr	w8, [x0]
  40767c:	ldr	x9, [sp, #24]
  407680:	str	w8, [x9, #64]
  407684:	ldr	x0, [sp, #8]
  407688:	mov	w8, wzr
  40768c:	mov	w1, w8
  407690:	mov	x2, #0x80                  	// #128
  407694:	bl	4016d0 <memset@plt>
  407698:	mov	w8, #0xa                   	// #10
  40769c:	sturh	w8, [x29, #-2]
  4076a0:	b	4077c8 <__fxstatat@plt+0x5ea8>
  4076a4:	ldr	x8, [sp, #8]
  4076a8:	ldr	w9, [x8, #16]
  4076ac:	and	w9, w9, #0xf000
  4076b0:	cmp	w9, #0x4, lsl #12
  4076b4:	b.ne	407780 <__fxstatat@plt+0x5e60>  // b.any
  4076b8:	ldr	x8, [sp, #8]
  4076bc:	ldr	w9, [x8, #20]
  4076c0:	cmp	w9, #0x2
  4076c4:	b.cc	4076dc <__fxstatat@plt+0x5dbc>  // b.lo, b.ul, b.last
  4076c8:	ldr	x8, [sp, #24]
  4076cc:	ldr	x8, [x8, #88]
  4076d0:	cmp	x8, #0x0
  4076d4:	cset	w9, gt
  4076d8:	tbnz	w9, #0, 4076e8 <__fxstatat@plt+0x5dc8>
  4076dc:	mov	w8, #0xffffffff            	// #-1
  4076e0:	str	w8, [sp, #4]
  4076e4:	b	407710 <__fxstatat@plt+0x5df0>
  4076e8:	ldr	x8, [sp, #8]
  4076ec:	ldr	w9, [x8, #20]
  4076f0:	ldur	x8, [x29, #-16]
  4076f4:	ldr	w10, [x8, #72]
  4076f8:	mov	w11, wzr
  4076fc:	mov	w12, #0x2                   	// #2
  407700:	tst	w10, #0x20
  407704:	csel	w10, w11, w12, ne  // ne = any
  407708:	subs	w9, w9, w10
  40770c:	str	w9, [sp, #4]
  407710:	ldr	w8, [sp, #4]
  407714:	ldr	x9, [sp, #24]
  407718:	str	w8, [x9, #104]
  40771c:	ldr	x9, [sp, #24]
  407720:	ldrb	w8, [x9, #248]
  407724:	cmp	w8, #0x2e
  407728:	b.ne	407774 <__fxstatat@plt+0x5e54>  // b.any
  40772c:	ldr	x8, [sp, #24]
  407730:	ldrb	w9, [x8, #249]
  407734:	cbz	w9, 407754 <__fxstatat@plt+0x5e34>
  407738:	ldr	x8, [sp, #24]
  40773c:	ldrb	w9, [x8, #249]
  407740:	cmp	w9, #0x2e
  407744:	b.ne	407774 <__fxstatat@plt+0x5e54>  // b.any
  407748:	ldr	x8, [sp, #24]
  40774c:	ldrb	w9, [x8, #250]
  407750:	cbnz	w9, 407774 <__fxstatat@plt+0x5e54>
  407754:	ldr	x8, [sp, #24]
  407758:	ldr	x8, [x8, #88]
  40775c:	mov	w9, #0x5                   	// #5
  407760:	mov	w10, #0x1                   	// #1
  407764:	cmp	x8, #0x0
  407768:	csel	w9, w10, w9, eq  // eq = none
  40776c:	sturh	w9, [x29, #-2]
  407770:	b	4077c8 <__fxstatat@plt+0x5ea8>
  407774:	mov	w8, #0x1                   	// #1
  407778:	sturh	w8, [x29, #-2]
  40777c:	b	4077c8 <__fxstatat@plt+0x5ea8>
  407780:	ldr	x8, [sp, #8]
  407784:	ldr	w9, [x8, #16]
  407788:	and	w9, w9, #0xf000
  40778c:	cmp	w9, #0xa, lsl #12
  407790:	b.ne	4077a0 <__fxstatat@plt+0x5e80>  // b.any
  407794:	mov	w8, #0xc                   	// #12
  407798:	sturh	w8, [x29, #-2]
  40779c:	b	4077c8 <__fxstatat@plt+0x5ea8>
  4077a0:	ldr	x8, [sp, #8]
  4077a4:	ldr	w9, [x8, #16]
  4077a8:	and	w9, w9, #0xf000
  4077ac:	cmp	w9, #0x8, lsl #12
  4077b0:	b.ne	4077c0 <__fxstatat@plt+0x5ea0>  // b.any
  4077b4:	mov	w8, #0x8                   	// #8
  4077b8:	sturh	w8, [x29, #-2]
  4077bc:	b	4077c8 <__fxstatat@plt+0x5ea8>
  4077c0:	mov	w8, #0x3                   	// #3
  4077c4:	sturh	w8, [x29, #-2]
  4077c8:	ldurh	w0, [x29, #-2]
  4077cc:	ldp	x29, x30, [sp, #48]
  4077d0:	add	sp, sp, #0x40
  4077d4:	ret
  4077d8:	sub	sp, sp, #0x60
  4077dc:	stp	x29, x30, [sp, #80]
  4077e0:	add	x29, sp, #0x50
  4077e4:	add	x8, sp, #0x18
  4077e8:	stur	x0, [x29, #-16]
  4077ec:	stur	x1, [x29, #-24]
  4077f0:	stur	x2, [x29, #-32]
  4077f4:	mov	x9, x8
  4077f8:	cmp	x9, x8
  4077fc:	b.ne	407810 <__fxstatat@plt+0x5ef0>  // b.any
  407800:	ldur	x8, [x29, #-16]
  407804:	ldr	x8, [x8, #64]
  407808:	str	x8, [sp]
  40780c:	b	40781c <__fxstatat@plt+0x5efc>
  407810:	adrp	x8, 40a000 <__fxstatat@plt+0x86e0>
  407814:	add	x8, x8, #0x458
  407818:	str	x8, [sp]
  40781c:	ldr	x8, [sp]
  407820:	str	x8, [sp, #16]
  407824:	ldur	x8, [x29, #-32]
  407828:	ldur	x9, [x29, #-16]
  40782c:	ldr	x9, [x9, #56]
  407830:	cmp	x8, x9
  407834:	b.ls	4078b8 <__fxstatat@plt+0x5f98>  // b.plast
  407838:	ldur	x8, [x29, #-32]
  40783c:	add	x8, x8, #0x28
  407840:	ldur	x9, [x29, #-16]
  407844:	str	x8, [x9, #56]
  407848:	ldur	x8, [x29, #-16]
  40784c:	ldr	x8, [x8, #56]
  407850:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  407854:	cmp	x9, x8
  407858:	b.cc	407880 <__fxstatat@plt+0x5f60>  // b.lo, b.ul, b.last
  40785c:	ldur	x8, [x29, #-16]
  407860:	ldr	x0, [x8, #16]
  407864:	ldur	x8, [x29, #-16]
  407868:	ldr	x8, [x8, #56]
  40786c:	mov	x9, #0x8                   	// #8
  407870:	mul	x1, x8, x9
  407874:	bl	401700 <realloc@plt>
  407878:	str	x0, [sp, #8]
  40787c:	cbnz	x0, 4078ac <__fxstatat@plt+0x5f8c>
  407880:	ldur	x8, [x29, #-16]
  407884:	ldr	x0, [x8, #16]
  407888:	bl	4017e0 <free@plt>
  40788c:	ldur	x8, [x29, #-16]
  407890:	mov	x9, xzr
  407894:	str	x9, [x8, #16]
  407898:	ldur	x8, [x29, #-16]
  40789c:	str	xzr, [x8, #56]
  4078a0:	ldur	x8, [x29, #-24]
  4078a4:	stur	x8, [x29, #-8]
  4078a8:	b	407970 <__fxstatat@plt+0x6050>
  4078ac:	ldr	x8, [sp, #8]
  4078b0:	ldur	x9, [x29, #-16]
  4078b4:	str	x8, [x9, #16]
  4078b8:	ldur	x8, [x29, #-16]
  4078bc:	ldr	x8, [x8, #16]
  4078c0:	str	x8, [sp, #40]
  4078c4:	ldur	x8, [x29, #-24]
  4078c8:	str	x8, [sp, #32]
  4078cc:	ldr	x8, [sp, #32]
  4078d0:	cbz	x8, 4078f8 <__fxstatat@plt+0x5fd8>
  4078d4:	ldr	x8, [sp, #32]
  4078d8:	ldr	x9, [sp, #40]
  4078dc:	add	x10, x9, #0x8
  4078e0:	str	x10, [sp, #40]
  4078e4:	str	x8, [x9]
  4078e8:	ldr	x8, [sp, #32]
  4078ec:	ldr	x8, [x8, #16]
  4078f0:	str	x8, [sp, #32]
  4078f4:	b	4078cc <__fxstatat@plt+0x5fac>
  4078f8:	ldur	x8, [x29, #-16]
  4078fc:	ldr	x0, [x8, #16]
  407900:	ldur	x1, [x29, #-32]
  407904:	ldr	x3, [sp, #16]
  407908:	mov	x2, #0x8                   	// #8
  40790c:	bl	401610 <qsort@plt>
  407910:	ldur	x8, [x29, #-16]
  407914:	ldr	x8, [x8, #16]
  407918:	str	x8, [sp, #40]
  40791c:	ldr	x8, [x8]
  407920:	stur	x8, [x29, #-24]
  407924:	ldur	x8, [x29, #-32]
  407928:	subs	x8, x8, #0x1
  40792c:	stur	x8, [x29, #-32]
  407930:	cbz	x8, 407958 <__fxstatat@plt+0x6038>
  407934:	ldr	x8, [sp, #40]
  407938:	ldr	x8, [x8, #8]
  40793c:	ldr	x9, [sp, #40]
  407940:	ldr	x9, [x9]
  407944:	str	x8, [x9, #16]
  407948:	ldr	x8, [sp, #40]
  40794c:	add	x8, x8, #0x8
  407950:	str	x8, [sp, #40]
  407954:	b	407924 <__fxstatat@plt+0x6004>
  407958:	ldr	x8, [sp, #40]
  40795c:	ldr	x8, [x8]
  407960:	mov	x9, xzr
  407964:	str	x9, [x8, #16]
  407968:	ldur	x8, [x29, #-24]
  40796c:	stur	x8, [x29, #-8]
  407970:	ldur	x0, [x29, #-8]
  407974:	ldp	x29, x30, [sp, #80]
  407978:	add	sp, sp, #0x60
  40797c:	ret
  407980:	sub	sp, sp, #0x20
  407984:	stp	x29, x30, [sp, #16]
  407988:	add	x29, sp, #0x10
  40798c:	mov	w8, #0x102                 	// #258
  407990:	str	x0, [sp]
  407994:	ldr	x9, [sp]
  407998:	ldr	w10, [x9, #72]
  40799c:	and	w8, w10, w8
  4079a0:	cbz	w8, 4079f4 <__fxstatat@plt+0x60d4>
  4079a4:	mov	x0, #0x1f                  	// #31
  4079a8:	mov	x8, xzr
  4079ac:	mov	x1, x8
  4079b0:	adrp	x2, 409000 <__fxstatat@plt+0x76e0>
  4079b4:	add	x2, x2, #0xeec
  4079b8:	adrp	x3, 409000 <__fxstatat@plt+0x76e0>
  4079bc:	add	x3, x3, #0xf20
  4079c0:	adrp	x4, 401000 <mbrtowc@plt-0x560>
  4079c4:	add	x4, x4, #0x7e0
  4079c8:	bl	40b118 <__fxstatat@plt+0x97f8>
  4079cc:	ldr	x8, [sp]
  4079d0:	str	x0, [x8, #88]
  4079d4:	ldr	x8, [sp]
  4079d8:	ldr	x8, [x8, #88]
  4079dc:	cbnz	x8, 4079f0 <__fxstatat@plt+0x60d0>
  4079e0:	mov	w8, wzr
  4079e4:	and	w8, w8, #0x1
  4079e8:	sturb	w8, [x29, #-1]
  4079ec:	b	407a38 <__fxstatat@plt+0x6118>
  4079f0:	b	407a2c <__fxstatat@plt+0x610c>
  4079f4:	mov	x0, #0x20                  	// #32
  4079f8:	bl	401670 <malloc@plt>
  4079fc:	ldr	x8, [sp]
  407a00:	str	x0, [x8, #88]
  407a04:	ldr	x8, [sp]
  407a08:	ldr	x8, [x8, #88]
  407a0c:	cbnz	x8, 407a20 <__fxstatat@plt+0x6100>
  407a10:	mov	w8, wzr
  407a14:	and	w8, w8, #0x1
  407a18:	sturb	w8, [x29, #-1]
  407a1c:	b	407a38 <__fxstatat@plt+0x6118>
  407a20:	ldr	x8, [sp]
  407a24:	ldr	x0, [x8, #88]
  407a28:	bl	40a6bc <__fxstatat@plt+0x8d9c>
  407a2c:	mov	w8, #0x1                   	// #1
  407a30:	and	w8, w8, #0x1
  407a34:	sturb	w8, [x29, #-1]
  407a38:	ldurb	w8, [x29, #-1]
  407a3c:	and	w0, w8, #0x1
  407a40:	ldp	x29, x30, [sp, #16]
  407a44:	add	sp, sp, #0x20
  407a48:	ret
  407a4c:	sub	sp, sp, #0x30
  407a50:	stp	x29, x30, [sp, #32]
  407a54:	add	x29, sp, #0x20
  407a58:	mov	w8, wzr
  407a5c:	mov	w9, #0x8000                	// #32768
  407a60:	mov	w10, #0x4900                	// #18688
  407a64:	movk	w10, #0x8, lsl #16
  407a68:	stur	x0, [x29, #-8]
  407a6c:	str	x1, [sp, #16]
  407a70:	ldur	x11, [x29, #-8]
  407a74:	ldr	w12, [x11, #72]
  407a78:	tst	w12, #0x10
  407a7c:	csel	w8, w9, w8, ne  // ne = any
  407a80:	orr	w8, w10, w8
  407a84:	str	w8, [sp, #12]
  407a88:	ldur	x11, [x29, #-8]
  407a8c:	ldr	w8, [x11, #72]
  407a90:	and	w8, w8, #0x200
  407a94:	cbz	w8, 407ab4 <__fxstatat@plt+0x6194>
  407a98:	ldur	x8, [x29, #-8]
  407a9c:	ldr	w0, [x8, #44]
  407aa0:	ldr	x1, [sp, #16]
  407aa4:	ldr	w2, [sp, #12]
  407aa8:	bl	40c61c <__fxstatat@plt+0xacfc>
  407aac:	str	w0, [sp, #4]
  407ab0:	b	407ac4 <__fxstatat@plt+0x61a4>
  407ab4:	ldr	x0, [sp, #16]
  407ab8:	ldr	w1, [sp, #12]
  407abc:	bl	40a824 <__fxstatat@plt+0x8f04>
  407ac0:	str	w0, [sp, #4]
  407ac4:	ldr	w8, [sp, #4]
  407ac8:	str	w8, [sp, #8]
  407acc:	ldr	w0, [sp, #8]
  407ad0:	ldp	x29, x30, [sp, #32]
  407ad4:	add	sp, sp, #0x30
  407ad8:	ret
  407adc:	sub	sp, sp, #0x20
  407ae0:	stp	x29, x30, [sp, #16]
  407ae4:	add	x29, sp, #0x10
  407ae8:	str	x0, [sp, #8]
  407aec:	ldr	x8, [sp, #8]
  407af0:	str	x8, [sp]
  407af4:	cbz	x8, 407b28 <__fxstatat@plt+0x6208>
  407af8:	ldr	x8, [sp, #8]
  407afc:	ldr	x8, [x8, #16]
  407b00:	str	x8, [sp, #8]
  407b04:	ldr	x8, [sp]
  407b08:	ldr	x8, [x8, #24]
  407b0c:	cbz	x8, 407b1c <__fxstatat@plt+0x61fc>
  407b10:	ldr	x8, [sp]
  407b14:	ldr	x0, [x8, #24]
  407b18:	bl	401710 <closedir@plt>
  407b1c:	ldr	x0, [sp]
  407b20:	bl	4017e0 <free@plt>
  407b24:	b	407aec <__fxstatat@plt+0x61cc>
  407b28:	ldp	x29, x30, [sp, #16]
  407b2c:	add	sp, sp, #0x20
  407b30:	ret
  407b34:	sub	sp, sp, #0x50
  407b38:	stp	x29, x30, [sp, #64]
  407b3c:	add	x29, sp, #0x40
  407b40:	stur	x0, [x29, #-16]
  407b44:	str	wzr, [sp, #28]
  407b48:	ldur	x8, [x29, #-16]
  407b4c:	ldr	x8, [x8]
  407b50:	cbz	x8, 407bc0 <__fxstatat@plt+0x62a0>
  407b54:	ldur	x8, [x29, #-16]
  407b58:	ldr	x8, [x8]
  407b5c:	str	x8, [sp, #32]
  407b60:	ldr	x8, [sp, #32]
  407b64:	ldr	x8, [x8, #88]
  407b68:	cmp	x8, #0x0
  407b6c:	cset	w9, lt  // lt = tstop
  407b70:	tbnz	w9, #0, 407bb8 <__fxstatat@plt+0x6298>
  407b74:	ldr	x8, [sp, #32]
  407b78:	stur	x8, [x29, #-24]
  407b7c:	ldr	x8, [sp, #32]
  407b80:	ldr	x8, [x8, #16]
  407b84:	cbz	x8, 407b98 <__fxstatat@plt+0x6278>
  407b88:	ldr	x8, [sp, #32]
  407b8c:	ldr	x8, [x8, #16]
  407b90:	str	x8, [sp, #16]
  407b94:	b	407ba4 <__fxstatat@plt+0x6284>
  407b98:	ldr	x8, [sp, #32]
  407b9c:	ldr	x8, [x8, #8]
  407ba0:	str	x8, [sp, #16]
  407ba4:	ldr	x8, [sp, #16]
  407ba8:	str	x8, [sp, #32]
  407bac:	ldur	x0, [x29, #-24]
  407bb0:	bl	4017e0 <free@plt>
  407bb4:	b	407b60 <__fxstatat@plt+0x6240>
  407bb8:	ldr	x0, [sp, #32]
  407bbc:	bl	4017e0 <free@plt>
  407bc0:	ldur	x8, [x29, #-16]
  407bc4:	ldr	x8, [x8, #8]
  407bc8:	cbz	x8, 407bd8 <__fxstatat@plt+0x62b8>
  407bcc:	ldur	x8, [x29, #-16]
  407bd0:	ldr	x0, [x8, #8]
  407bd4:	bl	407adc <__fxstatat@plt+0x61bc>
  407bd8:	ldur	x8, [x29, #-16]
  407bdc:	ldr	x0, [x8, #16]
  407be0:	bl	4017e0 <free@plt>
  407be4:	ldur	x8, [x29, #-16]
  407be8:	ldr	x0, [x8, #32]
  407bec:	bl	4017e0 <free@plt>
  407bf0:	ldur	x8, [x29, #-16]
  407bf4:	ldr	w9, [x8, #72]
  407bf8:	and	w9, w9, #0x200
  407bfc:	cbz	w9, 407c38 <__fxstatat@plt+0x6318>
  407c00:	ldur	x8, [x29, #-16]
  407c04:	ldr	w9, [x8, #44]
  407c08:	mov	w10, wzr
  407c0c:	cmp	w10, w9
  407c10:	cset	w9, gt
  407c14:	tbnz	w9, #0, 407c34 <__fxstatat@plt+0x6314>
  407c18:	ldur	x8, [x29, #-16]
  407c1c:	ldr	w0, [x8, #44]
  407c20:	bl	401720 <close@plt>
  407c24:	cbz	w0, 407c34 <__fxstatat@plt+0x6314>
  407c28:	bl	4018c0 <__errno_location@plt>
  407c2c:	ldr	w8, [x0]
  407c30:	str	w8, [sp, #28]
  407c34:	b	407c88 <__fxstatat@plt+0x6368>
  407c38:	ldur	x8, [x29, #-16]
  407c3c:	ldr	w9, [x8, #72]
  407c40:	and	w9, w9, #0x4
  407c44:	cbnz	w9, 407c88 <__fxstatat@plt+0x6368>
  407c48:	ldur	x8, [x29, #-16]
  407c4c:	ldr	w0, [x8, #40]
  407c50:	bl	4015e0 <fchdir@plt>
  407c54:	cbz	w0, 407c64 <__fxstatat@plt+0x6344>
  407c58:	bl	4018c0 <__errno_location@plt>
  407c5c:	ldr	w8, [x0]
  407c60:	str	w8, [sp, #28]
  407c64:	ldur	x8, [x29, #-16]
  407c68:	ldr	w0, [x8, #40]
  407c6c:	bl	401720 <close@plt>
  407c70:	cbz	w0, 407c88 <__fxstatat@plt+0x6368>
  407c74:	ldr	w8, [sp, #28]
  407c78:	cbnz	w8, 407c88 <__fxstatat@plt+0x6368>
  407c7c:	bl	4018c0 <__errno_location@plt>
  407c80:	ldr	w8, [x0]
  407c84:	str	w8, [sp, #28]
  407c88:	ldur	x8, [x29, #-16]
  407c8c:	add	x0, x8, #0x60
  407c90:	bl	407cf8 <__fxstatat@plt+0x63d8>
  407c94:	ldur	x8, [x29, #-16]
  407c98:	ldr	x8, [x8, #80]
  407c9c:	cbz	x8, 407cac <__fxstatat@plt+0x638c>
  407ca0:	ldur	x8, [x29, #-16]
  407ca4:	ldr	x0, [x8, #80]
  407ca8:	bl	40b620 <__fxstatat@plt+0x9d00>
  407cac:	ldur	x0, [x29, #-16]
  407cb0:	bl	407d54 <__fxstatat@plt+0x6434>
  407cb4:	ldur	x0, [x29, #-16]
  407cb8:	bl	4017e0 <free@plt>
  407cbc:	ldr	w8, [sp, #28]
  407cc0:	cbz	w8, 407ce4 <__fxstatat@plt+0x63c4>
  407cc4:	ldr	w8, [sp, #28]
  407cc8:	str	w8, [sp, #12]
  407ccc:	bl	4018c0 <__errno_location@plt>
  407cd0:	ldr	w8, [sp, #12]
  407cd4:	str	w8, [x0]
  407cd8:	mov	w9, #0xffffffff            	// #-1
  407cdc:	stur	w9, [x29, #-4]
  407ce0:	b	407ce8 <__fxstatat@plt+0x63c8>
  407ce4:	stur	wzr, [x29, #-4]
  407ce8:	ldur	w0, [x29, #-4]
  407cec:	ldp	x29, x30, [sp, #64]
  407cf0:	add	sp, sp, #0x50
  407cf4:	ret
  407cf8:	sub	sp, sp, #0x20
  407cfc:	stp	x29, x30, [sp, #16]
  407d00:	add	x29, sp, #0x10
  407d04:	str	x0, [sp, #8]
  407d08:	ldr	x0, [sp, #8]
  407d0c:	bl	40c424 <__fxstatat@plt+0xab04>
  407d10:	eor	w8, w0, #0x1
  407d14:	tbnz	w8, #0, 407d1c <__fxstatat@plt+0x63fc>
  407d18:	b	407d48 <__fxstatat@plt+0x6428>
  407d1c:	ldr	x0, [sp, #8]
  407d20:	bl	40c510 <__fxstatat@plt+0xabf0>
  407d24:	str	w0, [sp, #4]
  407d28:	ldr	w8, [sp, #4]
  407d2c:	mov	w9, wzr
  407d30:	cmp	w9, w8
  407d34:	cset	w8, gt
  407d38:	tbnz	w8, #0, 407d44 <__fxstatat@plt+0x6424>
  407d3c:	ldr	w0, [sp, #4]
  407d40:	bl	401720 <close@plt>
  407d44:	b	407d08 <__fxstatat@plt+0x63e8>
  407d48:	ldp	x29, x30, [sp, #16]
  407d4c:	add	sp, sp, #0x20
  407d50:	ret
  407d54:	sub	sp, sp, #0x20
  407d58:	stp	x29, x30, [sp, #16]
  407d5c:	add	x29, sp, #0x10
  407d60:	mov	w8, #0x102                 	// #258
  407d64:	str	x0, [sp, #8]
  407d68:	ldr	x9, [sp, #8]
  407d6c:	ldr	w10, [x9, #72]
  407d70:	and	w8, w10, w8
  407d74:	cbz	w8, 407d94 <__fxstatat@plt+0x6474>
  407d78:	ldr	x8, [sp, #8]
  407d7c:	ldr	x8, [x8, #88]
  407d80:	cbz	x8, 407d90 <__fxstatat@plt+0x6470>
  407d84:	ldr	x8, [sp, #8]
  407d88:	ldr	x0, [x8, #88]
  407d8c:	bl	40b620 <__fxstatat@plt+0x9d00>
  407d90:	b	407da0 <__fxstatat@plt+0x6480>
  407d94:	ldr	x8, [sp, #8]
  407d98:	ldr	x0, [x8, #88]
  407d9c:	bl	4017e0 <free@plt>
  407da0:	ldp	x29, x30, [sp, #16]
  407da4:	add	sp, sp, #0x20
  407da8:	ret
  407dac:	sub	sp, sp, #0x70
  407db0:	stp	x29, x30, [sp, #96]
  407db4:	add	x29, sp, #0x60
  407db8:	mov	w8, #0x0                   	// #0
  407dbc:	stur	x0, [x29, #-16]
  407dc0:	ldur	x9, [x29, #-16]
  407dc4:	ldr	x9, [x9]
  407dc8:	str	w8, [sp, #36]
  407dcc:	cbz	x9, 407de0 <__fxstatat@plt+0x64c0>
  407dd0:	ldur	x8, [x29, #-16]
  407dd4:	ldr	w9, [x8, #72]
  407dd8:	and	w9, w9, #0x2000
  407ddc:	cbz	w9, 407dec <__fxstatat@plt+0x64cc>
  407de0:	mov	x8, xzr
  407de4:	stur	x8, [x29, #-8]
  407de8:	b	4086fc <__fxstatat@plt+0x6ddc>
  407dec:	ldur	x8, [x29, #-16]
  407df0:	ldr	x8, [x8]
  407df4:	stur	x8, [x29, #-24]
  407df8:	ldur	x8, [x29, #-24]
  407dfc:	ldrh	w9, [x8, #112]
  407e00:	sturh	w9, [x29, #-34]
  407e04:	ldur	x8, [x29, #-24]
  407e08:	mov	w9, #0x3                   	// #3
  407e0c:	strh	w9, [x8, #112]
  407e10:	ldurh	w9, [x29, #-34]
  407e14:	cmp	w9, #0x1
  407e18:	b.ne	407e44 <__fxstatat@plt+0x6524>  // b.any
  407e1c:	ldur	x0, [x29, #-16]
  407e20:	ldur	x1, [x29, #-24]
  407e24:	mov	w8, wzr
  407e28:	and	w2, w8, #0x1
  407e2c:	bl	407584 <__fxstatat@plt+0x5c64>
  407e30:	ldur	x9, [x29, #-24]
  407e34:	strh	w0, [x9, #108]
  407e38:	ldur	x9, [x29, #-24]
  407e3c:	stur	x9, [x29, #-8]
  407e40:	b	4086fc <__fxstatat@plt+0x6ddc>
  407e44:	ldurh	w8, [x29, #-34]
  407e48:	cmp	w8, #0x2
  407e4c:	b.ne	407f04 <__fxstatat@plt+0x65e4>  // b.any
  407e50:	ldur	x8, [x29, #-24]
  407e54:	ldrh	w9, [x8, #108]
  407e58:	cmp	w9, #0xc
  407e5c:	b.eq	407e70 <__fxstatat@plt+0x6550>  // b.none
  407e60:	ldur	x8, [x29, #-24]
  407e64:	ldrh	w9, [x8, #108]
  407e68:	cmp	w9, #0xd
  407e6c:	b.ne	407f04 <__fxstatat@plt+0x65e4>  // b.any
  407e70:	ldur	x0, [x29, #-16]
  407e74:	ldur	x1, [x29, #-24]
  407e78:	mov	w8, #0x1                   	// #1
  407e7c:	and	w2, w8, #0x1
  407e80:	bl	407584 <__fxstatat@plt+0x5c64>
  407e84:	ldur	x9, [x29, #-24]
  407e88:	strh	w0, [x9, #108]
  407e8c:	ldur	x9, [x29, #-24]
  407e90:	ldrh	w8, [x9, #108]
  407e94:	cmp	w8, #0x1
  407e98:	b.ne	407f00 <__fxstatat@plt+0x65e0>  // b.any
  407e9c:	ldur	x8, [x29, #-16]
  407ea0:	ldr	w9, [x8, #72]
  407ea4:	and	w9, w9, #0x4
  407ea8:	cbnz	w9, 407f00 <__fxstatat@plt+0x65e0>
  407eac:	ldur	x0, [x29, #-16]
  407eb0:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  407eb4:	add	x1, x1, #0x169
  407eb8:	bl	407a4c <__fxstatat@plt+0x612c>
  407ebc:	ldur	x8, [x29, #-24]
  407ec0:	str	w0, [x8, #68]
  407ec4:	cmp	w0, #0x0
  407ec8:	cset	w9, ge  // ge = tcont
  407ecc:	tbnz	w9, #0, 407ef0 <__fxstatat@plt+0x65d0>
  407ed0:	bl	4018c0 <__errno_location@plt>
  407ed4:	ldr	w8, [x0]
  407ed8:	ldur	x9, [x29, #-24]
  407edc:	str	w8, [x9, #64]
  407ee0:	ldur	x9, [x29, #-24]
  407ee4:	mov	w8, #0x7                   	// #7
  407ee8:	strh	w8, [x9, #108]
  407eec:	b	407f00 <__fxstatat@plt+0x65e0>
  407ef0:	ldur	x8, [x29, #-24]
  407ef4:	ldrh	w9, [x8, #110]
  407ef8:	orr	w9, w9, #0x2
  407efc:	strh	w9, [x8, #110]
  407f00:	b	408370 <__fxstatat@plt+0x6a50>
  407f04:	ldur	x8, [x29, #-24]
  407f08:	ldrh	w9, [x8, #108]
  407f0c:	cmp	w9, #0x1
  407f10:	b.ne	408104 <__fxstatat@plt+0x67e4>  // b.any
  407f14:	ldurh	w8, [x29, #-34]
  407f18:	cmp	w8, #0x4
  407f1c:	b.eq	407f48 <__fxstatat@plt+0x6628>  // b.none
  407f20:	ldur	x8, [x29, #-16]
  407f24:	ldr	w9, [x8, #72]
  407f28:	and	w9, w9, #0x40
  407f2c:	cbz	w9, 407fac <__fxstatat@plt+0x668c>
  407f30:	ldur	x8, [x29, #-24]
  407f34:	ldr	x8, [x8, #120]
  407f38:	ldur	x9, [x29, #-16]
  407f3c:	ldr	x9, [x9, #24]
  407f40:	cmp	x8, x9
  407f44:	b.eq	407fac <__fxstatat@plt+0x668c>  // b.none
  407f48:	ldur	x8, [x29, #-24]
  407f4c:	ldrh	w9, [x8, #110]
  407f50:	and	w9, w9, #0x2
  407f54:	cbz	w9, 407f64 <__fxstatat@plt+0x6644>
  407f58:	ldur	x8, [x29, #-24]
  407f5c:	ldr	w0, [x8, #68]
  407f60:	bl	401720 <close@plt>
  407f64:	ldur	x8, [x29, #-16]
  407f68:	ldr	x8, [x8, #8]
  407f6c:	cbz	x8, 407f88 <__fxstatat@plt+0x6668>
  407f70:	ldur	x8, [x29, #-16]
  407f74:	ldr	x0, [x8, #8]
  407f78:	bl	407adc <__fxstatat@plt+0x61bc>
  407f7c:	ldur	x8, [x29, #-16]
  407f80:	mov	x9, xzr
  407f84:	str	x9, [x8, #8]
  407f88:	ldur	x8, [x29, #-24]
  407f8c:	mov	w9, #0x6                   	// #6
  407f90:	strh	w9, [x8, #108]
  407f94:	ldur	x0, [x29, #-16]
  407f98:	ldur	x1, [x29, #-24]
  407f9c:	bl	40870c <__fxstatat@plt+0x6dec>
  407fa0:	ldur	x8, [x29, #-24]
  407fa4:	stur	x8, [x29, #-8]
  407fa8:	b	4086fc <__fxstatat@plt+0x6ddc>
  407fac:	ldur	x8, [x29, #-16]
  407fb0:	ldr	x8, [x8, #8]
  407fb4:	cbz	x8, 407ff0 <__fxstatat@plt+0x66d0>
  407fb8:	ldur	x8, [x29, #-16]
  407fbc:	ldr	w9, [x8, #72]
  407fc0:	and	w9, w9, #0x1000
  407fc4:	cbz	w9, 407ff0 <__fxstatat@plt+0x66d0>
  407fc8:	ldur	x8, [x29, #-16]
  407fcc:	ldr	w9, [x8, #72]
  407fd0:	and	w9, w9, #0xffffefff
  407fd4:	str	w9, [x8, #72]
  407fd8:	ldur	x8, [x29, #-16]
  407fdc:	ldr	x0, [x8, #8]
  407fe0:	bl	407adc <__fxstatat@plt+0x61bc>
  407fe4:	ldur	x8, [x29, #-16]
  407fe8:	mov	x10, xzr
  407fec:	str	x10, [x8, #8]
  407ff0:	ldur	x8, [x29, #-16]
  407ff4:	ldr	x8, [x8, #8]
  407ff8:	cbz	x8, 408074 <__fxstatat@plt+0x6754>
  407ffc:	ldur	x0, [x29, #-16]
  408000:	ldur	x1, [x29, #-24]
  408004:	ldur	x8, [x29, #-24]
  408008:	ldr	x3, [x8, #48]
  40800c:	mov	w2, #0xffffffff            	// #-1
  408010:	bl	408830 <__fxstatat@plt+0x6f10>
  408014:	cbz	w0, 408070 <__fxstatat@plt+0x6750>
  408018:	bl	4018c0 <__errno_location@plt>
  40801c:	ldr	w8, [x0]
  408020:	ldur	x9, [x29, #-24]
  408024:	str	w8, [x9, #64]
  408028:	ldur	x9, [x29, #-24]
  40802c:	ldrh	w8, [x9, #110]
  408030:	orr	w8, w8, #0x1
  408034:	strh	w8, [x9, #110]
  408038:	ldur	x9, [x29, #-16]
  40803c:	ldr	x9, [x9, #8]
  408040:	stur	x9, [x29, #-24]
  408044:	ldur	x8, [x29, #-24]
  408048:	cbz	x8, 408070 <__fxstatat@plt+0x6750>
  40804c:	ldur	x8, [x29, #-24]
  408050:	ldr	x8, [x8, #8]
  408054:	ldr	x8, [x8, #48]
  408058:	ldur	x9, [x29, #-24]
  40805c:	str	x8, [x9, #48]
  408060:	ldur	x8, [x29, #-24]
  408064:	ldr	x8, [x8, #16]
  408068:	stur	x8, [x29, #-24]
  40806c:	b	408044 <__fxstatat@plt+0x6724>
  408070:	b	4080e8 <__fxstatat@plt+0x67c8>
  408074:	ldur	x0, [x29, #-16]
  408078:	mov	w1, #0x3                   	// #3
  40807c:	bl	408ad8 <__fxstatat@plt+0x71b8>
  408080:	ldur	x8, [x29, #-16]
  408084:	str	x0, [x8, #8]
  408088:	cbnz	x0, 4080e8 <__fxstatat@plt+0x67c8>
  40808c:	ldur	x8, [x29, #-16]
  408090:	ldr	w9, [x8, #72]
  408094:	and	w9, w9, #0x2000
  408098:	cbz	w9, 4080a8 <__fxstatat@plt+0x6788>
  40809c:	mov	x8, xzr
  4080a0:	stur	x8, [x29, #-8]
  4080a4:	b	4086fc <__fxstatat@plt+0x6ddc>
  4080a8:	ldur	x8, [x29, #-24]
  4080ac:	ldr	w9, [x8, #64]
  4080b0:	cbz	w9, 4080d0 <__fxstatat@plt+0x67b0>
  4080b4:	ldur	x8, [x29, #-24]
  4080b8:	ldrh	w9, [x8, #108]
  4080bc:	cmp	w9, #0x4
  4080c0:	b.eq	4080d0 <__fxstatat@plt+0x67b0>  // b.none
  4080c4:	ldur	x8, [x29, #-24]
  4080c8:	mov	w9, #0x7                   	// #7
  4080cc:	strh	w9, [x8, #108]
  4080d0:	ldur	x0, [x29, #-16]
  4080d4:	ldur	x1, [x29, #-24]
  4080d8:	bl	40870c <__fxstatat@plt+0x6dec>
  4080dc:	ldur	x8, [x29, #-24]
  4080e0:	stur	x8, [x29, #-8]
  4080e4:	b	4086fc <__fxstatat@plt+0x6ddc>
  4080e8:	ldur	x8, [x29, #-16]
  4080ec:	ldr	x8, [x8, #8]
  4080f0:	stur	x8, [x29, #-24]
  4080f4:	ldur	x8, [x29, #-16]
  4080f8:	mov	x9, xzr
  4080fc:	str	x9, [x8, #8]
  408100:	b	4082d4 <__fxstatat@plt+0x69b4>
  408104:	ldur	x8, [x29, #-24]
  408108:	stur	x8, [x29, #-32]
  40810c:	ldur	x8, [x29, #-24]
  408110:	ldr	x8, [x8, #16]
  408114:	cbnz	x8, 40819c <__fxstatat@plt+0x687c>
  408118:	ldur	x8, [x29, #-24]
  40811c:	ldr	x8, [x8, #8]
  408120:	ldr	x8, [x8, #24]
  408124:	cbz	x8, 40819c <__fxstatat@plt+0x687c>
  408128:	ldur	x8, [x29, #-32]
  40812c:	ldr	x8, [x8, #8]
  408130:	stur	x8, [x29, #-24]
  408134:	ldur	x8, [x29, #-24]
  408138:	ldur	x9, [x29, #-16]
  40813c:	str	x8, [x9]
  408140:	ldur	x8, [x29, #-16]
  408144:	ldr	x8, [x8, #32]
  408148:	ldur	x9, [x29, #-24]
  40814c:	ldr	x9, [x9, #72]
  408150:	add	x8, x8, x9
  408154:	mov	w10, #0x0                   	// #0
  408158:	strb	w10, [x8]
  40815c:	ldur	x0, [x29, #-16]
  408160:	mov	w1, #0x3                   	// #3
  408164:	bl	408ad8 <__fxstatat@plt+0x71b8>
  408168:	stur	x0, [x29, #-24]
  40816c:	cbnz	x0, 408190 <__fxstatat@plt+0x6870>
  408170:	ldur	x8, [x29, #-16]
  408174:	ldr	w9, [x8, #72]
  408178:	and	w9, w9, #0x2000
  40817c:	cbz	w9, 40818c <__fxstatat@plt+0x686c>
  408180:	mov	x8, xzr
  408184:	stur	x8, [x29, #-8]
  408188:	b	4086fc <__fxstatat@plt+0x6ddc>
  40818c:	b	4084e0 <__fxstatat@plt+0x6bc0>
  408190:	ldur	x0, [x29, #-32]
  408194:	bl	4017e0 <free@plt>
  408198:	b	4082d4 <__fxstatat@plt+0x69b4>
  40819c:	ldur	x8, [x29, #-24]
  4081a0:	ldr	x8, [x8, #16]
  4081a4:	stur	x8, [x29, #-24]
  4081a8:	cbz	x8, 4084e0 <__fxstatat@plt+0x6bc0>
  4081ac:	ldur	x8, [x29, #-24]
  4081b0:	ldur	x9, [x29, #-16]
  4081b4:	str	x8, [x9]
  4081b8:	ldur	x0, [x29, #-32]
  4081bc:	bl	4017e0 <free@plt>
  4081c0:	ldur	x8, [x29, #-24]
  4081c4:	ldr	x8, [x8, #88]
  4081c8:	cbnz	x8, 408214 <__fxstatat@plt+0x68f4>
  4081cc:	ldur	x0, [x29, #-16]
  4081d0:	bl	40977c <__fxstatat@plt+0x7e5c>
  4081d4:	cbz	w0, 4081f4 <__fxstatat@plt+0x68d4>
  4081d8:	ldur	x8, [x29, #-16]
  4081dc:	ldr	w9, [x8, #72]
  4081e0:	orr	w9, w9, #0x2000
  4081e4:	str	w9, [x8, #72]
  4081e8:	mov	x8, xzr
  4081ec:	stur	x8, [x29, #-8]
  4081f0:	b	4086fc <__fxstatat@plt+0x6ddc>
  4081f4:	ldur	x0, [x29, #-16]
  4081f8:	bl	407d54 <__fxstatat@plt+0x6434>
  4081fc:	ldur	x0, [x29, #-16]
  408200:	ldur	x1, [x29, #-24]
  408204:	bl	409880 <__fxstatat@plt+0x7f60>
  408208:	ldur	x0, [x29, #-16]
  40820c:	bl	407980 <__fxstatat@plt+0x6060>
  408210:	b	408370 <__fxstatat@plt+0x6a50>
  408214:	ldur	x8, [x29, #-24]
  408218:	ldrh	w9, [x8, #112]
  40821c:	cmp	w9, #0x4
  408220:	b.ne	408228 <__fxstatat@plt+0x6908>  // b.any
  408224:	b	408104 <__fxstatat@plt+0x67e4>
  408228:	ldur	x8, [x29, #-24]
  40822c:	ldrh	w9, [x8, #112]
  408230:	cmp	w9, #0x2
  408234:	b.ne	4082d4 <__fxstatat@plt+0x69b4>  // b.any
  408238:	ldur	x0, [x29, #-16]
  40823c:	ldur	x1, [x29, #-24]
  408240:	mov	w8, #0x1                   	// #1
  408244:	and	w2, w8, #0x1
  408248:	bl	407584 <__fxstatat@plt+0x5c64>
  40824c:	ldur	x9, [x29, #-24]
  408250:	strh	w0, [x9, #108]
  408254:	ldur	x9, [x29, #-24]
  408258:	ldrh	w8, [x9, #108]
  40825c:	cmp	w8, #0x1
  408260:	b.ne	4082c8 <__fxstatat@plt+0x69a8>  // b.any
  408264:	ldur	x8, [x29, #-16]
  408268:	ldr	w9, [x8, #72]
  40826c:	and	w9, w9, #0x4
  408270:	cbnz	w9, 4082c8 <__fxstatat@plt+0x69a8>
  408274:	ldur	x0, [x29, #-16]
  408278:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40827c:	add	x1, x1, #0x169
  408280:	bl	407a4c <__fxstatat@plt+0x612c>
  408284:	ldur	x8, [x29, #-24]
  408288:	str	w0, [x8, #68]
  40828c:	cmp	w0, #0x0
  408290:	cset	w9, ge  // ge = tcont
  408294:	tbnz	w9, #0, 4082b8 <__fxstatat@plt+0x6998>
  408298:	bl	4018c0 <__errno_location@plt>
  40829c:	ldr	w8, [x0]
  4082a0:	ldur	x9, [x29, #-24]
  4082a4:	str	w8, [x9, #64]
  4082a8:	ldur	x9, [x29, #-24]
  4082ac:	mov	w8, #0x7                   	// #7
  4082b0:	strh	w8, [x9, #108]
  4082b4:	b	4082c8 <__fxstatat@plt+0x69a8>
  4082b8:	ldur	x8, [x29, #-24]
  4082bc:	ldrh	w9, [x8, #110]
  4082c0:	orr	w9, w9, #0x2
  4082c4:	strh	w9, [x8, #110]
  4082c8:	ldur	x8, [x29, #-24]
  4082cc:	mov	w9, #0x3                   	// #3
  4082d0:	strh	w9, [x8, #112]
  4082d4:	ldur	x8, [x29, #-16]
  4082d8:	ldr	x8, [x8, #32]
  4082dc:	ldur	x9, [x29, #-24]
  4082e0:	ldr	x9, [x9, #8]
  4082e4:	ldr	x9, [x9, #56]
  4082e8:	ldur	x10, [x29, #-24]
  4082ec:	ldr	x10, [x10, #8]
  4082f0:	ldr	x10, [x10, #72]
  4082f4:	subs	x10, x10, #0x1
  4082f8:	ldrb	w11, [x9, x10]
  4082fc:	cmp	w11, #0x2f
  408300:	str	x8, [sp, #24]
  408304:	b.ne	408320 <__fxstatat@plt+0x6a00>  // b.any
  408308:	ldur	x8, [x29, #-24]
  40830c:	ldr	x8, [x8, #8]
  408310:	ldr	x8, [x8, #72]
  408314:	subs	x8, x8, #0x1
  408318:	str	x8, [sp, #16]
  40831c:	b	408330 <__fxstatat@plt+0x6a10>
  408320:	ldur	x8, [x29, #-24]
  408324:	ldr	x8, [x8, #8]
  408328:	ldr	x8, [x8, #72]
  40832c:	str	x8, [sp, #16]
  408330:	ldr	x8, [sp, #16]
  408334:	ldr	x9, [sp, #24]
  408338:	add	x8, x9, x8
  40833c:	str	x8, [sp, #48]
  408340:	ldr	x8, [sp, #48]
  408344:	add	x10, x8, #0x1
  408348:	str	x10, [sp, #48]
  40834c:	mov	w11, #0x2f                  	// #47
  408350:	strb	w11, [x8]
  408354:	ldr	x0, [sp, #48]
  408358:	ldur	x8, [x29, #-24]
  40835c:	add	x1, x8, #0xf8
  408360:	ldur	x8, [x29, #-24]
  408364:	ldr	x8, [x8, #96]
  408368:	add	x2, x8, #0x1
  40836c:	bl	401580 <memmove@plt>
  408370:	ldur	x8, [x29, #-24]
  408374:	ldur	x9, [x29, #-16]
  408378:	str	x8, [x9]
  40837c:	ldur	x8, [x29, #-24]
  408380:	ldrh	w10, [x8, #108]
  408384:	cmp	w10, #0xb
  408388:	b.ne	408480 <__fxstatat@plt+0x6b60>  // b.any
  40838c:	ldur	x8, [x29, #-24]
  408390:	ldr	x8, [x8, #168]
  408394:	cmp	x8, #0x2
  408398:	b.ne	40846c <__fxstatat@plt+0x6b4c>  // b.any
  40839c:	ldur	x8, [x29, #-24]
  4083a0:	ldr	x8, [x8, #8]
  4083a4:	str	x8, [sp, #40]
  4083a8:	ldr	x8, [sp, #40]
  4083ac:	ldr	w9, [x8, #104]
  4083b0:	cbnz	w9, 4083f0 <__fxstatat@plt+0x6ad0>
  4083b4:	ldur	x8, [x29, #-16]
  4083b8:	ldr	w9, [x8, #72]
  4083bc:	and	w9, w9, #0x8
  4083c0:	cbz	w9, 4083f0 <__fxstatat@plt+0x6ad0>
  4083c4:	ldur	x8, [x29, #-16]
  4083c8:	ldr	w9, [x8, #72]
  4083cc:	and	w9, w9, #0x10
  4083d0:	cbz	w9, 4083f0 <__fxstatat@plt+0x6ad0>
  4083d4:	ldr	x0, [sp, #40]
  4083d8:	ldur	x8, [x29, #-16]
  4083dc:	ldr	w1, [x8, #44]
  4083e0:	bl	409964 <__fxstatat@plt+0x8044>
  4083e4:	cmp	w0, #0x2
  4083e8:	b.ne	4083f0 <__fxstatat@plt+0x6ad0>  // b.any
  4083ec:	b	408468 <__fxstatat@plt+0x6b48>
  4083f0:	ldur	x0, [x29, #-16]
  4083f4:	ldur	x1, [x29, #-24]
  4083f8:	mov	w8, wzr
  4083fc:	and	w2, w8, #0x1
  408400:	bl	407584 <__fxstatat@plt+0x5c64>
  408404:	ldur	x9, [x29, #-24]
  408408:	strh	w0, [x9, #108]
  40840c:	ldur	x9, [x29, #-24]
  408410:	ldr	w8, [x9, #136]
  408414:	and	w8, w8, #0xf000
  408418:	cmp	w8, #0x4, lsl #12
  40841c:	b.ne	408468 <__fxstatat@plt+0x6b48>  // b.any
  408420:	ldur	x8, [x29, #-24]
  408424:	ldr	x8, [x8, #88]
  408428:	cbz	x8, 408468 <__fxstatat@plt+0x6b48>
  40842c:	ldr	x8, [sp, #40]
  408430:	ldr	w9, [x8, #104]
  408434:	mov	w10, wzr
  408438:	cmp	w10, w9
  40843c:	cset	w9, cs  // cs = hs, nlast
  408440:	tbnz	w9, #0, 408468 <__fxstatat@plt+0x6b48>
  408444:	ldr	x8, [sp, #40]
  408448:	ldr	w9, [x8, #104]
  40844c:	mov	w10, #0xffffffff            	// #-1
  408450:	cmp	w9, w10
  408454:	b.eq	408468 <__fxstatat@plt+0x6b48>  // b.none
  408458:	ldr	x8, [sp, #40]
  40845c:	ldr	w9, [x8, #104]
  408460:	subs	w9, w9, #0x1
  408464:	str	w9, [x8, #104]
  408468:	b	408480 <__fxstatat@plt+0x6b60>
  40846c:	ldur	x8, [x29, #-24]
  408470:	ldr	x8, [x8, #168]
  408474:	cmp	x8, #0x1
  408478:	b.eq	408480 <__fxstatat@plt+0x6b60>  // b.none
  40847c:	bl	401760 <abort@plt>
  408480:	ldur	x8, [x29, #-24]
  408484:	ldrh	w9, [x8, #108]
  408488:	cmp	w9, #0x1
  40848c:	b.ne	4084d4 <__fxstatat@plt+0x6bb4>  // b.any
  408490:	ldur	x8, [x29, #-24]
  408494:	ldr	x8, [x8, #88]
  408498:	cbnz	x8, 4084ac <__fxstatat@plt+0x6b8c>
  40849c:	ldur	x8, [x29, #-24]
  4084a0:	ldr	x8, [x8, #120]
  4084a4:	ldur	x9, [x29, #-16]
  4084a8:	str	x8, [x9, #24]
  4084ac:	ldur	x0, [x29, #-16]
  4084b0:	ldur	x1, [x29, #-24]
  4084b4:	bl	409a44 <__fxstatat@plt+0x8124>
  4084b8:	tbnz	w0, #0, 4084d4 <__fxstatat@plt+0x6bb4>
  4084bc:	bl	4018c0 <__errno_location@plt>
  4084c0:	mov	w8, #0xc                   	// #12
  4084c4:	str	w8, [x0]
  4084c8:	mov	x9, xzr
  4084cc:	stur	x9, [x29, #-8]
  4084d0:	b	4086fc <__fxstatat@plt+0x6ddc>
  4084d4:	ldur	x8, [x29, #-24]
  4084d8:	stur	x8, [x29, #-8]
  4084dc:	b	4086fc <__fxstatat@plt+0x6ddc>
  4084e0:	ldur	x8, [x29, #-32]
  4084e4:	ldr	x8, [x8, #8]
  4084e8:	stur	x8, [x29, #-24]
  4084ec:	ldur	x8, [x29, #-24]
  4084f0:	ldur	x9, [x29, #-16]
  4084f4:	str	x8, [x9]
  4084f8:	ldur	x0, [x29, #-32]
  4084fc:	bl	4017e0 <free@plt>
  408500:	ldur	x8, [x29, #-24]
  408504:	ldr	x8, [x8, #88]
  408508:	mov	x9, #0xffffffffffffffff    	// #-1
  40850c:	cmp	x8, x9
  408510:	b.ne	408538 <__fxstatat@plt+0x6c18>  // b.any
  408514:	ldur	x0, [x29, #-24]
  408518:	bl	4017e0 <free@plt>
  40851c:	bl	4018c0 <__errno_location@plt>
  408520:	str	wzr, [x0]
  408524:	ldur	x8, [x29, #-16]
  408528:	mov	x9, xzr
  40852c:	str	x9, [x8]
  408530:	stur	x9, [x29, #-8]
  408534:	b	4086fc <__fxstatat@plt+0x6ddc>
  408538:	ldur	x8, [x29, #-24]
  40853c:	ldrh	w9, [x8, #108]
  408540:	cmp	w9, #0xb
  408544:	b.ne	40854c <__fxstatat@plt+0x6c2c>  // b.any
  408548:	bl	401760 <abort@plt>
  40854c:	ldur	x8, [x29, #-16]
  408550:	ldr	x8, [x8, #32]
  408554:	ldur	x9, [x29, #-24]
  408558:	ldr	x9, [x9, #72]
  40855c:	add	x8, x8, x9
  408560:	mov	w10, #0x0                   	// #0
  408564:	strb	w10, [x8]
  408568:	ldur	x8, [x29, #-24]
  40856c:	ldr	x8, [x8, #88]
  408570:	cbnz	x8, 4085a4 <__fxstatat@plt+0x6c84>
  408574:	ldur	x0, [x29, #-16]
  408578:	bl	40977c <__fxstatat@plt+0x7e5c>
  40857c:	cbz	w0, 4085a0 <__fxstatat@plt+0x6c80>
  408580:	bl	4018c0 <__errno_location@plt>
  408584:	ldr	w8, [x0]
  408588:	ldur	x9, [x29, #-24]
  40858c:	str	w8, [x9, #64]
  408590:	ldur	x9, [x29, #-16]
  408594:	ldr	w8, [x9, #72]
  408598:	orr	w8, w8, #0x2000
  40859c:	str	w8, [x9, #72]
  4085a0:	b	408688 <__fxstatat@plt+0x6d68>
  4085a4:	ldur	x8, [x29, #-24]
  4085a8:	ldrh	w9, [x8, #110]
  4085ac:	and	w9, w9, #0x2
  4085b0:	cbz	w9, 408638 <__fxstatat@plt+0x6d18>
  4085b4:	ldur	x8, [x29, #-16]
  4085b8:	ldr	w9, [x8, #72]
  4085bc:	and	w9, w9, #0x4
  4085c0:	cbnz	w9, 408628 <__fxstatat@plt+0x6d08>
  4085c4:	ldur	x8, [x29, #-16]
  4085c8:	ldr	w9, [x8, #72]
  4085cc:	and	w9, w9, #0x200
  4085d0:	cbz	w9, 4085f8 <__fxstatat@plt+0x6cd8>
  4085d4:	ldur	x0, [x29, #-16]
  4085d8:	ldur	x8, [x29, #-24]
  4085dc:	ldr	w1, [x8, #68]
  4085e0:	mov	w9, #0x1                   	// #1
  4085e4:	and	w2, w9, #0x1
  4085e8:	bl	409b80 <__fxstatat@plt+0x8260>
  4085ec:	ldr	w9, [sp, #36]
  4085f0:	tbnz	w9, #0, 408608 <__fxstatat@plt+0x6ce8>
  4085f4:	b	408628 <__fxstatat@plt+0x6d08>
  4085f8:	ldur	x8, [x29, #-24]
  4085fc:	ldr	w0, [x8, #68]
  408600:	bl	4015e0 <fchdir@plt>
  408604:	cbz	w0, 408628 <__fxstatat@plt+0x6d08>
  408608:	bl	4018c0 <__errno_location@plt>
  40860c:	ldr	w8, [x0]
  408610:	ldur	x9, [x29, #-24]
  408614:	str	w8, [x9, #64]
  408618:	ldur	x9, [x29, #-16]
  40861c:	ldr	w8, [x9, #72]
  408620:	orr	w8, w8, #0x2000
  408624:	str	w8, [x9, #72]
  408628:	ldur	x8, [x29, #-24]
  40862c:	ldr	w0, [x8, #68]
  408630:	bl	401720 <close@plt>
  408634:	b	408688 <__fxstatat@plt+0x6d68>
  408638:	ldur	x8, [x29, #-24]
  40863c:	ldrh	w9, [x8, #110]
  408640:	and	w9, w9, #0x1
  408644:	cbnz	w9, 408688 <__fxstatat@plt+0x6d68>
  408648:	ldur	x0, [x29, #-16]
  40864c:	ldur	x8, [x29, #-24]
  408650:	ldr	x1, [x8, #8]
  408654:	mov	w2, #0xffffffff            	// #-1
  408658:	adrp	x3, 40f000 <__fxstatat@plt+0xd6e0>
  40865c:	add	x3, x3, #0x168
  408660:	bl	408830 <__fxstatat@plt+0x6f10>
  408664:	cbz	w0, 408688 <__fxstatat@plt+0x6d68>
  408668:	bl	4018c0 <__errno_location@plt>
  40866c:	ldr	w8, [x0]
  408670:	ldur	x9, [x29, #-24]
  408674:	str	w8, [x9, #64]
  408678:	ldur	x9, [x29, #-16]
  40867c:	ldr	w8, [x9, #72]
  408680:	orr	w8, w8, #0x2000
  408684:	str	w8, [x9, #72]
  408688:	ldur	x8, [x29, #-24]
  40868c:	ldrh	w9, [x8, #108]
  408690:	cmp	w9, #0x2
  408694:	b.eq	4086d0 <__fxstatat@plt+0x6db0>  // b.none
  408698:	ldur	x8, [x29, #-24]
  40869c:	ldr	w9, [x8, #64]
  4086a0:	mov	w10, #0x6                   	// #6
  4086a4:	mov	w11, #0x7                   	// #7
  4086a8:	cmp	w9, #0x0
  4086ac:	csel	w9, w11, w10, ne  // ne = any
  4086b0:	ldur	x8, [x29, #-24]
  4086b4:	strh	w9, [x8, #108]
  4086b8:	ldur	x8, [x29, #-24]
  4086bc:	ldr	w9, [x8, #64]
  4086c0:	cbnz	w9, 4086d0 <__fxstatat@plt+0x6db0>
  4086c4:	ldur	x0, [x29, #-16]
  4086c8:	ldur	x1, [x29, #-24]
  4086cc:	bl	40870c <__fxstatat@plt+0x6dec>
  4086d0:	ldur	x8, [x29, #-16]
  4086d4:	ldr	w9, [x8, #72]
  4086d8:	and	w9, w9, #0x2000
  4086dc:	cbz	w9, 4086ec <__fxstatat@plt+0x6dcc>
  4086e0:	mov	x8, xzr
  4086e4:	str	x8, [sp, #8]
  4086e8:	b	4086f4 <__fxstatat@plt+0x6dd4>
  4086ec:	ldur	x8, [x29, #-24]
  4086f0:	str	x8, [sp, #8]
  4086f4:	ldr	x8, [sp, #8]
  4086f8:	stur	x8, [x29, #-8]
  4086fc:	ldur	x0, [x29, #-8]
  408700:	ldp	x29, x30, [sp, #96]
  408704:	add	sp, sp, #0x70
  408708:	ret
  40870c:	sub	sp, sp, #0x50
  408710:	stp	x29, x30, [sp, #64]
  408714:	add	x29, sp, #0x40
  408718:	mov	w8, #0x102                 	// #258
  40871c:	stur	x0, [x29, #-8]
  408720:	stur	x1, [x29, #-16]
  408724:	ldur	x9, [x29, #-16]
  408728:	add	x9, x9, #0x78
  40872c:	stur	x9, [x29, #-24]
  408730:	ldur	x9, [x29, #-8]
  408734:	ldr	w10, [x9, #72]
  408738:	and	w8, w10, w8
  40873c:	cbz	w8, 408784 <__fxstatat@plt+0x6e64>
  408740:	ldur	x8, [x29, #-24]
  408744:	ldr	x8, [x8]
  408748:	add	x1, sp, #0x10
  40874c:	str	x8, [sp, #16]
  408750:	ldur	x8, [x29, #-24]
  408754:	ldr	x8, [x8, #8]
  408758:	str	x8, [sp, #24]
  40875c:	ldur	x8, [x29, #-8]
  408760:	ldr	x0, [x8, #88]
  408764:	bl	40c068 <__fxstatat@plt+0xa748>
  408768:	str	x0, [sp, #8]
  40876c:	ldr	x8, [sp, #8]
  408770:	cbnz	x8, 408778 <__fxstatat@plt+0x6e58>
  408774:	bl	401760 <abort@plt>
  408778:	ldr	x0, [sp, #8]
  40877c:	bl	4017e0 <free@plt>
  408780:	b	408824 <__fxstatat@plt+0x6f04>
  408784:	ldur	x8, [x29, #-16]
  408788:	ldr	x8, [x8, #8]
  40878c:	str	x8, [sp]
  408790:	ldr	x8, [sp]
  408794:	cbz	x8, 408824 <__fxstatat@plt+0x6f04>
  408798:	ldr	x8, [sp]
  40879c:	ldr	x8, [x8, #88]
  4087a0:	mov	x9, xzr
  4087a4:	cmp	x9, x8
  4087a8:	cset	w10, gt
  4087ac:	tbnz	w10, #0, 408824 <__fxstatat@plt+0x6f04>
  4087b0:	ldur	x8, [x29, #-8]
  4087b4:	ldr	x8, [x8, #88]
  4087b8:	ldr	x8, [x8, #16]
  4087bc:	cbnz	x8, 4087c4 <__fxstatat@plt+0x6ea4>
  4087c0:	bl	401760 <abort@plt>
  4087c4:	ldur	x8, [x29, #-8]
  4087c8:	ldr	x8, [x8, #88]
  4087cc:	ldr	x8, [x8]
  4087d0:	ldur	x9, [x29, #-24]
  4087d4:	ldr	x9, [x9, #8]
  4087d8:	cmp	x8, x9
  4087dc:	b.ne	408824 <__fxstatat@plt+0x6f04>  // b.any
  4087e0:	ldur	x8, [x29, #-8]
  4087e4:	ldr	x8, [x8, #88]
  4087e8:	ldr	x8, [x8, #8]
  4087ec:	ldur	x9, [x29, #-24]
  4087f0:	ldr	x9, [x9]
  4087f4:	cmp	x8, x9
  4087f8:	b.ne	408824 <__fxstatat@plt+0x6f04>  // b.any
  4087fc:	ldr	x8, [sp]
  408800:	ldr	x8, [x8, #120]
  408804:	ldur	x9, [x29, #-8]
  408808:	ldr	x9, [x9, #88]
  40880c:	str	x8, [x9, #8]
  408810:	ldr	x8, [sp]
  408814:	ldr	x8, [x8, #128]
  408818:	ldur	x9, [x29, #-8]
  40881c:	ldr	x9, [x9, #88]
  408820:	str	x8, [x9]
  408824:	ldp	x29, x30, [sp, #64]
  408828:	add	sp, sp, #0x50
  40882c:	ret
  408830:	sub	sp, sp, #0xe0
  408834:	stp	x29, x30, [sp, #208]
  408838:	add	x29, sp, #0xd0
  40883c:	sub	x8, x29, #0x28
  408840:	str	x0, [x8, #24]
  408844:	str	x1, [x8, #16]
  408848:	stur	w2, [x29, #-28]
  40884c:	str	x3, [x8]
  408850:	ldr	x9, [x8]
  408854:	mov	w10, #0x0                   	// #0
  408858:	str	x8, [sp, #8]
  40885c:	str	w10, [sp, #4]
  408860:	cbz	x9, 408884 <__fxstatat@plt+0x6f64>
  408864:	ldr	x8, [sp, #8]
  408868:	ldr	x0, [x8]
  40886c:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  408870:	add	x1, x1, #0x168
  408874:	bl	4017b0 <strcmp@plt>
  408878:	cmp	w0, #0x0
  40887c:	cset	w9, eq  // eq = none
  408880:	str	w9, [sp, #4]
  408884:	ldr	w8, [sp, #4]
  408888:	and	w8, w8, #0x1
  40888c:	sturb	w8, [x29, #-45]
  408890:	ldr	x9, [sp, #8]
  408894:	ldr	x10, [x9, #24]
  408898:	ldr	w8, [x10, #72]
  40889c:	and	w8, w8, #0x4
  4088a0:	cbz	w8, 4088dc <__fxstatat@plt+0x6fbc>
  4088a4:	ldr	x8, [sp, #8]
  4088a8:	ldr	x9, [x8, #24]
  4088ac:	ldr	w10, [x9, #72]
  4088b0:	and	w10, w10, #0x200
  4088b4:	cbz	w10, 4088d4 <__fxstatat@plt+0x6fb4>
  4088b8:	ldur	w8, [x29, #-28]
  4088bc:	mov	w9, wzr
  4088c0:	cmp	w9, w8
  4088c4:	cset	w8, gt
  4088c8:	tbnz	w8, #0, 4088d4 <__fxstatat@plt+0x6fb4>
  4088cc:	ldur	w0, [x29, #-28]
  4088d0:	bl	401720 <close@plt>
  4088d4:	stur	wzr, [x29, #-4]
  4088d8:	b	408ac8 <__fxstatat@plt+0x71a8>
  4088dc:	ldur	w8, [x29, #-28]
  4088e0:	cmp	w8, #0x0
  4088e4:	cset	w8, ge  // ge = tcont
  4088e8:	tbnz	w8, #0, 408964 <__fxstatat@plt+0x7044>
  4088ec:	ldurb	w8, [x29, #-45]
  4088f0:	tbnz	w8, #0, 4088f8 <__fxstatat@plt+0x6fd8>
  4088f4:	b	408964 <__fxstatat@plt+0x7044>
  4088f8:	ldr	x8, [sp, #8]
  4088fc:	ldr	x9, [x8, #24]
  408900:	ldr	w10, [x9, #72]
  408904:	and	w10, w10, #0x200
  408908:	cbz	w10, 408964 <__fxstatat@plt+0x7044>
  40890c:	ldr	x8, [sp, #8]
  408910:	ldr	x9, [x8, #24]
  408914:	add	x0, x9, #0x60
  408918:	bl	40c424 <__fxstatat@plt+0xab04>
  40891c:	tbnz	w0, #0, 408964 <__fxstatat@plt+0x7044>
  408920:	ldr	x8, [sp, #8]
  408924:	ldr	x9, [x8, #24]
  408928:	add	x0, x9, #0x60
  40892c:	bl	40c510 <__fxstatat@plt+0xabf0>
  408930:	stur	w0, [x29, #-56]
  408934:	mov	w10, #0x1                   	// #1
  408938:	sturb	w10, [x29, #-45]
  40893c:	ldur	w10, [x29, #-56]
  408940:	mov	w11, wzr
  408944:	cmp	w11, w10
  408948:	cset	w10, gt
  40894c:	tbnz	w10, #0, 408964 <__fxstatat@plt+0x7044>
  408950:	ldur	w8, [x29, #-56]
  408954:	stur	w8, [x29, #-28]
  408958:	mov	x9, xzr
  40895c:	ldr	x10, [sp, #8]
  408960:	str	x9, [x10]
  408964:	ldur	w8, [x29, #-28]
  408968:	stur	w8, [x29, #-52]
  40896c:	ldur	w8, [x29, #-28]
  408970:	cmp	w8, #0x0
  408974:	cset	w8, ge  // ge = tcont
  408978:	tbnz	w8, #0, 4089a8 <__fxstatat@plt+0x7088>
  40897c:	ldr	x8, [sp, #8]
  408980:	ldr	x0, [x8, #24]
  408984:	ldr	x1, [x8]
  408988:	bl	407a4c <__fxstatat@plt+0x612c>
  40898c:	stur	w0, [x29, #-52]
  408990:	cmp	w0, #0x0
  408994:	cset	w9, ge  // ge = tcont
  408998:	tbnz	w9, #0, 4089a8 <__fxstatat@plt+0x7088>
  40899c:	mov	w8, #0xffffffff            	// #-1
  4089a0:	stur	w8, [x29, #-4]
  4089a4:	b	408ac8 <__fxstatat@plt+0x71a8>
  4089a8:	ldr	x8, [sp, #8]
  4089ac:	ldr	x9, [x8, #24]
  4089b0:	ldr	w10, [x9, #72]
  4089b4:	and	w10, w10, #0x2
  4089b8:	cbnz	w10, 4089e0 <__fxstatat@plt+0x70c0>
  4089bc:	ldr	x8, [sp, #8]
  4089c0:	ldr	x9, [x8]
  4089c4:	cbz	x9, 408a44 <__fxstatat@plt+0x7124>
  4089c8:	ldr	x8, [sp, #8]
  4089cc:	ldr	x0, [x8]
  4089d0:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  4089d4:	add	x1, x1, #0x168
  4089d8:	bl	4017b0 <strcmp@plt>
  4089dc:	cbnz	w0, 408a44 <__fxstatat@plt+0x7124>
  4089e0:	ldur	w0, [x29, #-52]
  4089e4:	add	x1, sp, #0x18
  4089e8:	bl	40d8e8 <__fxstatat@plt+0xbfc8>
  4089ec:	cbz	w0, 4089fc <__fxstatat@plt+0x70dc>
  4089f0:	mov	w8, #0xffffffff            	// #-1
  4089f4:	stur	w8, [x29, #-44]
  4089f8:	b	408a88 <__fxstatat@plt+0x7168>
  4089fc:	ldr	x8, [sp, #8]
  408a00:	ldr	x9, [x8, #16]
  408a04:	ldr	x9, [x9, #120]
  408a08:	ldr	x10, [sp, #24]
  408a0c:	cmp	x9, x10
  408a10:	b.ne	408a2c <__fxstatat@plt+0x710c>  // b.any
  408a14:	ldr	x8, [sp, #8]
  408a18:	ldr	x9, [x8, #16]
  408a1c:	ldr	x9, [x9, #128]
  408a20:	ldr	x10, [sp, #32]
  408a24:	cmp	x9, x10
  408a28:	b.eq	408a44 <__fxstatat@plt+0x7124>  // b.none
  408a2c:	bl	4018c0 <__errno_location@plt>
  408a30:	mov	w8, #0x2                   	// #2
  408a34:	str	w8, [x0]
  408a38:	mov	w8, #0xffffffff            	// #-1
  408a3c:	stur	w8, [x29, #-44]
  408a40:	b	408a88 <__fxstatat@plt+0x7168>
  408a44:	ldr	x8, [sp, #8]
  408a48:	ldr	x9, [x8, #24]
  408a4c:	ldr	w10, [x9, #72]
  408a50:	and	w10, w10, #0x200
  408a54:	cbz	w10, 408a7c <__fxstatat@plt+0x715c>
  408a58:	ldr	x8, [sp, #8]
  408a5c:	ldr	x0, [x8, #24]
  408a60:	ldur	w1, [x29, #-52]
  408a64:	ldurb	w9, [x29, #-45]
  408a68:	eor	w9, w9, #0x1
  408a6c:	and	w2, w9, #0x1
  408a70:	bl	409b80 <__fxstatat@plt+0x8260>
  408a74:	stur	wzr, [x29, #-4]
  408a78:	b	408ac8 <__fxstatat@plt+0x71a8>
  408a7c:	ldur	w0, [x29, #-52]
  408a80:	bl	4015e0 <fchdir@plt>
  408a84:	stur	w0, [x29, #-44]
  408a88:	ldur	w8, [x29, #-28]
  408a8c:	cmp	w8, #0x0
  408a90:	cset	w8, ge  // ge = tcont
  408a94:	tbnz	w8, #0, 408ac0 <__fxstatat@plt+0x71a0>
  408a98:	bl	4018c0 <__errno_location@plt>
  408a9c:	ldr	w8, [x0]
  408aa0:	str	w8, [sp, #20]
  408aa4:	ldur	w0, [x29, #-52]
  408aa8:	bl	401720 <close@plt>
  408aac:	ldr	w8, [sp, #20]
  408ab0:	str	w8, [sp]
  408ab4:	bl	4018c0 <__errno_location@plt>
  408ab8:	ldr	w8, [sp]
  408abc:	str	w8, [x0]
  408ac0:	ldur	w8, [x29, #-44]
  408ac4:	stur	w8, [x29, #-4]
  408ac8:	ldur	w0, [x29, #-4]
  408acc:	ldp	x29, x30, [sp, #208]
  408ad0:	add	sp, sp, #0xe0
  408ad4:	ret
  408ad8:	sub	sp, sp, #0x100
  408adc:	stp	x29, x30, [sp, #240]
  408ae0:	add	x29, sp, #0xf0
  408ae4:	sub	x8, x29, #0x28
  408ae8:	mov	w9, #0x0                   	// #0
  408aec:	mov	w10, #0x1                   	// #1
  408af0:	str	x0, [x8, #24]
  408af4:	str	w1, [x8, #20]
  408af8:	ldr	x11, [x8, #24]
  408afc:	ldr	x11, [x11]
  408b00:	str	x11, [sp, #112]
  408b04:	ldr	x11, [sp, #112]
  408b08:	ldr	x11, [x11, #24]
  408b0c:	cmp	x11, #0x0
  408b10:	cset	w12, ne  // ne = any
  408b14:	eor	w12, w12, w10
  408b18:	eor	w12, w12, w10
  408b1c:	and	w10, w12, w10
  408b20:	strb	w10, [sp, #111]
  408b24:	strb	w9, [sp, #110]
  408b28:	ldrb	w9, [sp, #111]
  408b2c:	str	x8, [sp, #56]
  408b30:	tbnz	w9, #0, 408b38 <__fxstatat@plt+0x7218>
  408b34:	b	408bb8 <__fxstatat@plt+0x7298>
  408b38:	ldr	x8, [sp, #112]
  408b3c:	ldr	x8, [x8, #24]
  408b40:	str	x8, [sp, #88]
  408b44:	ldr	x0, [sp, #88]
  408b48:	bl	401820 <dirfd@plt>
  408b4c:	stur	w0, [x29, #-116]
  408b50:	ldur	w9, [x29, #-116]
  408b54:	cmp	w9, #0x0
  408b58:	cset	w9, ge  // ge = tcont
  408b5c:	tbnz	w9, #0, 408bb4 <__fxstatat@plt+0x7294>
  408b60:	ldr	x8, [sp, #112]
  408b64:	ldr	x0, [x8, #24]
  408b68:	bl	401710 <closedir@plt>
  408b6c:	ldr	x8, [sp, #112]
  408b70:	mov	x9, xzr
  408b74:	str	x9, [x8, #24]
  408b78:	ldr	x8, [sp, #56]
  408b7c:	ldr	w9, [x8, #20]
  408b80:	cmp	w9, #0x3
  408b84:	b.ne	408ba4 <__fxstatat@plt+0x7284>  // b.any
  408b88:	ldr	x8, [sp, #112]
  408b8c:	mov	w9, #0x4                   	// #4
  408b90:	strh	w9, [x8, #108]
  408b94:	bl	4018c0 <__errno_location@plt>
  408b98:	ldr	w9, [x0]
  408b9c:	ldr	x8, [sp, #112]
  408ba0:	str	w9, [x8, #64]
  408ba4:	mov	x8, xzr
  408ba8:	ldr	x9, [sp, #56]
  408bac:	str	x8, [x9, #32]
  408bb0:	b	409768 <__fxstatat@plt+0x7e48>
  408bb4:	b	408d78 <__fxstatat@plt+0x7458>
  408bb8:	ldr	x8, [sp, #56]
  408bbc:	ldr	x9, [x8, #24]
  408bc0:	ldr	w10, [x9, #72]
  408bc4:	and	w10, w10, #0x4
  408bc8:	cbnz	w10, 408bf4 <__fxstatat@plt+0x72d4>
  408bcc:	ldr	x8, [sp, #56]
  408bd0:	ldr	x9, [x8, #24]
  408bd4:	ldr	w10, [x9, #72]
  408bd8:	and	w10, w10, #0x200
  408bdc:	cbz	w10, 408bf4 <__fxstatat@plt+0x72d4>
  408be0:	ldr	x8, [sp, #56]
  408be4:	ldr	x9, [x8, #24]
  408be8:	ldr	w10, [x9, #44]
  408bec:	str	w10, [sp, #52]
  408bf0:	b	408bfc <__fxstatat@plt+0x72dc>
  408bf4:	mov	w8, #0xffffff9c            	// #-100
  408bf8:	str	w8, [sp, #52]
  408bfc:	ldr	w8, [sp, #52]
  408c00:	ldr	x9, [sp, #112]
  408c04:	ldr	x1, [x9, #48]
  408c08:	ldr	x9, [sp, #56]
  408c0c:	ldr	x10, [x9, #24]
  408c10:	ldr	w11, [x10, #72]
  408c14:	and	w11, w11, #0x10
  408c18:	mov	w12, #0x0                   	// #0
  408c1c:	str	w8, [sp, #48]
  408c20:	str	x1, [sp, #40]
  408c24:	str	w12, [sp, #36]
  408c28:	cbz	w11, 408c68 <__fxstatat@plt+0x7348>
  408c2c:	ldr	x8, [sp, #56]
  408c30:	ldr	x9, [x8, #24]
  408c34:	ldr	w10, [x9, #72]
  408c38:	and	w10, w10, #0x1
  408c3c:	mov	w11, #0x0                   	// #0
  408c40:	str	w11, [sp, #32]
  408c44:	cbz	w10, 408c5c <__fxstatat@plt+0x733c>
  408c48:	ldr	x8, [sp, #112]
  408c4c:	ldr	x8, [x8, #88]
  408c50:	cmp	x8, #0x0
  408c54:	cset	w9, eq  // eq = none
  408c58:	str	w9, [sp, #32]
  408c5c:	ldr	w8, [sp, #32]
  408c60:	eor	w8, w8, #0x1
  408c64:	str	w8, [sp, #36]
  408c68:	ldr	w8, [sp, #36]
  408c6c:	mov	w9, #0x8000                	// #32768
  408c70:	mov	w10, wzr
  408c74:	tst	w8, #0x1
  408c78:	csel	w2, w9, w10, ne  // ne = any
  408c7c:	ldr	w0, [sp, #48]
  408c80:	ldr	x1, [sp, #40]
  408c84:	sub	x3, x29, #0x74
  408c88:	bl	40c74c <__fxstatat@plt+0xae2c>
  408c8c:	ldr	x11, [sp, #112]
  408c90:	str	x0, [x11, #24]
  408c94:	cbnz	x0, 408cd4 <__fxstatat@plt+0x73b4>
  408c98:	ldr	x8, [sp, #56]
  408c9c:	ldr	w9, [x8, #20]
  408ca0:	cmp	w9, #0x3
  408ca4:	b.ne	408cc4 <__fxstatat@plt+0x73a4>  // b.any
  408ca8:	ldr	x8, [sp, #112]
  408cac:	mov	w9, #0x4                   	// #4
  408cb0:	strh	w9, [x8, #108]
  408cb4:	bl	4018c0 <__errno_location@plt>
  408cb8:	ldr	w9, [x0]
  408cbc:	ldr	x8, [sp, #112]
  408cc0:	str	w9, [x8, #64]
  408cc4:	mov	x8, xzr
  408cc8:	ldr	x9, [sp, #56]
  408ccc:	str	x8, [x9, #32]
  408cd0:	b	409768 <__fxstatat@plt+0x7e48>
  408cd4:	ldr	x8, [sp, #112]
  408cd8:	ldrh	w9, [x8, #108]
  408cdc:	cmp	w9, #0xb
  408ce0:	b.ne	408d08 <__fxstatat@plt+0x73e8>  // b.any
  408ce4:	ldr	x8, [sp, #56]
  408ce8:	ldr	x0, [x8, #24]
  408cec:	ldr	x1, [sp, #112]
  408cf0:	mov	w9, wzr
  408cf4:	and	w2, w9, #0x1
  408cf8:	bl	407584 <__fxstatat@plt+0x5c64>
  408cfc:	ldr	x8, [sp, #112]
  408d00:	strh	w0, [x8, #108]
  408d04:	b	408d78 <__fxstatat@plt+0x7458>
  408d08:	ldr	x8, [sp, #56]
  408d0c:	ldr	x9, [x8, #24]
  408d10:	ldr	w10, [x9, #72]
  408d14:	and	w10, w10, #0x100
  408d18:	cbz	w10, 408d78 <__fxstatat@plt+0x7458>
  408d1c:	ldr	x8, [sp, #56]
  408d20:	ldr	x0, [x8, #24]
  408d24:	ldr	x1, [sp, #112]
  408d28:	bl	40870c <__fxstatat@plt+0x6dec>
  408d2c:	ldr	x8, [sp, #56]
  408d30:	ldr	x0, [x8, #24]
  408d34:	ldr	x1, [sp, #112]
  408d38:	mov	w9, wzr
  408d3c:	and	w2, w9, #0x1
  408d40:	bl	407584 <__fxstatat@plt+0x5c64>
  408d44:	ldr	x8, [sp, #56]
  408d48:	ldr	x10, [x8, #24]
  408d4c:	ldr	x1, [sp, #112]
  408d50:	mov	x0, x10
  408d54:	bl	409a44 <__fxstatat@plt+0x8124>
  408d58:	tbnz	w0, #0, 408d78 <__fxstatat@plt+0x7458>
  408d5c:	bl	4018c0 <__errno_location@plt>
  408d60:	mov	w8, #0xc                   	// #12
  408d64:	str	w8, [x0]
  408d68:	mov	x9, xzr
  408d6c:	ldr	x10, [sp, #56]
  408d70:	str	x9, [x10, #32]
  408d74:	b	409768 <__fxstatat@plt+0x7e48>
  408d78:	ldr	x8, [sp, #56]
  408d7c:	ldr	x9, [x8, #24]
  408d80:	ldr	x9, [x9, #64]
  408d84:	mov	x10, #0x86a0                	// #34464
  408d88:	movk	x10, #0x1, lsl #16
  408d8c:	mov	x11, #0xffffffffffffffff    	// #-1
  408d90:	cmp	x9, #0x0
  408d94:	csel	x9, x11, x10, ne  // ne = any
  408d98:	str	x9, [sp, #96]
  408d9c:	ldrb	w12, [sp, #111]
  408da0:	tbnz	w12, #0, 408da8 <__fxstatat@plt+0x7488>
  408da4:	b	408db4 <__fxstatat@plt+0x7494>
  408da8:	mov	w8, #0x1                   	// #1
  408dac:	sturb	w8, [x29, #-69]
  408db0:	b	408f7c <__fxstatat@plt+0x765c>
  408db4:	ldr	x8, [sp, #56]
  408db8:	ldr	w9, [x8, #20]
  408dbc:	mov	w10, #0x0                   	// #0
  408dc0:	cmp	w9, #0x2
  408dc4:	str	w10, [sp, #28]
  408dc8:	b.eq	408e5c <__fxstatat@plt+0x753c>  // b.none
  408dcc:	ldr	x8, [sp, #56]
  408dd0:	ldr	x9, [x8, #24]
  408dd4:	ldr	w10, [x9, #72]
  408dd8:	and	w10, w10, #0x8
  408ddc:	mov	w11, #0x0                   	// #0
  408de0:	str	w11, [sp, #24]
  408de4:	cbz	w10, 408e50 <__fxstatat@plt+0x7530>
  408de8:	ldr	x8, [sp, #56]
  408dec:	ldr	x9, [x8, #24]
  408df0:	ldr	w10, [x9, #72]
  408df4:	and	w10, w10, #0x10
  408df8:	mov	w11, #0x0                   	// #0
  408dfc:	str	w11, [sp, #24]
  408e00:	cbz	w10, 408e50 <__fxstatat@plt+0x7530>
  408e04:	ldr	x8, [sp, #56]
  408e08:	ldr	x9, [x8, #24]
  408e0c:	ldr	w10, [x9, #72]
  408e10:	and	w10, w10, #0x20
  408e14:	mov	w11, #0x0                   	// #0
  408e18:	str	w11, [sp, #24]
  408e1c:	cbnz	w10, 408e50 <__fxstatat@plt+0x7530>
  408e20:	ldr	x8, [sp, #112]
  408e24:	ldr	w9, [x8, #140]
  408e28:	mov	w10, #0x0                   	// #0
  408e2c:	cmp	w9, #0x2
  408e30:	str	w10, [sp, #24]
  408e34:	b.ne	408e50 <__fxstatat@plt+0x7530>  // b.any
  408e38:	ldr	x0, [sp, #112]
  408e3c:	ldur	w1, [x29, #-116]
  408e40:	bl	409964 <__fxstatat@plt+0x8044>
  408e44:	cmp	w0, #0x0
  408e48:	cset	w8, ne  // ne = any
  408e4c:	str	w8, [sp, #24]
  408e50:	ldr	w8, [sp, #24]
  408e54:	eor	w8, w8, #0x1
  408e58:	str	w8, [sp, #28]
  408e5c:	ldr	w8, [sp, #28]
  408e60:	and	w8, w8, #0x1
  408e64:	sturb	w8, [x29, #-69]
  408e68:	ldurb	w8, [x29, #-69]
  408e6c:	tbnz	w8, #0, 408e80 <__fxstatat@plt+0x7560>
  408e70:	ldr	x8, [sp, #56]
  408e74:	ldr	w9, [x8, #20]
  408e78:	cmp	w9, #0x3
  408e7c:	b.ne	408f7c <__fxstatat@plt+0x765c>  // b.any
  408e80:	ldr	x8, [sp, #56]
  408e84:	ldr	x9, [x8, #24]
  408e88:	ldr	w10, [x9, #72]
  408e8c:	and	w10, w10, #0x200
  408e90:	cbz	w10, 408ea8 <__fxstatat@plt+0x7588>
  408e94:	ldur	w0, [x29, #-116]
  408e98:	mov	w1, #0x406                 	// #1030
  408e9c:	mov	w2, #0x3                   	// #3
  408ea0:	bl	40c960 <__fxstatat@plt+0xb040>
  408ea4:	stur	w0, [x29, #-116]
  408ea8:	ldur	w8, [x29, #-116]
  408eac:	cmp	w8, #0x0
  408eb0:	cset	w8, lt  // lt = tstop
  408eb4:	tbnz	w8, #0, 408ed8 <__fxstatat@plt+0x75b8>
  408eb8:	ldr	x8, [sp, #56]
  408ebc:	ldr	x0, [x8, #24]
  408ec0:	ldr	x1, [sp, #112]
  408ec4:	ldur	w2, [x29, #-116]
  408ec8:	mov	x9, xzr
  408ecc:	mov	x3, x9
  408ed0:	bl	408830 <__fxstatat@plt+0x6f10>
  408ed4:	cbz	w0, 408f74 <__fxstatat@plt+0x7654>
  408ed8:	ldurb	w8, [x29, #-69]
  408edc:	tbnz	w8, #0, 408ee4 <__fxstatat@plt+0x75c4>
  408ee0:	b	408f04 <__fxstatat@plt+0x75e4>
  408ee4:	ldr	x8, [sp, #56]
  408ee8:	ldr	w9, [x8, #20]
  408eec:	cmp	w9, #0x3
  408ef0:	b.ne	408f04 <__fxstatat@plt+0x75e4>  // b.any
  408ef4:	bl	4018c0 <__errno_location@plt>
  408ef8:	ldr	w8, [x0]
  408efc:	ldr	x9, [sp, #112]
  408f00:	str	w8, [x9, #64]
  408f04:	ldr	x8, [sp, #112]
  408f08:	ldrh	w9, [x8, #110]
  408f0c:	orr	w9, w9, #0x1
  408f10:	strh	w9, [x8, #110]
  408f14:	mov	w9, #0x0                   	// #0
  408f18:	sturb	w9, [x29, #-69]
  408f1c:	ldr	x8, [sp, #112]
  408f20:	ldr	x0, [x8, #24]
  408f24:	bl	401710 <closedir@plt>
  408f28:	ldr	x8, [sp, #112]
  408f2c:	mov	x9, xzr
  408f30:	str	x9, [x8, #24]
  408f34:	ldr	x8, [sp, #56]
  408f38:	ldr	x9, [x8, #24]
  408f3c:	ldr	w10, [x9, #72]
  408f40:	and	w10, w10, #0x200
  408f44:	cbz	w10, 408f64 <__fxstatat@plt+0x7644>
  408f48:	ldur	w8, [x29, #-116]
  408f4c:	mov	w9, wzr
  408f50:	cmp	w9, w8
  408f54:	cset	w8, gt
  408f58:	tbnz	w8, #0, 408f64 <__fxstatat@plt+0x7644>
  408f5c:	ldur	w0, [x29, #-116]
  408f60:	bl	401720 <close@plt>
  408f64:	ldr	x8, [sp, #112]
  408f68:	mov	x9, xzr
  408f6c:	str	x9, [x8, #24]
  408f70:	b	408f7c <__fxstatat@plt+0x765c>
  408f74:	mov	w8, #0x1                   	// #1
  408f78:	sturb	w8, [x29, #-69]
  408f7c:	ldr	x8, [sp, #112]
  408f80:	ldr	x8, [x8, #56]
  408f84:	ldr	x9, [sp, #112]
  408f88:	ldr	x9, [x9, #72]
  408f8c:	subs	x9, x9, #0x1
  408f90:	ldrb	w10, [x8, x9]
  408f94:	cmp	w10, #0x2f
  408f98:	b.ne	408fb0 <__fxstatat@plt+0x7690>  // b.any
  408f9c:	ldr	x8, [sp, #112]
  408fa0:	ldr	x8, [x8, #72]
  408fa4:	subs	x8, x8, #0x1
  408fa8:	str	x8, [sp, #16]
  408fac:	b	408fbc <__fxstatat@plt+0x769c>
  408fb0:	ldr	x8, [sp, #112]
  408fb4:	ldr	x8, [x8, #72]
  408fb8:	str	x8, [sp, #16]
  408fbc:	ldr	x8, [sp, #16]
  408fc0:	stur	x8, [x29, #-88]
  408fc4:	ldr	x8, [sp, #56]
  408fc8:	ldr	x9, [x8, #24]
  408fcc:	ldr	w10, [x9, #72]
  408fd0:	and	w10, w10, #0x4
  408fd4:	cbz	w10, 409008 <__fxstatat@plt+0x76e8>
  408fd8:	ldr	x8, [sp, #56]
  408fdc:	ldr	x9, [x8, #24]
  408fe0:	ldr	x9, [x9, #32]
  408fe4:	ldur	x10, [x29, #-88]
  408fe8:	add	x9, x9, x10
  408fec:	stur	x9, [x29, #-112]
  408ff0:	ldur	x9, [x29, #-112]
  408ff4:	add	x10, x9, #0x1
  408ff8:	stur	x10, [x29, #-112]
  408ffc:	mov	w11, #0x2f                  	// #47
  409000:	strb	w11, [x9]
  409004:	b	409010 <__fxstatat@plt+0x76f0>
  409008:	mov	x8, xzr
  40900c:	stur	x8, [x29, #-112]
  409010:	ldur	x8, [x29, #-88]
  409014:	add	x8, x8, #0x1
  409018:	stur	x8, [x29, #-88]
  40901c:	ldr	x8, [sp, #56]
  409020:	ldr	x9, [x8, #24]
  409024:	ldr	x9, [x9, #48]
  409028:	ldur	x10, [x29, #-88]
  40902c:	subs	x9, x9, x10
  409030:	stur	x9, [x29, #-96]
  409034:	ldr	x9, [sp, #112]
  409038:	ldr	x9, [x9, #88]
  40903c:	add	x9, x9, #0x1
  409040:	stur	x9, [x29, #-80]
  409044:	mov	w11, #0x0                   	// #0
  409048:	sturb	w11, [x29, #-70]
  40904c:	mov	x9, xzr
  409050:	str	x9, [x8]
  409054:	stur	x9, [x29, #-56]
  409058:	stur	xzr, [x29, #-48]
  40905c:	ldr	x8, [sp, #112]
  409060:	ldr	x8, [x8, #24]
  409064:	cbz	x8, 409548 <__fxstatat@plt+0x7c28>
  409068:	bl	4018c0 <__errno_location@plt>
  40906c:	str	wzr, [x0]
  409070:	ldr	x8, [sp, #112]
  409074:	ldr	x0, [x8, #24]
  409078:	bl	4016f0 <readdir@plt>
  40907c:	str	x0, [sp, #72]
  409080:	ldr	x8, [sp, #72]
  409084:	cbnz	x8, 4090e4 <__fxstatat@plt+0x77c4>
  409088:	bl	4018c0 <__errno_location@plt>
  40908c:	ldr	w8, [x0]
  409090:	cbz	w8, 4090e0 <__fxstatat@plt+0x77c0>
  409094:	bl	4018c0 <__errno_location@plt>
  409098:	ldr	w8, [x0]
  40909c:	ldr	x9, [sp, #112]
  4090a0:	str	w8, [x9, #64]
  4090a4:	ldrb	w8, [sp, #111]
  4090a8:	mov	w10, #0x1                   	// #1
  4090ac:	str	w10, [sp, #12]
  4090b0:	tbnz	w8, #0, 4090c4 <__fxstatat@plt+0x77a4>
  4090b4:	ldur	x8, [x29, #-48]
  4090b8:	cmp	x8, #0x0
  4090bc:	cset	w9, ne  // ne = any
  4090c0:	str	w9, [sp, #12]
  4090c4:	ldr	w8, [sp, #12]
  4090c8:	mov	w9, #0x7                   	// #7
  4090cc:	mov	w10, #0x4                   	// #4
  4090d0:	tst	w8, #0x1
  4090d4:	csel	w8, w9, w10, ne  // ne = any
  4090d8:	ldr	x11, [sp, #112]
  4090dc:	strh	w8, [x11, #108]
  4090e0:	b	409548 <__fxstatat@plt+0x7c28>
  4090e4:	ldr	x8, [sp, #56]
  4090e8:	ldr	x9, [x8, #24]
  4090ec:	ldr	w10, [x9, #72]
  4090f0:	and	w10, w10, #0x20
  4090f4:	cbnz	w10, 409134 <__fxstatat@plt+0x7814>
  4090f8:	ldr	x8, [sp, #72]
  4090fc:	ldrb	w9, [x8, #19]
  409100:	cmp	w9, #0x2e
  409104:	b.ne	409134 <__fxstatat@plt+0x7814>  // b.any
  409108:	ldr	x8, [sp, #72]
  40910c:	ldrb	w9, [x8, #20]
  409110:	cbz	w9, 409130 <__fxstatat@plt+0x7810>
  409114:	ldr	x8, [sp, #72]
  409118:	ldrb	w9, [x8, #20]
  40911c:	cmp	w9, #0x2e
  409120:	b.ne	409134 <__fxstatat@plt+0x7814>  // b.any
  409124:	ldr	x8, [sp, #72]
  409128:	ldrb	w9, [x8, #21]
  40912c:	cbnz	w9, 409134 <__fxstatat@plt+0x7814>
  409130:	b	40905c <__fxstatat@plt+0x773c>
  409134:	ldr	x8, [sp, #72]
  409138:	add	x0, x8, #0x13
  40913c:	bl	4015a0 <strlen@plt>
  409140:	str	x0, [sp, #80]
  409144:	ldr	x8, [sp, #56]
  409148:	ldr	x0, [x8, #24]
  40914c:	ldr	x9, [sp, #72]
  409150:	add	x1, x9, #0x13
  409154:	ldr	x2, [sp, #80]
  409158:	bl	407434 <__fxstatat@plt+0x5b14>
  40915c:	ldr	x8, [sp, #56]
  409160:	str	x0, [x8, #8]
  409164:	ldr	x9, [x8, #8]
  409168:	cbnz	x9, 409170 <__fxstatat@plt+0x7850>
  40916c:	b	4091ac <__fxstatat@plt+0x788c>
  409170:	ldr	x8, [sp, #80]
  409174:	ldur	x9, [x29, #-96]
  409178:	cmp	x8, x9
  40917c:	b.cc	409290 <__fxstatat@plt+0x7970>  // b.lo, b.ul, b.last
  409180:	ldr	x8, [sp, #56]
  409184:	ldr	x9, [x8, #24]
  409188:	ldr	x9, [x9, #32]
  40918c:	stur	x9, [x29, #-64]
  409190:	ldr	x0, [x8, #24]
  409194:	ldr	x9, [sp, #80]
  409198:	ldur	x10, [x29, #-88]
  40919c:	add	x9, x9, x10
  4091a0:	add	x1, x9, #0x1
  4091a4:	bl	407340 <__fxstatat@plt+0x5a20>
  4091a8:	tbnz	w0, #0, 40922c <__fxstatat@plt+0x790c>
  4091ac:	bl	4018c0 <__errno_location@plt>
  4091b0:	ldr	w8, [x0]
  4091b4:	stur	w8, [x29, #-68]
  4091b8:	ldr	x9, [sp, #56]
  4091bc:	ldr	x0, [x9, #8]
  4091c0:	bl	4017e0 <free@plt>
  4091c4:	ldr	x9, [sp, #56]
  4091c8:	ldr	x0, [x9]
  4091cc:	bl	407adc <__fxstatat@plt+0x61bc>
  4091d0:	ldr	x8, [sp, #112]
  4091d4:	ldr	x0, [x8, #24]
  4091d8:	bl	401710 <closedir@plt>
  4091dc:	ldr	x8, [sp, #112]
  4091e0:	mov	x9, xzr
  4091e4:	str	x9, [x8, #24]
  4091e8:	ldr	x8, [sp, #112]
  4091ec:	mov	w9, #0x7                   	// #7
  4091f0:	strh	w9, [x8, #108]
  4091f4:	ldr	x8, [sp, #56]
  4091f8:	ldr	x10, [x8, #24]
  4091fc:	ldr	w9, [x10, #72]
  409200:	orr	w9, w9, #0x2000
  409204:	str	w9, [x10, #72]
  409208:	ldur	w9, [x29, #-68]
  40920c:	str	w9, [sp, #8]
  409210:	bl	4018c0 <__errno_location@plt>
  409214:	ldr	w9, [sp, #8]
  409218:	str	w9, [x0]
  40921c:	mov	x8, xzr
  409220:	ldr	x10, [sp, #56]
  409224:	str	x8, [x10, #32]
  409228:	b	409768 <__fxstatat@plt+0x7e48>
  40922c:	ldur	x8, [x29, #-64]
  409230:	ldr	x9, [sp, #56]
  409234:	ldr	x10, [x9, #24]
  409238:	ldr	x10, [x10, #32]
  40923c:	cmp	x8, x10
  409240:	b.eq	409278 <__fxstatat@plt+0x7958>  // b.none
  409244:	mov	w8, #0x1                   	// #1
  409248:	sturb	w8, [x29, #-70]
  40924c:	ldr	x9, [sp, #56]
  409250:	ldr	x10, [x9, #24]
  409254:	ldr	w8, [x10, #72]
  409258:	and	w8, w8, #0x4
  40925c:	cbz	w8, 409278 <__fxstatat@plt+0x7958>
  409260:	ldr	x8, [sp, #56]
  409264:	ldr	x9, [x8, #24]
  409268:	ldr	x9, [x9, #32]
  40926c:	ldur	x10, [x29, #-88]
  409270:	add	x9, x9, x10
  409274:	stur	x9, [x29, #-112]
  409278:	ldr	x8, [sp, #56]
  40927c:	ldr	x9, [x8, #24]
  409280:	ldr	x9, [x9, #48]
  409284:	ldur	x10, [x29, #-88]
  409288:	subs	x9, x9, x10
  40928c:	stur	x9, [x29, #-96]
  409290:	ldur	x8, [x29, #-88]
  409294:	ldr	x9, [sp, #80]
  409298:	add	x8, x8, x9
  40929c:	stur	x8, [x29, #-104]
  4092a0:	ldur	x8, [x29, #-104]
  4092a4:	ldur	x9, [x29, #-88]
  4092a8:	cmp	x8, x9
  4092ac:	b.cs	40931c <__fxstatat@plt+0x79fc>  // b.hs, b.nlast
  4092b0:	ldr	x8, [sp, #56]
  4092b4:	ldr	x0, [x8, #8]
  4092b8:	bl	4017e0 <free@plt>
  4092bc:	ldr	x8, [sp, #56]
  4092c0:	ldr	x0, [x8]
  4092c4:	bl	407adc <__fxstatat@plt+0x61bc>
  4092c8:	ldr	x8, [sp, #112]
  4092cc:	ldr	x0, [x8, #24]
  4092d0:	bl	401710 <closedir@plt>
  4092d4:	ldr	x8, [sp, #112]
  4092d8:	mov	x9, xzr
  4092dc:	str	x9, [x8, #24]
  4092e0:	ldr	x8, [sp, #112]
  4092e4:	mov	w9, #0x7                   	// #7
  4092e8:	strh	w9, [x8, #108]
  4092ec:	ldr	x8, [sp, #56]
  4092f0:	ldr	x10, [x8, #24]
  4092f4:	ldr	w9, [x10, #72]
  4092f8:	orr	w9, w9, #0x2000
  4092fc:	str	w9, [x10, #72]
  409300:	bl	4018c0 <__errno_location@plt>
  409304:	mov	w9, #0x24                  	// #36
  409308:	str	w9, [x0]
  40930c:	mov	x8, xzr
  409310:	ldr	x10, [sp, #56]
  409314:	str	x8, [x10, #32]
  409318:	b	409768 <__fxstatat@plt+0x7e48>
  40931c:	ldur	x8, [x29, #-80]
  409320:	ldr	x9, [sp, #56]
  409324:	ldr	x10, [x9, #8]
  409328:	str	x8, [x10, #88]
  40932c:	ldr	x8, [x9, #24]
  409330:	ldr	x8, [x8]
  409334:	ldr	x10, [x9, #8]
  409338:	str	x8, [x10, #8]
  40933c:	ldur	x8, [x29, #-104]
  409340:	ldr	x10, [x9, #8]
  409344:	str	x8, [x10, #72]
  409348:	ldr	x8, [sp, #72]
  40934c:	ldr	x8, [x8]
  409350:	ldr	x10, [x9, #8]
  409354:	str	x8, [x10, #128]
  409358:	ldr	x8, [x9, #24]
  40935c:	ldr	w11, [x8, #72]
  409360:	and	w11, w11, #0x4
  409364:	cbz	w11, 40939c <__fxstatat@plt+0x7a7c>
  409368:	ldr	x8, [sp, #56]
  40936c:	ldr	x9, [x8, #8]
  409370:	ldr	x9, [x9, #56]
  409374:	ldr	x10, [x8, #8]
  409378:	str	x9, [x10, #48]
  40937c:	ldur	x0, [x29, #-112]
  409380:	ldr	x9, [x8, #8]
  409384:	add	x1, x9, #0xf8
  409388:	ldr	x9, [x8, #8]
  40938c:	ldr	x9, [x9, #96]
  409390:	add	x2, x9, #0x1
  409394:	bl	401580 <memmove@plt>
  409398:	b	4093b0 <__fxstatat@plt+0x7a90>
  40939c:	ldr	x8, [sp, #56]
  4093a0:	ldr	x9, [x8, #8]
  4093a4:	add	x9, x9, #0xf8
  4093a8:	ldr	x10, [x8, #8]
  4093ac:	str	x9, [x10, #48]
  4093b0:	ldr	x8, [sp, #56]
  4093b4:	ldr	x9, [x8, #24]
  4093b8:	ldr	x9, [x9, #64]
  4093bc:	cbz	x9, 4093d4 <__fxstatat@plt+0x7ab4>
  4093c0:	ldr	x8, [sp, #56]
  4093c4:	ldr	x9, [x8, #24]
  4093c8:	ldr	w10, [x9, #72]
  4093cc:	and	w10, w10, #0x400
  4093d0:	cbz	w10, 409488 <__fxstatat@plt+0x7b68>
  4093d4:	ldr	x8, [sp, #56]
  4093d8:	ldr	x9, [x8, #24]
  4093dc:	ldr	w10, [x9, #72]
  4093e0:	and	w10, w10, #0x10
  4093e4:	mov	w11, #0x0                   	// #0
  4093e8:	str	w11, [sp, #4]
  4093ec:	cbz	w10, 409438 <__fxstatat@plt+0x7b18>
  4093f0:	ldr	x8, [sp, #56]
  4093f4:	ldr	x9, [x8, #24]
  4093f8:	ldr	w10, [x9, #72]
  4093fc:	and	w10, w10, #0x8
  409400:	mov	w11, #0x0                   	// #0
  409404:	str	w11, [sp, #4]
  409408:	cbz	w10, 409438 <__fxstatat@plt+0x7b18>
  40940c:	ldr	x8, [sp, #72]
  409410:	ldrb	w9, [x8, #18]
  409414:	mov	w10, #0x0                   	// #0
  409418:	str	w10, [sp, #4]
  40941c:	cbz	w9, 409438 <__fxstatat@plt+0x7b18>
  409420:	ldr	x8, [sp, #72]
  409424:	ldrb	w9, [x8, #18]
  409428:	cmp	w9, #0x4
  40942c:	cset	w9, eq  // eq = none
  409430:	eor	w9, w9, #0x1
  409434:	str	w9, [sp, #4]
  409438:	ldr	w8, [sp, #4]
  40943c:	mov	w9, #0x1                   	// #1
  409440:	and	w8, w8, w9
  409444:	strb	w8, [sp, #71]
  409448:	ldr	x10, [sp, #56]
  40944c:	ldr	x11, [x10, #8]
  409450:	mov	w8, #0xb                   	// #11
  409454:	strh	w8, [x11, #108]
  409458:	ldr	x11, [x10, #8]
  40945c:	add	x0, x11, #0x78
  409460:	ldr	x11, [sp, #72]
  409464:	ldrb	w1, [x11, #18]
  409468:	bl	40a170 <__fxstatat@plt+0x8850>
  40946c:	ldr	x10, [sp, #56]
  409470:	ldr	x0, [x10, #8]
  409474:	ldrb	w8, [sp, #71]
  409478:	eor	w8, w8, #0x1
  40947c:	and	w1, w8, #0x1
  409480:	bl	407524 <__fxstatat@plt+0x5c04>
  409484:	b	4094ac <__fxstatat@plt+0x7b8c>
  409488:	ldr	x8, [sp, #56]
  40948c:	ldr	x0, [x8, #24]
  409490:	ldr	x1, [x8, #8]
  409494:	mov	w9, wzr
  409498:	and	w2, w9, #0x1
  40949c:	bl	407584 <__fxstatat@plt+0x5c64>
  4094a0:	ldr	x8, [sp, #56]
  4094a4:	ldr	x10, [x8, #8]
  4094a8:	strh	w0, [x10, #108]
  4094ac:	ldr	x8, [sp, #56]
  4094b0:	ldr	x9, [x8, #8]
  4094b4:	mov	x10, xzr
  4094b8:	str	x10, [x9, #16]
  4094bc:	ldr	x9, [x8]
  4094c0:	cbnz	x9, 4094d8 <__fxstatat@plt+0x7bb8>
  4094c4:	ldr	x8, [sp, #56]
  4094c8:	ldr	x9, [x8, #8]
  4094cc:	stur	x9, [x29, #-56]
  4094d0:	str	x9, [x8]
  4094d4:	b	4094f0 <__fxstatat@plt+0x7bd0>
  4094d8:	ldr	x8, [sp, #56]
  4094dc:	ldr	x9, [x8, #8]
  4094e0:	ldur	x10, [x29, #-56]
  4094e4:	str	x9, [x10, #16]
  4094e8:	ldr	x9, [x8, #8]
  4094ec:	stur	x9, [x29, #-56]
  4094f0:	ldur	x8, [x29, #-48]
  4094f4:	mov	x9, #0x2710                	// #10000
  4094f8:	cmp	x8, x9
  4094fc:	b.ne	409524 <__fxstatat@plt+0x7c04>  // b.any
  409500:	ldr	x8, [sp, #56]
  409504:	ldr	x9, [x8, #24]
  409508:	ldr	x9, [x9, #64]
  40950c:	cbnz	x9, 409524 <__fxstatat@plt+0x7c04>
  409510:	ldr	x0, [sp, #112]
  409514:	ldur	w1, [x29, #-116]
  409518:	bl	40a21c <__fxstatat@plt+0x88fc>
  40951c:	and	w8, w0, #0x1
  409520:	strb	w8, [sp, #110]
  409524:	ldur	x8, [x29, #-48]
  409528:	add	x8, x8, #0x1
  40952c:	stur	x8, [x29, #-48]
  409530:	ldr	x8, [sp, #96]
  409534:	ldur	x9, [x29, #-48]
  409538:	cmp	x8, x9
  40953c:	b.hi	409544 <__fxstatat@plt+0x7c24>  // b.pmore
  409540:	b	40956c <__fxstatat@plt+0x7c4c>
  409544:	b	40905c <__fxstatat@plt+0x773c>
  409548:	ldr	x8, [sp, #112]
  40954c:	ldr	x8, [x8, #24]
  409550:	cbz	x8, 40956c <__fxstatat@plt+0x7c4c>
  409554:	ldr	x8, [sp, #112]
  409558:	ldr	x0, [x8, #24]
  40955c:	bl	401710 <closedir@plt>
  409560:	ldr	x8, [sp, #112]
  409564:	mov	x9, xzr
  409568:	str	x9, [x8, #24]
  40956c:	ldurb	w8, [x29, #-70]
  409570:	tbnz	w8, #0, 409578 <__fxstatat@plt+0x7c58>
  409574:	b	409588 <__fxstatat@plt+0x7c68>
  409578:	ldr	x8, [sp, #56]
  40957c:	ldr	x0, [x8, #24]
  409580:	ldr	x1, [x8]
  409584:	bl	40a2c0 <__fxstatat@plt+0x89a0>
  409588:	ldr	x8, [sp, #56]
  40958c:	ldr	x9, [x8, #24]
  409590:	ldr	w10, [x9, #72]
  409594:	and	w10, w10, #0x4
  409598:	cbz	w10, 4095d8 <__fxstatat@plt+0x7cb8>
  40959c:	ldur	x8, [x29, #-88]
  4095a0:	ldr	x9, [sp, #56]
  4095a4:	ldr	x10, [x9, #24]
  4095a8:	ldr	x10, [x10, #48]
  4095ac:	cmp	x8, x10
  4095b0:	b.eq	4095bc <__fxstatat@plt+0x7c9c>  // b.none
  4095b4:	ldur	x8, [x29, #-48]
  4095b8:	cbnz	x8, 4095cc <__fxstatat@plt+0x7cac>
  4095bc:	ldur	x8, [x29, #-112]
  4095c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4095c4:	add	x8, x8, x9
  4095c8:	stur	x8, [x29, #-112]
  4095cc:	ldur	x8, [x29, #-112]
  4095d0:	mov	w9, #0x0                   	// #0
  4095d4:	strb	w9, [x8]
  4095d8:	ldrb	w8, [sp, #111]
  4095dc:	tbnz	w8, #0, 409680 <__fxstatat@plt+0x7d60>
  4095e0:	ldurb	w8, [x29, #-69]
  4095e4:	tbnz	w8, #0, 4095ec <__fxstatat@plt+0x7ccc>
  4095e8:	b	409680 <__fxstatat@plt+0x7d60>
  4095ec:	ldr	x8, [sp, #56]
  4095f0:	ldr	w9, [x8, #20]
  4095f4:	cmp	w9, #0x1
  4095f8:	b.eq	409604 <__fxstatat@plt+0x7ce4>  // b.none
  4095fc:	ldur	x8, [x29, #-48]
  409600:	cbnz	x8, 409680 <__fxstatat@plt+0x7d60>
  409604:	ldr	x8, [sp, #112]
  409608:	ldr	x8, [x8, #88]
  40960c:	cbnz	x8, 409624 <__fxstatat@plt+0x7d04>
  409610:	ldr	x8, [sp, #56]
  409614:	ldr	x0, [x8, #24]
  409618:	bl	40977c <__fxstatat@plt+0x7e5c>
  40961c:	cbnz	w0, 409648 <__fxstatat@plt+0x7d28>
  409620:	b	409680 <__fxstatat@plt+0x7d60>
  409624:	ldr	x8, [sp, #56]
  409628:	ldr	x0, [x8, #24]
  40962c:	ldr	x9, [sp, #112]
  409630:	ldr	x1, [x9, #8]
  409634:	mov	w2, #0xffffffff            	// #-1
  409638:	adrp	x3, 40f000 <__fxstatat@plt+0xd6e0>
  40963c:	add	x3, x3, #0x168
  409640:	bl	408830 <__fxstatat@plt+0x6f10>
  409644:	cbz	w0, 409680 <__fxstatat@plt+0x7d60>
  409648:	ldr	x8, [sp, #112]
  40964c:	mov	w9, #0x7                   	// #7
  409650:	strh	w9, [x8, #108]
  409654:	ldr	x8, [sp, #56]
  409658:	ldr	x10, [x8, #24]
  40965c:	ldr	w9, [x10, #72]
  409660:	orr	w9, w9, #0x2000
  409664:	str	w9, [x10, #72]
  409668:	ldr	x0, [x8]
  40966c:	bl	407adc <__fxstatat@plt+0x61bc>
  409670:	mov	x8, xzr
  409674:	ldr	x10, [sp, #56]
  409678:	str	x8, [x10, #32]
  40967c:	b	409768 <__fxstatat@plt+0x7e48>
  409680:	ldur	x8, [x29, #-48]
  409684:	cbnz	x8, 4096e0 <__fxstatat@plt+0x7dc0>
  409688:	ldr	x8, [sp, #56]
  40968c:	ldr	w9, [x8, #20]
  409690:	cmp	w9, #0x3
  409694:	b.ne	4096c4 <__fxstatat@plt+0x7da4>  // b.any
  409698:	ldr	x8, [sp, #112]
  40969c:	ldrh	w9, [x8, #108]
  4096a0:	cmp	w9, #0x4
  4096a4:	b.eq	4096c4 <__fxstatat@plt+0x7da4>  // b.none
  4096a8:	ldr	x8, [sp, #112]
  4096ac:	ldrh	w9, [x8, #108]
  4096b0:	cmp	w9, #0x7
  4096b4:	b.eq	4096c4 <__fxstatat@plt+0x7da4>  // b.none
  4096b8:	ldr	x8, [sp, #112]
  4096bc:	mov	w9, #0x6                   	// #6
  4096c0:	strh	w9, [x8, #108]
  4096c4:	ldr	x8, [sp, #56]
  4096c8:	ldr	x0, [x8]
  4096cc:	bl	407adc <__fxstatat@plt+0x61bc>
  4096d0:	mov	x8, xzr
  4096d4:	ldr	x9, [sp, #56]
  4096d8:	str	x8, [x9, #32]
  4096dc:	b	409768 <__fxstatat@plt+0x7e48>
  4096e0:	ldrb	w8, [sp, #110]
  4096e4:	tbnz	w8, #0, 4096ec <__fxstatat@plt+0x7dcc>
  4096e8:	b	409724 <__fxstatat@plt+0x7e04>
  4096ec:	ldr	x8, [sp, #56]
  4096f0:	ldr	x9, [x8, #24]
  4096f4:	adrp	x10, 40a000 <__fxstatat@plt+0x86e0>
  4096f8:	add	x10, x10, #0x3e4
  4096fc:	str	x10, [x9, #64]
  409700:	ldr	x0, [x8, #24]
  409704:	ldr	x1, [x8]
  409708:	ldur	x2, [x29, #-48]
  40970c:	bl	4077d8 <__fxstatat@plt+0x5eb8>
  409710:	ldr	x8, [sp, #56]
  409714:	str	x0, [x8]
  409718:	ldr	x9, [x8, #24]
  40971c:	mov	x10, xzr
  409720:	str	x10, [x9, #64]
  409724:	ldr	x8, [sp, #56]
  409728:	ldr	x9, [x8, #24]
  40972c:	ldr	x9, [x9, #64]
  409730:	cbz	x9, 40975c <__fxstatat@plt+0x7e3c>
  409734:	ldur	x8, [x29, #-48]
  409738:	cmp	x8, #0x1
  40973c:	b.ls	40975c <__fxstatat@plt+0x7e3c>  // b.plast
  409740:	ldr	x8, [sp, #56]
  409744:	ldr	x0, [x8, #24]
  409748:	ldr	x1, [x8]
  40974c:	ldur	x2, [x29, #-48]
  409750:	bl	4077d8 <__fxstatat@plt+0x5eb8>
  409754:	ldr	x8, [sp, #56]
  409758:	str	x0, [x8]
  40975c:	ldr	x8, [sp, #56]
  409760:	ldr	x9, [x8]
  409764:	str	x9, [x8, #32]
  409768:	ldr	x8, [sp, #56]
  40976c:	ldr	x0, [x8, #32]
  409770:	ldp	x29, x30, [sp, #240]
  409774:	add	sp, sp, #0x100
  409778:	ret
  40977c:	sub	sp, sp, #0x40
  409780:	stp	x29, x30, [sp, #48]
  409784:	add	x29, sp, #0x30
  409788:	stur	x0, [x29, #-8]
  40978c:	ldur	x8, [x29, #-8]
  409790:	ldr	w9, [x8, #72]
  409794:	and	w9, w9, #0x4
  409798:	mov	w10, #0x0                   	// #0
  40979c:	stur	w10, [x29, #-16]
  4097a0:	cbnz	w9, 409858 <__fxstatat@plt+0x7f38>
  4097a4:	ldur	x8, [x29, #-8]
  4097a8:	ldr	w9, [x8, #72]
  4097ac:	and	w9, w9, #0x200
  4097b0:	cbz	w9, 409810 <__fxstatat@plt+0x7ef0>
  4097b4:	ldur	x0, [x29, #-8]
  4097b8:	ldur	x8, [x29, #-8]
  4097bc:	ldr	w9, [x8, #72]
  4097c0:	and	w9, w9, #0x200
  4097c4:	str	x0, [sp, #24]
  4097c8:	cbz	w9, 4097d8 <__fxstatat@plt+0x7eb8>
  4097cc:	mov	w8, #0xffffff9c            	// #-100
  4097d0:	str	w8, [sp, #20]
  4097d4:	b	4097e4 <__fxstatat@plt+0x7ec4>
  4097d8:	ldur	x8, [x29, #-8]
  4097dc:	ldr	w9, [x8, #40]
  4097e0:	str	w9, [sp, #20]
  4097e4:	ldr	w8, [sp, #20]
  4097e8:	mov	w9, wzr
  4097ec:	ldr	x0, [sp, #24]
  4097f0:	mov	w1, w8
  4097f4:	mov	w8, #0x1                   	// #1
  4097f8:	and	w2, w8, #0x1
  4097fc:	str	w9, [sp, #16]
  409800:	bl	409b80 <__fxstatat@plt+0x8260>
  409804:	ldr	w8, [sp, #16]
  409808:	str	w8, [sp, #12]
  40980c:	b	409848 <__fxstatat@plt+0x7f28>
  409810:	ldur	x8, [x29, #-8]
  409814:	ldr	w9, [x8, #72]
  409818:	and	w9, w9, #0x200
  40981c:	cbz	w9, 40982c <__fxstatat@plt+0x7f0c>
  409820:	mov	w8, #0xffffff9c            	// #-100
  409824:	str	w8, [sp, #8]
  409828:	b	409838 <__fxstatat@plt+0x7f18>
  40982c:	ldur	x8, [x29, #-8]
  409830:	ldr	w9, [x8, #40]
  409834:	str	w9, [sp, #8]
  409838:	ldr	w8, [sp, #8]
  40983c:	mov	w0, w8
  409840:	bl	4015e0 <fchdir@plt>
  409844:	str	w0, [sp, #12]
  409848:	ldr	w8, [sp, #12]
  40984c:	cmp	w8, #0x0
  409850:	cset	w8, ne  // ne = any
  409854:	stur	w8, [x29, #-16]
  409858:	ldur	w8, [x29, #-16]
  40985c:	and	w8, w8, #0x1
  409860:	stur	w8, [x29, #-12]
  409864:	ldur	x9, [x29, #-8]
  409868:	add	x0, x9, #0x60
  40986c:	bl	407cf8 <__fxstatat@plt+0x63d8>
  409870:	ldur	w0, [x29, #-12]
  409874:	ldp	x29, x30, [sp, #48]
  409878:	add	sp, sp, #0x40
  40987c:	ret
  409880:	sub	sp, sp, #0x40
  409884:	stp	x29, x30, [sp, #48]
  409888:	add	x29, sp, #0x30
  40988c:	mov	w8, #0x2f                  	// #47
  409890:	stur	x0, [x29, #-8]
  409894:	stur	x1, [x29, #-16]
  409898:	ldur	x9, [x29, #-16]
  40989c:	ldr	x9, [x9, #96]
  4098a0:	ldur	x10, [x29, #-16]
  4098a4:	str	x9, [x10, #72]
  4098a8:	str	x9, [sp, #24]
  4098ac:	ldur	x9, [x29, #-8]
  4098b0:	ldr	x0, [x9, #32]
  4098b4:	ldur	x9, [x29, #-16]
  4098b8:	add	x1, x9, #0xf8
  4098bc:	ldr	x9, [sp, #24]
  4098c0:	add	x2, x9, #0x1
  4098c4:	str	w8, [sp, #12]
  4098c8:	bl	401580 <memmove@plt>
  4098cc:	ldur	x9, [x29, #-16]
  4098d0:	add	x0, x9, #0xf8
  4098d4:	ldr	w1, [sp, #12]
  4098d8:	bl	401730 <strrchr@plt>
  4098dc:	str	x0, [sp, #16]
  4098e0:	cbz	x0, 409940 <__fxstatat@plt+0x8020>
  4098e4:	ldr	x8, [sp, #16]
  4098e8:	ldur	x9, [x29, #-16]
  4098ec:	add	x9, x9, #0xf8
  4098f0:	cmp	x8, x9
  4098f4:	b.ne	409904 <__fxstatat@plt+0x7fe4>  // b.any
  4098f8:	ldr	x8, [sp, #16]
  4098fc:	ldrb	w9, [x8, #1]
  409900:	cbz	w9, 409940 <__fxstatat@plt+0x8020>
  409904:	ldr	x8, [sp, #16]
  409908:	add	x8, x8, #0x1
  40990c:	str	x8, [sp, #16]
  409910:	mov	x0, x8
  409914:	bl	4015a0 <strlen@plt>
  409918:	str	x0, [sp, #24]
  40991c:	ldur	x8, [x29, #-16]
  409920:	add	x0, x8, #0xf8
  409924:	ldr	x1, [sp, #16]
  409928:	ldr	x8, [sp, #24]
  40992c:	add	x2, x8, #0x1
  409930:	bl	401580 <memmove@plt>
  409934:	ldr	x8, [sp, #24]
  409938:	ldur	x9, [x29, #-16]
  40993c:	str	x8, [x9, #96]
  409940:	ldur	x8, [x29, #-8]
  409944:	ldr	x8, [x8, #32]
  409948:	ldur	x9, [x29, #-16]
  40994c:	str	x8, [x9, #56]
  409950:	ldur	x9, [x29, #-16]
  409954:	str	x8, [x9, #48]
  409958:	ldp	x29, x30, [sp, #48]
  40995c:	add	sp, sp, #0x40
  409960:	ret
  409964:	sub	sp, sp, #0x30
  409968:	stp	x29, x30, [sp, #32]
  40996c:	add	x29, sp, #0x20
  409970:	str	x0, [sp, #16]
  409974:	str	w1, [sp, #12]
  409978:	ldr	x0, [sp, #16]
  40997c:	ldr	w1, [sp, #12]
  409980:	bl	409f88 <__fxstatat@plt+0x8668>
  409984:	str	x0, [sp]
  409988:	cbz	x0, 409a24 <__fxstatat@plt+0x8104>
  40998c:	b	409990 <__fxstatat@plt+0x8070>
  409990:	mov	x8, #0x6969                	// #26985
  409994:	ldr	x9, [sp]
  409998:	cmp	x9, x8
  40999c:	b.eq	409a24 <__fxstatat@plt+0x8104>  // b.none
  4099a0:	b	4099a4 <__fxstatat@plt+0x8084>
  4099a4:	mov	x8, #0x9fa0                	// #40864
  4099a8:	ldr	x9, [sp]
  4099ac:	cmp	x9, x8
  4099b0:	b.eq	409a24 <__fxstatat@plt+0x8104>  // b.none
  4099b4:	b	4099b8 <__fxstatat@plt+0x8098>
  4099b8:	mov	x8, #0x4973                	// #18803
  4099bc:	movk	x8, #0x5265, lsl #16
  4099c0:	ldr	x9, [sp]
  4099c4:	cmp	x9, x8
  4099c8:	b.eq	409a18 <__fxstatat@plt+0x80f8>  // b.none
  4099cc:	b	4099d0 <__fxstatat@plt+0x80b0>
  4099d0:	mov	x8, #0x414f                	// #16719
  4099d4:	movk	x8, #0x5346, lsl #16
  4099d8:	ldr	x9, [sp]
  4099dc:	cmp	x9, x8
  4099e0:	b.eq	409a24 <__fxstatat@plt+0x8104>  // b.none
  4099e4:	b	4099e8 <__fxstatat@plt+0x80c8>
  4099e8:	mov	x8, #0x5342                	// #21314
  4099ec:	movk	x8, #0x5846, lsl #16
  4099f0:	ldr	x9, [sp]
  4099f4:	cmp	x9, x8
  4099f8:	b.eq	409a18 <__fxstatat@plt+0x80f8>  // b.none
  4099fc:	b	409a00 <__fxstatat@plt+0x80e0>
  409a00:	mov	x8, #0x4d42                	// #19778
  409a04:	movk	x8, #0xff53, lsl #16
  409a08:	ldr	x9, [sp]
  409a0c:	cmp	x9, x8
  409a10:	b.eq	409a24 <__fxstatat@plt+0x8104>  // b.none
  409a14:	b	409a2c <__fxstatat@plt+0x810c>
  409a18:	mov	w8, #0x2                   	// #2
  409a1c:	stur	w8, [x29, #-4]
  409a20:	b	409a34 <__fxstatat@plt+0x8114>
  409a24:	stur	wzr, [x29, #-4]
  409a28:	b	409a34 <__fxstatat@plt+0x8114>
  409a2c:	mov	w8, #0x1                   	// #1
  409a30:	stur	w8, [x29, #-4]
  409a34:	ldur	w0, [x29, #-4]
  409a38:	ldp	x29, x30, [sp, #32]
  409a3c:	add	sp, sp, #0x30
  409a40:	ret
  409a44:	sub	sp, sp, #0x40
  409a48:	stp	x29, x30, [sp, #48]
  409a4c:	add	x29, sp, #0x30
  409a50:	mov	w8, #0x102                 	// #258
  409a54:	stur	x0, [x29, #-16]
  409a58:	str	x1, [sp, #24]
  409a5c:	ldur	x9, [x29, #-16]
  409a60:	ldr	w10, [x9, #72]
  409a64:	and	w8, w10, w8
  409a68:	cbz	w8, 409b2c <__fxstatat@plt+0x820c>
  409a6c:	ldr	x8, [sp, #24]
  409a70:	add	x8, x8, #0x78
  409a74:	str	x8, [sp, #16]
  409a78:	mov	x0, #0x18                  	// #24
  409a7c:	bl	401670 <malloc@plt>
  409a80:	str	x0, [sp, #8]
  409a84:	ldr	x8, [sp, #8]
  409a88:	cbnz	x8, 409a9c <__fxstatat@plt+0x817c>
  409a8c:	mov	w8, wzr
  409a90:	and	w8, w8, #0x1
  409a94:	sturb	w8, [x29, #-1]
  409a98:	b	409b6c <__fxstatat@plt+0x824c>
  409a9c:	ldr	x8, [sp, #16]
  409aa0:	ldr	x8, [x8]
  409aa4:	ldr	x9, [sp, #8]
  409aa8:	str	x8, [x9]
  409aac:	ldr	x8, [sp, #16]
  409ab0:	ldr	x8, [x8, #8]
  409ab4:	ldr	x9, [sp, #8]
  409ab8:	str	x8, [x9, #8]
  409abc:	ldr	x8, [sp, #24]
  409ac0:	ldr	x9, [sp, #8]
  409ac4:	str	x8, [x9, #16]
  409ac8:	ldur	x8, [x29, #-16]
  409acc:	ldr	x0, [x8, #88]
  409ad0:	ldr	x1, [sp, #8]
  409ad4:	bl	40bfe4 <__fxstatat@plt+0xa6c4>
  409ad8:	str	x0, [sp]
  409adc:	ldr	x8, [sp]
  409ae0:	ldr	x9, [sp, #8]
  409ae4:	cmp	x8, x9
  409ae8:	b.eq	409b28 <__fxstatat@plt+0x8208>  // b.none
  409aec:	ldr	x0, [sp, #8]
  409af0:	bl	4017e0 <free@plt>
  409af4:	ldr	x8, [sp]
  409af8:	cbnz	x8, 409b0c <__fxstatat@plt+0x81ec>
  409afc:	mov	w8, wzr
  409b00:	and	w8, w8, #0x1
  409b04:	sturb	w8, [x29, #-1]
  409b08:	b	409b6c <__fxstatat@plt+0x824c>
  409b0c:	ldr	x8, [sp]
  409b10:	ldr	x8, [x8, #16]
  409b14:	ldr	x9, [sp, #24]
  409b18:	str	x8, [x9]
  409b1c:	ldr	x8, [sp, #24]
  409b20:	mov	w10, #0x2                   	// #2
  409b24:	strh	w10, [x8, #108]
  409b28:	b	409b60 <__fxstatat@plt+0x8240>
  409b2c:	ldur	x8, [x29, #-16]
  409b30:	ldr	x0, [x8, #88]
  409b34:	ldr	x8, [sp, #24]
  409b38:	add	x1, x8, #0x78
  409b3c:	bl	40a6e4 <__fxstatat@plt+0x8dc4>
  409b40:	tbnz	w0, #0, 409b48 <__fxstatat@plt+0x8228>
  409b44:	b	409b60 <__fxstatat@plt+0x8240>
  409b48:	ldr	x8, [sp, #24]
  409b4c:	ldr	x9, [sp, #24]
  409b50:	str	x8, [x9]
  409b54:	ldr	x8, [sp, #24]
  409b58:	mov	w10, #0x2                   	// #2
  409b5c:	strh	w10, [x8, #108]
  409b60:	mov	w8, #0x1                   	// #1
  409b64:	and	w8, w8, #0x1
  409b68:	sturb	w8, [x29, #-1]
  409b6c:	ldurb	w8, [x29, #-1]
  409b70:	and	w0, w8, #0x1
  409b74:	ldp	x29, x30, [sp, #48]
  409b78:	add	sp, sp, #0x40
  409b7c:	ret
  409b80:	sub	sp, sp, #0x30
  409b84:	stp	x29, x30, [sp, #32]
  409b88:	add	x29, sp, #0x20
  409b8c:	stur	x0, [x29, #-8]
  409b90:	stur	w1, [x29, #-12]
  409b94:	and	w8, w2, #0x1
  409b98:	sturb	w8, [x29, #-13]
  409b9c:	ldur	x9, [x29, #-8]
  409ba0:	ldr	w8, [x9, #44]
  409ba4:	str	w8, [sp, #12]
  409ba8:	ldr	w8, [sp, #12]
  409bac:	ldur	w9, [x29, #-12]
  409bb0:	cmp	w8, w9
  409bb4:	b.ne	409bcc <__fxstatat@plt+0x82ac>  // b.any
  409bb8:	ldr	w8, [sp, #12]
  409bbc:	mov	w9, #0xffffff9c            	// #-100
  409bc0:	cmp	w8, w9
  409bc4:	b.eq	409bcc <__fxstatat@plt+0x82ac>  // b.none
  409bc8:	bl	401760 <abort@plt>
  409bcc:	ldurb	w8, [x29, #-13]
  409bd0:	tbnz	w8, #0, 409bd8 <__fxstatat@plt+0x82b8>
  409bd4:	b	409c0c <__fxstatat@plt+0x82ec>
  409bd8:	ldur	x8, [x29, #-8]
  409bdc:	add	x0, x8, #0x60
  409be0:	ldr	w1, [sp, #12]
  409be4:	bl	40c440 <__fxstatat@plt+0xab20>
  409be8:	str	w0, [sp, #8]
  409bec:	ldr	w9, [sp, #8]
  409bf0:	mov	w10, wzr
  409bf4:	cmp	w10, w9
  409bf8:	cset	w9, gt
  409bfc:	tbnz	w9, #0, 409c08 <__fxstatat@plt+0x82e8>
  409c00:	ldr	w0, [sp, #8]
  409c04:	bl	401720 <close@plt>
  409c08:	b	409c38 <__fxstatat@plt+0x8318>
  409c0c:	ldur	x8, [x29, #-8]
  409c10:	ldr	w9, [x8, #72]
  409c14:	and	w9, w9, #0x4
  409c18:	cbnz	w9, 409c38 <__fxstatat@plt+0x8318>
  409c1c:	ldr	w8, [sp, #12]
  409c20:	mov	w9, wzr
  409c24:	cmp	w9, w8
  409c28:	cset	w8, gt
  409c2c:	tbnz	w8, #0, 409c38 <__fxstatat@plt+0x8318>
  409c30:	ldr	w0, [sp, #12]
  409c34:	bl	401720 <close@plt>
  409c38:	ldur	w8, [x29, #-12]
  409c3c:	ldur	x9, [x29, #-8]
  409c40:	str	w8, [x9, #44]
  409c44:	ldp	x29, x30, [sp, #32]
  409c48:	add	sp, sp, #0x30
  409c4c:	ret
  409c50:	sub	sp, sp, #0x30
  409c54:	stp	x29, x30, [sp, #32]
  409c58:	add	x29, sp, #0x20
  409c5c:	str	x0, [sp, #16]
  409c60:	str	x1, [sp, #8]
  409c64:	str	w2, [sp, #4]
  409c68:	ldr	w8, [sp, #4]
  409c6c:	cbz	w8, 409cb8 <__fxstatat@plt+0x8398>
  409c70:	ldr	w8, [sp, #4]
  409c74:	cmp	w8, #0x1
  409c78:	b.eq	409cb8 <__fxstatat@plt+0x8398>  // b.none
  409c7c:	ldr	w8, [sp, #4]
  409c80:	cmp	w8, #0x2
  409c84:	b.eq	409cb8 <__fxstatat@plt+0x8398>  // b.none
  409c88:	ldr	w8, [sp, #4]
  409c8c:	cmp	w8, #0x3
  409c90:	b.eq	409cb8 <__fxstatat@plt+0x8398>  // b.none
  409c94:	ldr	w8, [sp, #4]
  409c98:	cmp	w8, #0x4
  409c9c:	b.eq	409cb8 <__fxstatat@plt+0x8398>  // b.none
  409ca0:	bl	4018c0 <__errno_location@plt>
  409ca4:	mov	w8, #0x16                  	// #22
  409ca8:	str	w8, [x0]
  409cac:	mov	w8, #0x1                   	// #1
  409cb0:	stur	w8, [x29, #-4]
  409cb4:	b	409cc8 <__fxstatat@plt+0x83a8>
  409cb8:	ldr	w8, [sp, #4]
  409cbc:	ldr	x9, [sp, #8]
  409cc0:	strh	w8, [x9, #112]
  409cc4:	stur	wzr, [x29, #-4]
  409cc8:	ldur	w0, [x29, #-4]
  409ccc:	ldp	x29, x30, [sp, #32]
  409cd0:	add	sp, sp, #0x30
  409cd4:	ret
  409cd8:	sub	sp, sp, #0x40
  409cdc:	stp	x29, x30, [sp, #48]
  409ce0:	add	x29, sp, #0x30
  409ce4:	stur	x0, [x29, #-16]
  409ce8:	stur	w1, [x29, #-20]
  409cec:	ldur	w8, [x29, #-20]
  409cf0:	cbz	w8, 409d18 <__fxstatat@plt+0x83f8>
  409cf4:	ldur	w8, [x29, #-20]
  409cf8:	cmp	w8, #0x1, lsl #12
  409cfc:	b.eq	409d18 <__fxstatat@plt+0x83f8>  // b.none
  409d00:	bl	4018c0 <__errno_location@plt>
  409d04:	mov	w8, #0x16                  	// #22
  409d08:	str	w8, [x0]
  409d0c:	mov	x9, xzr
  409d10:	stur	x9, [x29, #-8]
  409d14:	b	409edc <__fxstatat@plt+0x85bc>
  409d18:	ldur	x8, [x29, #-16]
  409d1c:	ldr	x8, [x8]
  409d20:	str	x8, [sp, #16]
  409d24:	bl	4018c0 <__errno_location@plt>
  409d28:	str	wzr, [x0]
  409d2c:	ldur	x8, [x29, #-16]
  409d30:	ldr	w9, [x8, #72]
  409d34:	and	w9, w9, #0x2000
  409d38:	cbz	w9, 409d48 <__fxstatat@plt+0x8428>
  409d3c:	mov	x8, xzr
  409d40:	stur	x8, [x29, #-8]
  409d44:	b	409edc <__fxstatat@plt+0x85bc>
  409d48:	ldr	x8, [sp, #16]
  409d4c:	ldrh	w9, [x8, #108]
  409d50:	cmp	w9, #0x9
  409d54:	b.ne	409d68 <__fxstatat@plt+0x8448>  // b.any
  409d58:	ldr	x8, [sp, #16]
  409d5c:	ldr	x8, [x8, #16]
  409d60:	stur	x8, [x29, #-8]
  409d64:	b	409edc <__fxstatat@plt+0x85bc>
  409d68:	ldr	x8, [sp, #16]
  409d6c:	ldrh	w9, [x8, #108]
  409d70:	cmp	w9, #0x1
  409d74:	b.eq	409d84 <__fxstatat@plt+0x8464>  // b.none
  409d78:	mov	x8, xzr
  409d7c:	stur	x8, [x29, #-8]
  409d80:	b	409edc <__fxstatat@plt+0x85bc>
  409d84:	ldur	x8, [x29, #-16]
  409d88:	ldr	x8, [x8, #8]
  409d8c:	cbz	x8, 409d9c <__fxstatat@plt+0x847c>
  409d90:	ldur	x8, [x29, #-16]
  409d94:	ldr	x0, [x8, #8]
  409d98:	bl	407adc <__fxstatat@plt+0x61bc>
  409d9c:	ldur	w8, [x29, #-20]
  409da0:	cmp	w8, #0x1, lsl #12
  409da4:	b.ne	409dc4 <__fxstatat@plt+0x84a4>  // b.any
  409da8:	ldur	x8, [x29, #-16]
  409dac:	ldr	w9, [x8, #72]
  409db0:	orr	w9, w9, #0x1000
  409db4:	str	w9, [x8, #72]
  409db8:	mov	w9, #0x2                   	// #2
  409dbc:	stur	w9, [x29, #-20]
  409dc0:	b	409dcc <__fxstatat@plt+0x84ac>
  409dc4:	mov	w8, #0x1                   	// #1
  409dc8:	stur	w8, [x29, #-20]
  409dcc:	ldr	x8, [sp, #16]
  409dd0:	ldr	x8, [x8, #88]
  409dd4:	cbnz	x8, 409dfc <__fxstatat@plt+0x84dc>
  409dd8:	ldr	x8, [sp, #16]
  409ddc:	ldr	x8, [x8, #48]
  409de0:	ldrb	w9, [x8]
  409de4:	cmp	w9, #0x2f
  409de8:	b.eq	409dfc <__fxstatat@plt+0x84dc>  // b.none
  409dec:	ldur	x8, [x29, #-16]
  409df0:	ldr	w9, [x8, #72]
  409df4:	and	w9, w9, #0x4
  409df8:	cbz	w9, 409e18 <__fxstatat@plt+0x84f8>
  409dfc:	ldur	x0, [x29, #-16]
  409e00:	ldur	w1, [x29, #-20]
  409e04:	bl	408ad8 <__fxstatat@plt+0x71b8>
  409e08:	ldur	x8, [x29, #-16]
  409e0c:	str	x0, [x8, #8]
  409e10:	stur	x0, [x29, #-8]
  409e14:	b	409edc <__fxstatat@plt+0x85bc>
  409e18:	ldur	x0, [x29, #-16]
  409e1c:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  409e20:	add	x1, x1, #0x169
  409e24:	bl	407a4c <__fxstatat@plt+0x612c>
  409e28:	str	w0, [sp, #12]
  409e2c:	cmp	w0, #0x0
  409e30:	cset	w8, ge  // ge = tcont
  409e34:	tbnz	w8, #0, 409e4c <__fxstatat@plt+0x852c>
  409e38:	ldur	x8, [x29, #-16]
  409e3c:	mov	x9, xzr
  409e40:	str	x9, [x8, #8]
  409e44:	stur	x9, [x29, #-8]
  409e48:	b	409edc <__fxstatat@plt+0x85bc>
  409e4c:	ldur	x0, [x29, #-16]
  409e50:	ldur	w1, [x29, #-20]
  409e54:	bl	408ad8 <__fxstatat@plt+0x71b8>
  409e58:	ldur	x8, [x29, #-16]
  409e5c:	str	x0, [x8, #8]
  409e60:	ldur	x8, [x29, #-16]
  409e64:	ldr	w9, [x8, #72]
  409e68:	and	w9, w9, #0x200
  409e6c:	cbz	w9, 409e88 <__fxstatat@plt+0x8568>
  409e70:	ldur	x0, [x29, #-16]
  409e74:	ldr	w1, [sp, #12]
  409e78:	mov	w8, #0x1                   	// #1
  409e7c:	and	w2, w8, #0x1
  409e80:	bl	409b80 <__fxstatat@plt+0x8260>
  409e84:	b	409ed0 <__fxstatat@plt+0x85b0>
  409e88:	ldr	w0, [sp, #12]
  409e8c:	bl	4015e0 <fchdir@plt>
  409e90:	cbz	w0, 409ec8 <__fxstatat@plt+0x85a8>
  409e94:	bl	4018c0 <__errno_location@plt>
  409e98:	ldr	w8, [x0]
  409e9c:	str	w8, [sp, #8]
  409ea0:	ldr	w0, [sp, #12]
  409ea4:	bl	401720 <close@plt>
  409ea8:	ldr	w8, [sp, #8]
  409eac:	str	w8, [sp, #4]
  409eb0:	bl	4018c0 <__errno_location@plt>
  409eb4:	ldr	w8, [sp, #4]
  409eb8:	str	w8, [x0]
  409ebc:	mov	x9, xzr
  409ec0:	stur	x9, [x29, #-8]
  409ec4:	b	409edc <__fxstatat@plt+0x85bc>
  409ec8:	ldr	w0, [sp, #12]
  409ecc:	bl	401720 <close@plt>
  409ed0:	ldur	x8, [x29, #-16]
  409ed4:	ldr	x8, [x8, #8]
  409ed8:	stur	x8, [x29, #-8]
  409edc:	ldur	x0, [x29, #-8]
  409ee0:	ldp	x29, x30, [sp, #48]
  409ee4:	add	sp, sp, #0x40
  409ee8:	ret
  409eec:	sub	sp, sp, #0x20
  409ef0:	str	x0, [sp, #24]
  409ef4:	str	x1, [sp, #16]
  409ef8:	ldr	x8, [sp, #24]
  409efc:	str	x8, [sp, #8]
  409f00:	ldr	x8, [sp, #8]
  409f04:	ldr	x8, [x8, #8]
  409f08:	ldr	x9, [sp, #16]
  409f0c:	udiv	x10, x8, x9
  409f10:	mul	x9, x10, x9
  409f14:	subs	x0, x8, x9
  409f18:	add	sp, sp, #0x20
  409f1c:	ret
  409f20:	sub	sp, sp, #0x30
  409f24:	str	x0, [sp, #40]
  409f28:	str	x1, [sp, #32]
  409f2c:	ldr	x8, [sp, #40]
  409f30:	str	x8, [sp, #24]
  409f34:	ldr	x8, [sp, #32]
  409f38:	str	x8, [sp, #16]
  409f3c:	ldr	x8, [sp, #24]
  409f40:	ldr	x8, [x8, #8]
  409f44:	ldr	x9, [sp, #16]
  409f48:	ldr	x9, [x9, #8]
  409f4c:	mov	w10, #0x0                   	// #0
  409f50:	cmp	x8, x9
  409f54:	str	w10, [sp, #12]
  409f58:	b.ne	409f78 <__fxstatat@plt+0x8658>  // b.any
  409f5c:	ldr	x8, [sp, #24]
  409f60:	ldr	x8, [x8]
  409f64:	ldr	x9, [sp, #16]
  409f68:	ldr	x9, [x9]
  409f6c:	cmp	x8, x9
  409f70:	cset	w10, eq  // eq = none
  409f74:	str	w10, [sp, #12]
  409f78:	ldr	w8, [sp, #12]
  409f7c:	and	w0, w8, #0x1
  409f80:	add	sp, sp, #0x30
  409f84:	ret
  409f88:	sub	sp, sp, #0xd0
  409f8c:	stp	x29, x30, [sp, #192]
  409f90:	add	x29, sp, #0xc0
  409f94:	stur	x0, [x29, #-16]
  409f98:	stur	w1, [x29, #-20]
  409f9c:	ldur	x8, [x29, #-16]
  409fa0:	ldr	x8, [x8, #80]
  409fa4:	stur	x8, [x29, #-32]
  409fa8:	ldur	x8, [x29, #-32]
  409fac:	ldr	x8, [x8, #80]
  409fb0:	stur	x8, [x29, #-40]
  409fb4:	ldur	x8, [x29, #-32]
  409fb8:	ldr	w9, [x8, #72]
  409fbc:	and	w9, w9, #0x200
  409fc0:	cbnz	w9, 409fcc <__fxstatat@plt+0x86ac>
  409fc4:	stur	xzr, [x29, #-8]
  409fc8:	b	40a0e4 <__fxstatat@plt+0x87c4>
  409fcc:	ldur	x8, [x29, #-40]
  409fd0:	cbnz	x8, 40a008 <__fxstatat@plt+0x86e8>
  409fd4:	mov	x0, #0xd                   	// #13
  409fd8:	mov	x8, xzr
  409fdc:	mov	x1, x8
  409fe0:	adrp	x2, 40a000 <__fxstatat@plt+0x86e0>
  409fe4:	add	x2, x2, #0xf4
  409fe8:	adrp	x3, 40a000 <__fxstatat@plt+0x86e0>
  409fec:	add	x3, x3, #0x130
  409ff0:	adrp	x4, 401000 <mbrtowc@plt-0x560>
  409ff4:	add	x4, x4, #0x7e0
  409ff8:	bl	40b118 <__fxstatat@plt+0x97f8>
  409ffc:	ldur	x8, [x29, #-32]
  40a000:	str	x0, [x8, #80]
  40a004:	stur	x0, [x29, #-40]
  40a008:	ldur	x8, [x29, #-40]
  40a00c:	cbz	x8, 40a044 <__fxstatat@plt+0x8724>
  40a010:	ldur	x8, [x29, #-16]
  40a014:	ldr	x8, [x8, #120]
  40a018:	add	x1, sp, #0x8
  40a01c:	str	x8, [sp, #8]
  40a020:	ldur	x0, [x29, #-40]
  40a024:	bl	40ac88 <__fxstatat@plt+0x9368>
  40a028:	stur	x0, [x29, #-48]
  40a02c:	ldur	x8, [x29, #-48]
  40a030:	cbz	x8, 40a044 <__fxstatat@plt+0x8724>
  40a034:	ldur	x8, [x29, #-48]
  40a038:	ldr	x8, [x8, #8]
  40a03c:	stur	x8, [x29, #-8]
  40a040:	b	40a0e4 <__fxstatat@plt+0x87c4>
  40a044:	ldur	w8, [x29, #-20]
  40a048:	cmp	w8, #0x0
  40a04c:	cset	w8, lt  // lt = tstop
  40a050:	tbnz	w8, #0, 40a064 <__fxstatat@plt+0x8744>
  40a054:	ldur	w0, [x29, #-20]
  40a058:	add	x1, sp, #0x18
  40a05c:	bl	4016c0 <fstatfs@plt>
  40a060:	cbz	w0, 40a06c <__fxstatat@plt+0x874c>
  40a064:	stur	xzr, [x29, #-8]
  40a068:	b	40a0e4 <__fxstatat@plt+0x87c4>
  40a06c:	ldur	x8, [x29, #-40]
  40a070:	cbz	x8, 40a0dc <__fxstatat@plt+0x87bc>
  40a074:	mov	x0, #0x10                  	// #16
  40a078:	bl	401670 <malloc@plt>
  40a07c:	str	x0, [sp]
  40a080:	ldr	x8, [sp]
  40a084:	cbz	x8, 40a0dc <__fxstatat@plt+0x87bc>
  40a088:	ldur	x8, [x29, #-16]
  40a08c:	ldr	x8, [x8, #120]
  40a090:	ldr	x9, [sp]
  40a094:	str	x8, [x9]
  40a098:	ldr	x8, [sp, #24]
  40a09c:	ldr	x9, [sp]
  40a0a0:	str	x8, [x9, #8]
  40a0a4:	ldur	x0, [x29, #-40]
  40a0a8:	ldr	x1, [sp]
  40a0ac:	bl	40bfe4 <__fxstatat@plt+0xa6c4>
  40a0b0:	stur	x0, [x29, #-48]
  40a0b4:	ldur	x8, [x29, #-48]
  40a0b8:	cbz	x8, 40a0d4 <__fxstatat@plt+0x87b4>
  40a0bc:	ldur	x8, [x29, #-48]
  40a0c0:	ldr	x9, [sp]
  40a0c4:	cmp	x8, x9
  40a0c8:	b.eq	40a0d0 <__fxstatat@plt+0x87b0>  // b.none
  40a0cc:	bl	401760 <abort@plt>
  40a0d0:	b	40a0dc <__fxstatat@plt+0x87bc>
  40a0d4:	ldr	x0, [sp]
  40a0d8:	bl	4017e0 <free@plt>
  40a0dc:	ldr	x8, [sp, #24]
  40a0e0:	stur	x8, [x29, #-8]
  40a0e4:	ldur	x0, [x29, #-8]
  40a0e8:	ldp	x29, x30, [sp, #192]
  40a0ec:	add	sp, sp, #0xd0
  40a0f0:	ret
  40a0f4:	sub	sp, sp, #0x20
  40a0f8:	str	x0, [sp, #24]
  40a0fc:	str	x1, [sp, #16]
  40a100:	ldr	x8, [sp, #24]
  40a104:	str	x8, [sp, #8]
  40a108:	ldr	x8, [sp, #8]
  40a10c:	ldr	x8, [x8]
  40a110:	str	x8, [sp]
  40a114:	ldr	x8, [sp]
  40a118:	ldr	x9, [sp, #16]
  40a11c:	udiv	x10, x8, x9
  40a120:	mul	x9, x10, x9
  40a124:	subs	x0, x8, x9
  40a128:	add	sp, sp, #0x20
  40a12c:	ret
  40a130:	sub	sp, sp, #0x20
  40a134:	str	x0, [sp, #24]
  40a138:	str	x1, [sp, #16]
  40a13c:	ldr	x8, [sp, #24]
  40a140:	str	x8, [sp, #8]
  40a144:	ldr	x8, [sp, #16]
  40a148:	str	x8, [sp]
  40a14c:	ldr	x8, [sp, #8]
  40a150:	ldr	x8, [x8]
  40a154:	ldr	x9, [sp]
  40a158:	ldr	x9, [x9]
  40a15c:	cmp	x8, x9
  40a160:	cset	w10, eq  // eq = none
  40a164:	and	w0, w10, #0x1
  40a168:	add	sp, sp, #0x20
  40a16c:	ret
  40a170:	sub	sp, sp, #0x20
  40a174:	str	x0, [sp, #24]
  40a178:	str	w1, [sp, #20]
  40a17c:	ldr	w8, [sp, #20]
  40a180:	subs	w8, w8, #0x1
  40a184:	mov	w9, w8
  40a188:	ubfx	x9, x9, #0, #32
  40a18c:	cmp	x9, #0xb
  40a190:	str	x9, [sp, #8]
  40a194:	b.hi	40a204 <__fxstatat@plt+0x88e4>  // b.pmore
  40a198:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40a19c:	add	x8, x8, #0x138
  40a1a0:	ldr	x11, [sp, #8]
  40a1a4:	ldrsw	x10, [x8, x11, lsl #2]
  40a1a8:	add	x9, x8, x10
  40a1ac:	br	x9
  40a1b0:	mov	w8, #0x6000                	// #24576
  40a1b4:	str	w8, [sp, #16]
  40a1b8:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1bc:	mov	w8, #0x2000                	// #8192
  40a1c0:	str	w8, [sp, #16]
  40a1c4:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1c8:	mov	w8, #0x4000                	// #16384
  40a1cc:	str	w8, [sp, #16]
  40a1d0:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1d4:	mov	w8, #0x1000                	// #4096
  40a1d8:	str	w8, [sp, #16]
  40a1dc:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1e0:	mov	w8, #0xa000                	// #40960
  40a1e4:	str	w8, [sp, #16]
  40a1e8:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1ec:	mov	w8, #0x8000                	// #32768
  40a1f0:	str	w8, [sp, #16]
  40a1f4:	b	40a208 <__fxstatat@plt+0x88e8>
  40a1f8:	mov	w8, #0xc000                	// #49152
  40a1fc:	str	w8, [sp, #16]
  40a200:	b	40a208 <__fxstatat@plt+0x88e8>
  40a204:	str	wzr, [sp, #16]
  40a208:	ldr	w8, [sp, #16]
  40a20c:	ldr	x9, [sp, #24]
  40a210:	str	w8, [x9, #16]
  40a214:	add	sp, sp, #0x20
  40a218:	ret
  40a21c:	sub	sp, sp, #0x40
  40a220:	stp	x29, x30, [sp, #48]
  40a224:	add	x29, sp, #0x30
  40a228:	mov	x8, #0x6969                	// #26985
  40a22c:	stur	x0, [x29, #-16]
  40a230:	stur	w1, [x29, #-20]
  40a234:	ldur	x0, [x29, #-16]
  40a238:	ldur	w1, [x29, #-20]
  40a23c:	str	x8, [sp, #16]
  40a240:	bl	409f88 <__fxstatat@plt+0x8668>
  40a244:	ldr	x8, [sp, #16]
  40a248:	cmp	x0, x8
  40a24c:	str	x0, [sp, #8]
  40a250:	b.eq	40a290 <__fxstatat@plt+0x8970>  // b.none
  40a254:	b	40a258 <__fxstatat@plt+0x8938>
  40a258:	mov	x8, #0x1994                	// #6548
  40a25c:	movk	x8, #0x102, lsl #16
  40a260:	ldr	x9, [sp, #8]
  40a264:	cmp	x9, x8
  40a268:	b.eq	40a290 <__fxstatat@plt+0x8970>  // b.none
  40a26c:	b	40a270 <__fxstatat@plt+0x8950>
  40a270:	mov	x8, #0x4d42                	// #19778
  40a274:	movk	x8, #0xff53, lsl #16
  40a278:	ldr	x9, [sp, #8]
  40a27c:	cmp	x9, x8
  40a280:	cset	w10, eq  // eq = none
  40a284:	eor	w10, w10, #0x1
  40a288:	tbnz	w10, #0, 40a2a0 <__fxstatat@plt+0x8980>
  40a28c:	b	40a290 <__fxstatat@plt+0x8970>
  40a290:	mov	w8, wzr
  40a294:	and	w8, w8, #0x1
  40a298:	sturb	w8, [x29, #-1]
  40a29c:	b	40a2ac <__fxstatat@plt+0x898c>
  40a2a0:	mov	w8, #0x1                   	// #1
  40a2a4:	and	w8, w8, #0x1
  40a2a8:	sturb	w8, [x29, #-1]
  40a2ac:	ldurb	w8, [x29, #-1]
  40a2b0:	and	w0, w8, #0x1
  40a2b4:	ldp	x29, x30, [sp, #48]
  40a2b8:	add	sp, sp, #0x40
  40a2bc:	ret
  40a2c0:	sub	sp, sp, #0x30
  40a2c4:	str	x0, [sp, #40]
  40a2c8:	str	x1, [sp, #32]
  40a2cc:	ldr	x8, [sp, #40]
  40a2d0:	ldr	x8, [x8, #32]
  40a2d4:	str	x8, [sp, #16]
  40a2d8:	ldr	x8, [sp, #40]
  40a2dc:	ldr	x8, [x8, #8]
  40a2e0:	str	x8, [sp, #24]
  40a2e4:	ldr	x8, [sp, #24]
  40a2e8:	cbz	x8, 40a344 <__fxstatat@plt+0x8a24>
  40a2ec:	ldr	x8, [sp, #24]
  40a2f0:	ldr	x8, [x8, #48]
  40a2f4:	ldr	x9, [sp, #24]
  40a2f8:	add	x9, x9, #0xf8
  40a2fc:	cmp	x8, x9
  40a300:	b.eq	40a328 <__fxstatat@plt+0x8a08>  // b.none
  40a304:	ldr	x8, [sp, #16]
  40a308:	ldr	x9, [sp, #24]
  40a30c:	ldr	x9, [x9, #48]
  40a310:	ldr	x10, [sp, #24]
  40a314:	ldr	x10, [x10, #56]
  40a318:	subs	x9, x9, x10
  40a31c:	add	x8, x8, x9
  40a320:	ldr	x9, [sp, #24]
  40a324:	str	x8, [x9, #48]
  40a328:	ldr	x8, [sp, #16]
  40a32c:	ldr	x9, [sp, #24]
  40a330:	str	x8, [x9, #56]
  40a334:	ldr	x8, [sp, #24]
  40a338:	ldr	x8, [x8, #16]
  40a33c:	str	x8, [sp, #24]
  40a340:	b	40a2e4 <__fxstatat@plt+0x89c4>
  40a344:	ldr	x8, [sp, #32]
  40a348:	str	x8, [sp, #24]
  40a34c:	ldr	x8, [sp, #24]
  40a350:	ldr	x8, [x8, #88]
  40a354:	cmp	x8, #0x0
  40a358:	cset	w9, lt  // lt = tstop
  40a35c:	tbnz	w9, #0, 40a3dc <__fxstatat@plt+0x8abc>
  40a360:	ldr	x8, [sp, #24]
  40a364:	ldr	x8, [x8, #48]
  40a368:	ldr	x9, [sp, #24]
  40a36c:	add	x9, x9, #0xf8
  40a370:	cmp	x8, x9
  40a374:	b.eq	40a39c <__fxstatat@plt+0x8a7c>  // b.none
  40a378:	ldr	x8, [sp, #16]
  40a37c:	ldr	x9, [sp, #24]
  40a380:	ldr	x9, [x9, #48]
  40a384:	ldr	x10, [sp, #24]
  40a388:	ldr	x10, [x10, #56]
  40a38c:	subs	x9, x9, x10
  40a390:	add	x8, x8, x9
  40a394:	ldr	x9, [sp, #24]
  40a398:	str	x8, [x9, #48]
  40a39c:	ldr	x8, [sp, #16]
  40a3a0:	ldr	x9, [sp, #24]
  40a3a4:	str	x8, [x9, #56]
  40a3a8:	ldr	x8, [sp, #24]
  40a3ac:	ldr	x8, [x8, #16]
  40a3b0:	cbz	x8, 40a3c4 <__fxstatat@plt+0x8aa4>
  40a3b4:	ldr	x8, [sp, #24]
  40a3b8:	ldr	x8, [x8, #16]
  40a3bc:	str	x8, [sp, #8]
  40a3c0:	b	40a3d0 <__fxstatat@plt+0x8ab0>
  40a3c4:	ldr	x8, [sp, #24]
  40a3c8:	ldr	x8, [x8, #8]
  40a3cc:	str	x8, [sp, #8]
  40a3d0:	ldr	x8, [sp, #8]
  40a3d4:	str	x8, [sp, #24]
  40a3d8:	b	40a34c <__fxstatat@plt+0x8a2c>
  40a3dc:	add	sp, sp, #0x30
  40a3e0:	ret
  40a3e4:	sub	sp, sp, #0x20
  40a3e8:	str	x0, [sp, #24]
  40a3ec:	str	x1, [sp, #16]
  40a3f0:	ldr	x8, [sp, #24]
  40a3f4:	ldr	x8, [x8]
  40a3f8:	ldr	x8, [x8, #128]
  40a3fc:	ldr	x9, [sp, #16]
  40a400:	ldr	x9, [x9]
  40a404:	ldr	x9, [x9, #128]
  40a408:	cmp	x8, x9
  40a40c:	b.cs	40a41c <__fxstatat@plt+0x8afc>  // b.hs, b.nlast
  40a410:	mov	w8, #0xffffffff            	// #-1
  40a414:	str	w8, [sp, #12]
  40a418:	b	40a448 <__fxstatat@plt+0x8b28>
  40a41c:	ldr	x8, [sp, #16]
  40a420:	ldr	x8, [x8]
  40a424:	ldr	x8, [x8, #128]
  40a428:	ldr	x9, [sp, #24]
  40a42c:	ldr	x9, [x9]
  40a430:	ldr	x9, [x9, #128]
  40a434:	mov	w10, wzr
  40a438:	mov	w11, #0x1                   	// #1
  40a43c:	cmp	x8, x9
  40a440:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  40a444:	str	w10, [sp, #12]
  40a448:	ldr	w8, [sp, #12]
  40a44c:	mov	w0, w8
  40a450:	add	sp, sp, #0x20
  40a454:	ret
  40a458:	sub	sp, sp, #0x30
  40a45c:	stp	x29, x30, [sp, #32]
  40a460:	add	x29, sp, #0x20
  40a464:	stur	x0, [x29, #-8]
  40a468:	str	x1, [sp, #16]
  40a46c:	ldur	x8, [x29, #-8]
  40a470:	str	x8, [sp, #8]
  40a474:	ldr	x8, [sp, #16]
  40a478:	str	x8, [sp]
  40a47c:	ldr	x8, [sp, #8]
  40a480:	ldr	x8, [x8]
  40a484:	ldr	x8, [x8, #80]
  40a488:	ldr	x8, [x8, #64]
  40a48c:	ldr	x0, [sp, #8]
  40a490:	ldr	x1, [sp]
  40a494:	blr	x8
  40a498:	ldp	x29, x30, [sp, #32]
  40a49c:	add	sp, sp, #0x30
  40a4a0:	ret
  40a4a4:	sub	sp, sp, #0x50
  40a4a8:	stp	x29, x30, [sp, #64]
  40a4ac:	add	x29, sp, #0x40
  40a4b0:	stur	x0, [x29, #-16]
  40a4b4:	stur	x1, [x29, #-24]
  40a4b8:	str	x2, [sp, #32]
  40a4bc:	str	x3, [sp, #24]
  40a4c0:	ldur	x8, [x29, #-16]
  40a4c4:	cbnz	x8, 40a4d0 <__fxstatat@plt+0x8bb0>
  40a4c8:	add	x8, sp, #0xc
  40a4cc:	stur	x8, [x29, #-16]
  40a4d0:	ldur	x0, [x29, #-16]
  40a4d4:	ldur	x1, [x29, #-24]
  40a4d8:	ldr	x2, [sp, #32]
  40a4dc:	ldr	x3, [sp, #24]
  40a4e0:	bl	401560 <mbrtowc@plt>
  40a4e4:	str	x0, [sp, #16]
  40a4e8:	ldr	x8, [sp, #16]
  40a4ec:	mov	x9, #0xfffffffffffffffe    	// #-2
  40a4f0:	cmp	x9, x8
  40a4f4:	b.hi	40a534 <__fxstatat@plt+0x8c14>  // b.pmore
  40a4f8:	ldr	x8, [sp, #32]
  40a4fc:	cbz	x8, 40a534 <__fxstatat@plt+0x8c14>
  40a500:	mov	w8, wzr
  40a504:	mov	w0, w8
  40a508:	bl	40a950 <__fxstatat@plt+0x9030>
  40a50c:	tbnz	w0, #0, 40a534 <__fxstatat@plt+0x8c14>
  40a510:	ldur	x8, [x29, #-24]
  40a514:	ldrb	w9, [x8]
  40a518:	strb	w9, [sp, #11]
  40a51c:	ldrb	w9, [sp, #11]
  40a520:	ldur	x8, [x29, #-16]
  40a524:	str	w9, [x8]
  40a528:	mov	x8, #0x1                   	// #1
  40a52c:	stur	x8, [x29, #-8]
  40a530:	b	40a53c <__fxstatat@plt+0x8c1c>
  40a534:	ldr	x8, [sp, #16]
  40a538:	stur	x8, [x29, #-8]
  40a53c:	ldur	x0, [x29, #-8]
  40a540:	ldp	x29, x30, [sp, #64]
  40a544:	add	sp, sp, #0x50
  40a548:	ret
  40a54c:	sub	sp, sp, #0x40
  40a550:	stp	x29, x30, [sp, #48]
  40a554:	add	x29, sp, #0x30
  40a558:	stur	x0, [x29, #-16]
  40a55c:	str	x1, [sp, #24]
  40a560:	ldur	x8, [x29, #-16]
  40a564:	str	x8, [sp, #16]
  40a568:	ldr	x8, [sp, #24]
  40a56c:	str	x8, [sp, #8]
  40a570:	ldr	x8, [sp, #16]
  40a574:	ldr	x9, [sp, #8]
  40a578:	cmp	x8, x9
  40a57c:	b.ne	40a588 <__fxstatat@plt+0x8c68>  // b.any
  40a580:	stur	wzr, [x29, #-4]
  40a584:	b	40a5ec <__fxstatat@plt+0x8ccc>
  40a588:	ldr	x8, [sp, #16]
  40a58c:	ldrb	w0, [x8]
  40a590:	bl	40d774 <__fxstatat@plt+0xbe54>
  40a594:	strb	w0, [sp, #7]
  40a598:	ldr	x8, [sp, #8]
  40a59c:	ldrb	w0, [x8]
  40a5a0:	bl	40d774 <__fxstatat@plt+0xbe54>
  40a5a4:	strb	w0, [sp, #6]
  40a5a8:	ldrb	w9, [sp, #7]
  40a5ac:	cbnz	w9, 40a5b4 <__fxstatat@plt+0x8c94>
  40a5b0:	b	40a5dc <__fxstatat@plt+0x8cbc>
  40a5b4:	ldr	x8, [sp, #16]
  40a5b8:	add	x8, x8, #0x1
  40a5bc:	str	x8, [sp, #16]
  40a5c0:	ldr	x8, [sp, #8]
  40a5c4:	add	x8, x8, #0x1
  40a5c8:	str	x8, [sp, #8]
  40a5cc:	ldrb	w8, [sp, #7]
  40a5d0:	ldrb	w9, [sp, #6]
  40a5d4:	cmp	w8, w9
  40a5d8:	b.eq	40a588 <__fxstatat@plt+0x8c68>  // b.none
  40a5dc:	ldrb	w8, [sp, #7]
  40a5e0:	ldrb	w9, [sp, #6]
  40a5e4:	subs	w8, w8, w9
  40a5e8:	stur	w8, [x29, #-4]
  40a5ec:	ldur	w0, [x29, #-4]
  40a5f0:	ldp	x29, x30, [sp, #48]
  40a5f4:	add	sp, sp, #0x40
  40a5f8:	ret
  40a5fc:	sub	sp, sp, #0x30
  40a600:	stp	x29, x30, [sp, #32]
  40a604:	add	x29, sp, #0x20
  40a608:	str	x0, [sp, #16]
  40a60c:	ldr	x0, [sp, #16]
  40a610:	bl	401630 <__fpending@plt>
  40a614:	cmp	x0, #0x0
  40a618:	cset	w8, ne  // ne = any
  40a61c:	mov	w9, #0x1                   	// #1
  40a620:	and	w8, w8, w9
  40a624:	strb	w8, [sp, #15]
  40a628:	ldr	x0, [sp, #16]
  40a62c:	str	w9, [sp, #8]
  40a630:	bl	4015f0 <ferror_unlocked@plt>
  40a634:	cmp	w0, #0x0
  40a638:	cset	w8, ne  // ne = any
  40a63c:	ldr	w9, [sp, #8]
  40a640:	and	w8, w8, w9
  40a644:	strb	w8, [sp, #14]
  40a648:	ldr	x0, [sp, #16]
  40a64c:	bl	40c88c <__fxstatat@plt+0xaf6c>
  40a650:	cmp	w0, #0x0
  40a654:	cset	w8, ne  // ne = any
  40a658:	and	w8, w8, #0x1
  40a65c:	strb	w8, [sp, #13]
  40a660:	ldrb	w8, [sp, #14]
  40a664:	tbnz	w8, #0, 40a68c <__fxstatat@plt+0x8d6c>
  40a668:	ldrb	w8, [sp, #13]
  40a66c:	tbnz	w8, #0, 40a674 <__fxstatat@plt+0x8d54>
  40a670:	b	40a6a8 <__fxstatat@plt+0x8d88>
  40a674:	ldrb	w8, [sp, #15]
  40a678:	tbnz	w8, #0, 40a68c <__fxstatat@plt+0x8d6c>
  40a67c:	bl	4018c0 <__errno_location@plt>
  40a680:	ldr	w8, [x0]
  40a684:	cmp	w8, #0x9
  40a688:	b.eq	40a6a8 <__fxstatat@plt+0x8d88>  // b.none
  40a68c:	ldrb	w8, [sp, #13]
  40a690:	tbnz	w8, #0, 40a69c <__fxstatat@plt+0x8d7c>
  40a694:	bl	4018c0 <__errno_location@plt>
  40a698:	str	wzr, [x0]
  40a69c:	mov	w8, #0xffffffff            	// #-1
  40a6a0:	stur	w8, [x29, #-4]
  40a6a4:	b	40a6ac <__fxstatat@plt+0x8d8c>
  40a6a8:	stur	wzr, [x29, #-4]
  40a6ac:	ldur	w0, [x29, #-4]
  40a6b0:	ldp	x29, x30, [sp, #32]
  40a6b4:	add	sp, sp, #0x30
  40a6b8:	ret
  40a6bc:	sub	sp, sp, #0x10
  40a6c0:	mov	w8, #0xf616                	// #62998
  40a6c4:	movk	w8, #0x95, lsl #16
  40a6c8:	str	x0, [sp, #8]
  40a6cc:	ldr	x9, [sp, #8]
  40a6d0:	str	xzr, [x9, #16]
  40a6d4:	ldr	x9, [sp, #8]
  40a6d8:	str	w8, [x9, #24]
  40a6dc:	add	sp, sp, #0x10
  40a6e0:	ret
  40a6e4:	sub	sp, sp, #0x30
  40a6e8:	stp	x29, x30, [sp, #32]
  40a6ec:	add	x29, sp, #0x20
  40a6f0:	mov	w8, #0xf616                	// #62998
  40a6f4:	movk	w8, #0x95, lsl #16
  40a6f8:	str	x0, [sp, #16]
  40a6fc:	str	x1, [sp, #8]
  40a700:	ldr	x9, [sp, #16]
  40a704:	ldr	w10, [x9, #24]
  40a708:	cmp	w10, w8
  40a70c:	b.ne	40a714 <__fxstatat@plt+0x8df4>  // b.any
  40a710:	b	40a734 <__fxstatat@plt+0x8e14>
  40a714:	adrp	x0, 40f000 <__fxstatat@plt+0xd6e0>
  40a718:	add	x0, x0, #0x16b
  40a71c:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40a720:	add	x1, x1, #0x183
  40a724:	mov	w2, #0x3c                  	// #60
  40a728:	adrp	x3, 40f000 <__fxstatat@plt+0xd6e0>
  40a72c:	add	x3, x3, #0x195
  40a730:	bl	4018b0 <__assert_fail@plt>
  40a734:	ldr	x8, [sp, #16]
  40a738:	ldr	x8, [x8, #16]
  40a73c:	cbz	x8, 40a780 <__fxstatat@plt+0x8e60>
  40a740:	ldr	x8, [sp, #8]
  40a744:	ldr	x8, [x8, #8]
  40a748:	ldr	x9, [sp, #16]
  40a74c:	ldr	x9, [x9]
  40a750:	cmp	x8, x9
  40a754:	b.ne	40a780 <__fxstatat@plt+0x8e60>  // b.any
  40a758:	ldr	x8, [sp, #8]
  40a75c:	ldr	x8, [x8]
  40a760:	ldr	x9, [sp, #16]
  40a764:	ldr	x9, [x9, #8]
  40a768:	cmp	x8, x9
  40a76c:	b.ne	40a780 <__fxstatat@plt+0x8e60>  // b.any
  40a770:	mov	w8, #0x1                   	// #1
  40a774:	and	w8, w8, #0x1
  40a778:	sturb	w8, [x29, #-1]
  40a77c:	b	40a7e8 <__fxstatat@plt+0x8ec8>
  40a780:	ldr	x8, [sp, #16]
  40a784:	ldr	x9, [x8, #16]
  40a788:	add	x9, x9, #0x1
  40a78c:	str	x9, [x8, #16]
  40a790:	mov	x0, x9
  40a794:	bl	40a7fc <__fxstatat@plt+0x8edc>
  40a798:	tbnz	w0, #0, 40a7a0 <__fxstatat@plt+0x8e80>
  40a79c:	b	40a7dc <__fxstatat@plt+0x8ebc>
  40a7a0:	ldr	x8, [sp, #16]
  40a7a4:	ldr	x8, [x8, #16]
  40a7a8:	cbnz	x8, 40a7bc <__fxstatat@plt+0x8e9c>
  40a7ac:	mov	w8, #0x1                   	// #1
  40a7b0:	and	w8, w8, #0x1
  40a7b4:	sturb	w8, [x29, #-1]
  40a7b8:	b	40a7e8 <__fxstatat@plt+0x8ec8>
  40a7bc:	ldr	x8, [sp, #8]
  40a7c0:	ldr	x8, [x8]
  40a7c4:	ldr	x9, [sp, #16]
  40a7c8:	str	x8, [x9, #8]
  40a7cc:	ldr	x8, [sp, #8]
  40a7d0:	ldr	x8, [x8, #8]
  40a7d4:	ldr	x9, [sp, #16]
  40a7d8:	str	x8, [x9]
  40a7dc:	mov	w8, wzr
  40a7e0:	and	w8, w8, #0x1
  40a7e4:	sturb	w8, [x29, #-1]
  40a7e8:	ldurb	w8, [x29, #-1]
  40a7ec:	and	w0, w8, #0x1
  40a7f0:	ldp	x29, x30, [sp, #32]
  40a7f4:	add	sp, sp, #0x30
  40a7f8:	ret
  40a7fc:	sub	sp, sp, #0x10
  40a800:	str	x0, [sp, #8]
  40a804:	ldr	x8, [sp, #8]
  40a808:	ldr	x9, [sp, #8]
  40a80c:	subs	x9, x9, #0x1
  40a810:	tst	x8, x9
  40a814:	cset	w10, eq  // eq = none
  40a818:	and	w0, w10, #0x1
  40a81c:	add	sp, sp, #0x10
  40a820:	ret
  40a824:	sub	sp, sp, #0x120
  40a828:	stp	x29, x30, [sp, #256]
  40a82c:	str	x28, [sp, #272]
  40a830:	add	x29, sp, #0x100
  40a834:	str	q7, [sp, #144]
  40a838:	str	q6, [sp, #128]
  40a83c:	str	q5, [sp, #112]
  40a840:	str	q4, [sp, #96]
  40a844:	str	q3, [sp, #80]
  40a848:	str	q2, [sp, #64]
  40a84c:	str	q1, [sp, #48]
  40a850:	str	q0, [sp, #32]
  40a854:	stur	x7, [x29, #-56]
  40a858:	stur	x6, [x29, #-64]
  40a85c:	stur	x5, [x29, #-72]
  40a860:	stur	x4, [x29, #-80]
  40a864:	stur	x3, [x29, #-88]
  40a868:	stur	x2, [x29, #-96]
  40a86c:	stur	x0, [x29, #-8]
  40a870:	stur	w1, [x29, #-12]
  40a874:	mov	w8, wzr
  40a878:	stur	w8, [x29, #-16]
  40a87c:	ldurb	w8, [x29, #-12]
  40a880:	tbz	w8, #6, 40a92c <__fxstatat@plt+0x900c>
  40a884:	b	40a888 <__fxstatat@plt+0x8f68>
  40a888:	mov	w8, #0xffffff80            	// #-128
  40a88c:	stur	w8, [x29, #-20]
  40a890:	mov	w8, #0xffffffd0            	// #-48
  40a894:	stur	w8, [x29, #-24]
  40a898:	add	x9, x29, #0x20
  40a89c:	stur	x9, [x29, #-48]
  40a8a0:	add	x9, sp, #0x20
  40a8a4:	add	x9, x9, #0x80
  40a8a8:	stur	x9, [x29, #-32]
  40a8ac:	sub	x9, x29, #0x60
  40a8b0:	add	x9, x9, #0x30
  40a8b4:	stur	x9, [x29, #-40]
  40a8b8:	sub	x9, x29, #0x30
  40a8bc:	add	x9, x9, #0x18
  40a8c0:	ldur	w8, [x29, #-24]
  40a8c4:	mov	w10, w8
  40a8c8:	str	x9, [sp, #24]
  40a8cc:	str	w10, [sp, #20]
  40a8d0:	tbz	w8, #31, 40a908 <__fxstatat@plt+0x8fe8>
  40a8d4:	b	40a8d8 <__fxstatat@plt+0x8fb8>
  40a8d8:	ldr	w8, [sp, #20]
  40a8dc:	add	w9, w8, #0x8
  40a8e0:	ldr	x10, [sp, #24]
  40a8e4:	str	w9, [x10]
  40a8e8:	subs	w9, w9, #0x0
  40a8ec:	b.gt	40a908 <__fxstatat@plt+0x8fe8>
  40a8f0:	b	40a8f4 <__fxstatat@plt+0x8fd4>
  40a8f4:	ldur	x8, [x29, #-40]
  40a8f8:	ldr	w9, [sp, #20]
  40a8fc:	add	x8, x8, w9, sxtw
  40a900:	str	x8, [sp, #8]
  40a904:	b	40a91c <__fxstatat@plt+0x8ffc>
  40a908:	ldur	x8, [x29, #-48]
  40a90c:	add	x9, x8, #0x8
  40a910:	stur	x9, [x29, #-48]
  40a914:	str	x8, [sp, #8]
  40a918:	b	40a91c <__fxstatat@plt+0x8ffc>
  40a91c:	ldr	x8, [sp, #8]
  40a920:	ldr	w9, [x8]
  40a924:	stur	w9, [x29, #-16]
  40a928:	b	40a92c <__fxstatat@plt+0x900c>
  40a92c:	ldur	x0, [x29, #-8]
  40a930:	ldur	w1, [x29, #-12]
  40a934:	ldur	w2, [x29, #-16]
  40a938:	bl	401680 <open@plt>
  40a93c:	bl	40c810 <__fxstatat@plt+0xaef0>
  40a940:	ldr	x28, [sp, #272]
  40a944:	ldp	x29, x30, [sp, #256]
  40a948:	add	sp, sp, #0x120
  40a94c:	ret
  40a950:	sub	sp, sp, #0x20
  40a954:	stp	x29, x30, [sp, #16]
  40a958:	add	x29, sp, #0x10
  40a95c:	mov	w8, #0x1                   	// #1
  40a960:	mov	x9, xzr
  40a964:	stur	w0, [x29, #-4]
  40a968:	sturb	w8, [x29, #-5]
  40a96c:	ldur	w0, [x29, #-4]
  40a970:	mov	x1, x9
  40a974:	bl	401910 <setlocale@plt>
  40a978:	str	x0, [sp]
  40a97c:	ldr	x9, [sp]
  40a980:	cbz	x9, 40a9b4 <__fxstatat@plt+0x9094>
  40a984:	ldr	x0, [sp]
  40a988:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40a98c:	add	x1, x1, #0x1d8
  40a990:	bl	4017b0 <strcmp@plt>
  40a994:	cbz	w0, 40a9ac <__fxstatat@plt+0x908c>
  40a998:	ldr	x0, [sp]
  40a99c:	adrp	x1, 40f000 <__fxstatat@plt+0xd6e0>
  40a9a0:	add	x1, x1, #0x1da
  40a9a4:	bl	4017b0 <strcmp@plt>
  40a9a8:	cbnz	w0, 40a9b4 <__fxstatat@plt+0x9094>
  40a9ac:	mov	w8, #0x0                   	// #0
  40a9b0:	sturb	w8, [x29, #-5]
  40a9b4:	ldurb	w8, [x29, #-5]
  40a9b8:	and	w0, w8, #0x1
  40a9bc:	ldp	x29, x30, [sp, #16]
  40a9c0:	add	sp, sp, #0x20
  40a9c4:	ret
  40a9c8:	sub	sp, sp, #0x10
  40a9cc:	str	x0, [sp, #8]
  40a9d0:	ldr	x8, [sp, #8]
  40a9d4:	ldr	x0, [x8, #16]
  40a9d8:	add	sp, sp, #0x10
  40a9dc:	ret
  40a9e0:	sub	sp, sp, #0x10
  40a9e4:	str	x0, [sp, #8]
  40a9e8:	ldr	x8, [sp, #8]
  40a9ec:	ldr	x0, [x8, #24]
  40a9f0:	add	sp, sp, #0x10
  40a9f4:	ret
  40a9f8:	sub	sp, sp, #0x10
  40a9fc:	str	x0, [sp, #8]
  40aa00:	ldr	x8, [sp, #8]
  40aa04:	ldr	x0, [x8, #32]
  40aa08:	add	sp, sp, #0x10
  40aa0c:	ret
  40aa10:	sub	sp, sp, #0x30
  40aa14:	str	x0, [sp, #40]
  40aa18:	str	xzr, [sp, #24]
  40aa1c:	ldr	x8, [sp, #40]
  40aa20:	ldr	x8, [x8]
  40aa24:	str	x8, [sp, #32]
  40aa28:	ldr	x8, [sp, #32]
  40aa2c:	ldr	x9, [sp, #40]
  40aa30:	ldr	x9, [x9, #8]
  40aa34:	cmp	x8, x9
  40aa38:	b.cs	40aaa4 <__fxstatat@plt+0x9184>  // b.hs, b.nlast
  40aa3c:	ldr	x8, [sp, #32]
  40aa40:	ldr	x8, [x8]
  40aa44:	cbz	x8, 40aa94 <__fxstatat@plt+0x9174>
  40aa48:	ldr	x8, [sp, #32]
  40aa4c:	str	x8, [sp, #16]
  40aa50:	mov	x8, #0x1                   	// #1
  40aa54:	str	x8, [sp, #8]
  40aa58:	ldr	x8, [sp, #16]
  40aa5c:	ldr	x8, [x8, #8]
  40aa60:	str	x8, [sp, #16]
  40aa64:	ldr	x8, [sp, #16]
  40aa68:	cbz	x8, 40aa7c <__fxstatat@plt+0x915c>
  40aa6c:	ldr	x8, [sp, #8]
  40aa70:	add	x8, x8, #0x1
  40aa74:	str	x8, [sp, #8]
  40aa78:	b	40aa58 <__fxstatat@plt+0x9138>
  40aa7c:	ldr	x8, [sp, #8]
  40aa80:	ldr	x9, [sp, #24]
  40aa84:	cmp	x8, x9
  40aa88:	b.ls	40aa94 <__fxstatat@plt+0x9174>  // b.plast
  40aa8c:	ldr	x8, [sp, #8]
  40aa90:	str	x8, [sp, #24]
  40aa94:	ldr	x8, [sp, #32]
  40aa98:	add	x8, x8, #0x10
  40aa9c:	str	x8, [sp, #32]
  40aaa0:	b	40aa28 <__fxstatat@plt+0x9108>
  40aaa4:	ldr	x0, [sp, #24]
  40aaa8:	add	sp, sp, #0x30
  40aaac:	ret
  40aab0:	sub	sp, sp, #0x30
  40aab4:	str	x0, [sp, #32]
  40aab8:	str	xzr, [sp, #16]
  40aabc:	str	xzr, [sp, #8]
  40aac0:	ldr	x8, [sp, #32]
  40aac4:	ldr	x8, [x8]
  40aac8:	str	x8, [sp, #24]
  40aacc:	ldr	x8, [sp, #24]
  40aad0:	ldr	x9, [sp, #32]
  40aad4:	ldr	x9, [x9, #8]
  40aad8:	cmp	x8, x9
  40aadc:	b.cs	40ab40 <__fxstatat@plt+0x9220>  // b.hs, b.nlast
  40aae0:	ldr	x8, [sp, #24]
  40aae4:	ldr	x8, [x8]
  40aae8:	cbz	x8, 40ab30 <__fxstatat@plt+0x9210>
  40aaec:	ldr	x8, [sp, #24]
  40aaf0:	str	x8, [sp]
  40aaf4:	ldr	x8, [sp, #16]
  40aaf8:	add	x8, x8, #0x1
  40aafc:	str	x8, [sp, #16]
  40ab00:	ldr	x8, [sp, #8]
  40ab04:	add	x8, x8, #0x1
  40ab08:	str	x8, [sp, #8]
  40ab0c:	ldr	x8, [sp]
  40ab10:	ldr	x8, [x8, #8]
  40ab14:	str	x8, [sp]
  40ab18:	ldr	x8, [sp]
  40ab1c:	cbz	x8, 40ab30 <__fxstatat@plt+0x9210>
  40ab20:	ldr	x8, [sp, #8]
  40ab24:	add	x8, x8, #0x1
  40ab28:	str	x8, [sp, #8]
  40ab2c:	b	40ab0c <__fxstatat@plt+0x91ec>
  40ab30:	ldr	x8, [sp, #24]
  40ab34:	add	x8, x8, #0x10
  40ab38:	str	x8, [sp, #24]
  40ab3c:	b	40aacc <__fxstatat@plt+0x91ac>
  40ab40:	ldr	x8, [sp, #16]
  40ab44:	ldr	x9, [sp, #32]
  40ab48:	ldr	x9, [x9, #24]
  40ab4c:	cmp	x8, x9
  40ab50:	b.ne	40ab78 <__fxstatat@plt+0x9258>  // b.any
  40ab54:	ldr	x8, [sp, #8]
  40ab58:	ldr	x9, [sp, #32]
  40ab5c:	ldr	x9, [x9, #32]
  40ab60:	cmp	x8, x9
  40ab64:	b.ne	40ab78 <__fxstatat@plt+0x9258>  // b.any
  40ab68:	mov	w8, #0x1                   	// #1
  40ab6c:	and	w8, w8, #0x1
  40ab70:	strb	w8, [sp, #47]
  40ab74:	b	40ab84 <__fxstatat@plt+0x9264>
  40ab78:	mov	w8, wzr
  40ab7c:	and	w8, w8, #0x1
  40ab80:	strb	w8, [sp, #47]
  40ab84:	ldrb	w8, [sp, #47]
  40ab88:	and	w0, w8, #0x1
  40ab8c:	add	sp, sp, #0x30
  40ab90:	ret
  40ab94:	sub	sp, sp, #0x70
  40ab98:	stp	x29, x30, [sp, #96]
  40ab9c:	add	x29, sp, #0x60
  40aba0:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40aba4:	add	x8, x8, #0x1e0
  40aba8:	adrp	x9, 40f000 <__fxstatat@plt+0xd6e0>
  40abac:	add	x9, x9, #0x1f8
  40abb0:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40abb4:	fmov	d0, x10
  40abb8:	adrp	x10, 40f000 <__fxstatat@plt+0xd6e0>
  40abbc:	add	x10, x10, #0x210
  40abc0:	adrp	x11, 40f000 <__fxstatat@plt+0xd6e0>
  40abc4:	add	x11, x11, #0x231
  40abc8:	stur	x0, [x29, #-8]
  40abcc:	stur	x1, [x29, #-16]
  40abd0:	ldur	x0, [x29, #-8]
  40abd4:	str	x8, [sp, #40]
  40abd8:	str	x9, [sp, #32]
  40abdc:	str	d0, [sp, #24]
  40abe0:	str	x10, [sp, #16]
  40abe4:	str	x11, [sp, #8]
  40abe8:	bl	40a9f8 <__fxstatat@plt+0x90d8>
  40abec:	stur	x0, [x29, #-24]
  40abf0:	ldur	x0, [x29, #-8]
  40abf4:	bl	40a9c8 <__fxstatat@plt+0x90a8>
  40abf8:	stur	x0, [x29, #-32]
  40abfc:	ldur	x0, [x29, #-8]
  40ac00:	bl	40a9e0 <__fxstatat@plt+0x90c0>
  40ac04:	stur	x0, [x29, #-40]
  40ac08:	ldur	x0, [x29, #-8]
  40ac0c:	bl	40aa10 <__fxstatat@plt+0x90f0>
  40ac10:	str	x0, [sp, #48]
  40ac14:	ldur	x0, [x29, #-16]
  40ac18:	ldur	x2, [x29, #-24]
  40ac1c:	ldr	x1, [sp, #40]
  40ac20:	bl	401900 <fprintf@plt>
  40ac24:	ldur	x8, [x29, #-16]
  40ac28:	ldur	x2, [x29, #-32]
  40ac2c:	mov	x0, x8
  40ac30:	ldr	x1, [sp, #32]
  40ac34:	bl	401900 <fprintf@plt>
  40ac38:	ldur	x8, [x29, #-16]
  40ac3c:	ldur	x2, [x29, #-40]
  40ac40:	ldur	x9, [x29, #-40]
  40ac44:	ucvtf	d0, x9
  40ac48:	ldr	d1, [sp, #24]
  40ac4c:	fmul	d0, d1, d0
  40ac50:	ldur	x9, [x29, #-32]
  40ac54:	ucvtf	d2, x9
  40ac58:	fdiv	d0, d0, d2
  40ac5c:	mov	x0, x8
  40ac60:	ldr	x1, [sp, #16]
  40ac64:	bl	401900 <fprintf@plt>
  40ac68:	ldur	x8, [x29, #-16]
  40ac6c:	ldr	x2, [sp, #48]
  40ac70:	mov	x0, x8
  40ac74:	ldr	x1, [sp, #8]
  40ac78:	bl	401900 <fprintf@plt>
  40ac7c:	ldp	x29, x30, [sp, #96]
  40ac80:	add	sp, sp, #0x70
  40ac84:	ret
  40ac88:	sub	sp, sp, #0x40
  40ac8c:	stp	x29, x30, [sp, #48]
  40ac90:	add	x29, sp, #0x30
  40ac94:	stur	x0, [x29, #-16]
  40ac98:	str	x1, [sp, #24]
  40ac9c:	ldur	x0, [x29, #-16]
  40aca0:	ldr	x1, [sp, #24]
  40aca4:	bl	40ad40 <__fxstatat@plt+0x9420>
  40aca8:	str	x0, [sp, #16]
  40acac:	ldr	x8, [sp, #16]
  40acb0:	ldr	x8, [x8]
  40acb4:	cbnz	x8, 40acc4 <__fxstatat@plt+0x93a4>
  40acb8:	mov	x8, xzr
  40acbc:	stur	x8, [x29, #-8]
  40acc0:	b	40ad30 <__fxstatat@plt+0x9410>
  40acc4:	ldr	x8, [sp, #16]
  40acc8:	str	x8, [sp, #8]
  40accc:	ldr	x8, [sp, #8]
  40acd0:	cbz	x8, 40ad28 <__fxstatat@plt+0x9408>
  40acd4:	ldr	x8, [sp, #24]
  40acd8:	ldr	x9, [sp, #8]
  40acdc:	ldr	x9, [x9]
  40ace0:	cmp	x8, x9
  40ace4:	b.eq	40ad08 <__fxstatat@plt+0x93e8>  // b.none
  40ace8:	ldur	x8, [x29, #-16]
  40acec:	ldr	x8, [x8, #56]
  40acf0:	ldr	x0, [sp, #24]
  40acf4:	ldr	x9, [sp, #8]
  40acf8:	ldr	x1, [x9]
  40acfc:	blr	x8
  40ad00:	tbnz	w0, #0, 40ad08 <__fxstatat@plt+0x93e8>
  40ad04:	b	40ad18 <__fxstatat@plt+0x93f8>
  40ad08:	ldr	x8, [sp, #8]
  40ad0c:	ldr	x8, [x8]
  40ad10:	stur	x8, [x29, #-8]
  40ad14:	b	40ad30 <__fxstatat@plt+0x9410>
  40ad18:	ldr	x8, [sp, #8]
  40ad1c:	ldr	x8, [x8, #8]
  40ad20:	str	x8, [sp, #8]
  40ad24:	b	40accc <__fxstatat@plt+0x93ac>
  40ad28:	mov	x8, xzr
  40ad2c:	stur	x8, [x29, #-8]
  40ad30:	ldur	x0, [x29, #-8]
  40ad34:	ldp	x29, x30, [sp, #48]
  40ad38:	add	sp, sp, #0x40
  40ad3c:	ret
  40ad40:	sub	sp, sp, #0x30
  40ad44:	stp	x29, x30, [sp, #32]
  40ad48:	add	x29, sp, #0x20
  40ad4c:	stur	x0, [x29, #-8]
  40ad50:	str	x1, [sp, #16]
  40ad54:	ldur	x8, [x29, #-8]
  40ad58:	ldr	x8, [x8, #48]
  40ad5c:	ldr	x0, [sp, #16]
  40ad60:	ldur	x9, [x29, #-8]
  40ad64:	ldr	x1, [x9, #16]
  40ad68:	blr	x8
  40ad6c:	str	x0, [sp, #8]
  40ad70:	ldr	x8, [sp, #8]
  40ad74:	ldur	x9, [x29, #-8]
  40ad78:	ldr	x9, [x9, #16]
  40ad7c:	cmp	x8, x9
  40ad80:	b.cc	40ad88 <__fxstatat@plt+0x9468>  // b.lo, b.ul, b.last
  40ad84:	bl	401760 <abort@plt>
  40ad88:	ldur	x8, [x29, #-8]
  40ad8c:	ldr	x8, [x8]
  40ad90:	ldr	x9, [sp, #8]
  40ad94:	mov	x10, #0x10                  	// #16
  40ad98:	mul	x9, x10, x9
  40ad9c:	add	x0, x8, x9
  40ada0:	ldp	x29, x30, [sp, #32]
  40ada4:	add	sp, sp, #0x30
  40ada8:	ret
  40adac:	sub	sp, sp, #0x30
  40adb0:	stp	x29, x30, [sp, #32]
  40adb4:	add	x29, sp, #0x20
  40adb8:	str	x0, [sp, #16]
  40adbc:	ldr	x8, [sp, #16]
  40adc0:	ldr	x8, [x8, #32]
  40adc4:	cbnz	x8, 40add4 <__fxstatat@plt+0x94b4>
  40adc8:	mov	x8, xzr
  40adcc:	stur	x8, [x29, #-8]
  40add0:	b	40ae24 <__fxstatat@plt+0x9504>
  40add4:	ldr	x8, [sp, #16]
  40add8:	ldr	x8, [x8]
  40addc:	str	x8, [sp, #8]
  40ade0:	ldr	x8, [sp, #8]
  40ade4:	ldr	x9, [sp, #16]
  40ade8:	ldr	x9, [x9, #8]
  40adec:	cmp	x8, x9
  40adf0:	b.cc	40adf8 <__fxstatat@plt+0x94d8>  // b.lo, b.ul, b.last
  40adf4:	bl	401760 <abort@plt>
  40adf8:	ldr	x8, [sp, #8]
  40adfc:	ldr	x8, [x8]
  40ae00:	cbz	x8, 40ae14 <__fxstatat@plt+0x94f4>
  40ae04:	ldr	x8, [sp, #8]
  40ae08:	ldr	x8, [x8]
  40ae0c:	stur	x8, [x29, #-8]
  40ae10:	b	40ae24 <__fxstatat@plt+0x9504>
  40ae14:	ldr	x8, [sp, #8]
  40ae18:	add	x8, x8, #0x10
  40ae1c:	str	x8, [sp, #8]
  40ae20:	b	40ade0 <__fxstatat@plt+0x94c0>
  40ae24:	ldur	x0, [x29, #-8]
  40ae28:	ldp	x29, x30, [sp, #32]
  40ae2c:	add	sp, sp, #0x30
  40ae30:	ret
  40ae34:	sub	sp, sp, #0x40
  40ae38:	stp	x29, x30, [sp, #48]
  40ae3c:	add	x29, sp, #0x30
  40ae40:	stur	x0, [x29, #-16]
  40ae44:	str	x1, [sp, #24]
  40ae48:	ldur	x0, [x29, #-16]
  40ae4c:	ldr	x1, [sp, #24]
  40ae50:	bl	40ad40 <__fxstatat@plt+0x9420>
  40ae54:	str	x0, [sp, #16]
  40ae58:	ldr	x8, [sp, #16]
  40ae5c:	str	x8, [sp, #8]
  40ae60:	ldr	x8, [sp, #8]
  40ae64:	ldr	x8, [x8]
  40ae68:	ldr	x9, [sp, #24]
  40ae6c:	cmp	x8, x9
  40ae70:	b.ne	40ae94 <__fxstatat@plt+0x9574>  // b.any
  40ae74:	ldr	x8, [sp, #8]
  40ae78:	ldr	x8, [x8, #8]
  40ae7c:	cbz	x8, 40ae94 <__fxstatat@plt+0x9574>
  40ae80:	ldr	x8, [sp, #8]
  40ae84:	ldr	x8, [x8, #8]
  40ae88:	ldr	x8, [x8]
  40ae8c:	stur	x8, [x29, #-8]
  40ae90:	b	40aeec <__fxstatat@plt+0x95cc>
  40ae94:	ldr	x8, [sp, #8]
  40ae98:	ldr	x8, [x8, #8]
  40ae9c:	str	x8, [sp, #8]
  40aea0:	ldr	x8, [sp, #8]
  40aea4:	cbnz	x8, 40ae60 <__fxstatat@plt+0x9540>
  40aea8:	ldr	x8, [sp, #16]
  40aeac:	add	x8, x8, #0x10
  40aeb0:	str	x8, [sp, #16]
  40aeb4:	ldur	x9, [x29, #-16]
  40aeb8:	ldr	x9, [x9, #8]
  40aebc:	cmp	x8, x9
  40aec0:	b.cs	40aee4 <__fxstatat@plt+0x95c4>  // b.hs, b.nlast
  40aec4:	ldr	x8, [sp, #16]
  40aec8:	ldr	x8, [x8]
  40aecc:	cbz	x8, 40aee0 <__fxstatat@plt+0x95c0>
  40aed0:	ldr	x8, [sp, #16]
  40aed4:	ldr	x8, [x8]
  40aed8:	stur	x8, [x29, #-8]
  40aedc:	b	40aeec <__fxstatat@plt+0x95cc>
  40aee0:	b	40aea8 <__fxstatat@plt+0x9588>
  40aee4:	mov	x8, xzr
  40aee8:	stur	x8, [x29, #-8]
  40aeec:	ldur	x0, [x29, #-8]
  40aef0:	ldp	x29, x30, [sp, #48]
  40aef4:	add	sp, sp, #0x40
  40aef8:	ret
  40aefc:	sub	sp, sp, #0x40
  40af00:	str	x0, [sp, #48]
  40af04:	str	x1, [sp, #40]
  40af08:	str	x2, [sp, #32]
  40af0c:	str	xzr, [sp, #24]
  40af10:	ldr	x8, [sp, #48]
  40af14:	ldr	x8, [x8]
  40af18:	str	x8, [sp, #16]
  40af1c:	ldr	x8, [sp, #16]
  40af20:	ldr	x9, [sp, #48]
  40af24:	ldr	x9, [x9, #8]
  40af28:	cmp	x8, x9
  40af2c:	b.cs	40afb0 <__fxstatat@plt+0x9690>  // b.hs, b.nlast
  40af30:	ldr	x8, [sp, #16]
  40af34:	ldr	x8, [x8]
  40af38:	cbz	x8, 40afa0 <__fxstatat@plt+0x9680>
  40af3c:	ldr	x8, [sp, #16]
  40af40:	str	x8, [sp, #8]
  40af44:	ldr	x8, [sp, #8]
  40af48:	cbz	x8, 40afa0 <__fxstatat@plt+0x9680>
  40af4c:	ldr	x8, [sp, #24]
  40af50:	ldr	x9, [sp, #32]
  40af54:	cmp	x8, x9
  40af58:	b.cc	40af68 <__fxstatat@plt+0x9648>  // b.lo, b.ul, b.last
  40af5c:	ldr	x8, [sp, #24]
  40af60:	str	x8, [sp, #56]
  40af64:	b	40afb8 <__fxstatat@plt+0x9698>
  40af68:	ldr	x8, [sp, #8]
  40af6c:	ldr	x8, [x8]
  40af70:	ldr	x9, [sp, #40]
  40af74:	ldr	x10, [sp, #24]
  40af78:	add	x11, x10, #0x1
  40af7c:	str	x11, [sp, #24]
  40af80:	mov	x11, #0x8                   	// #8
  40af84:	mul	x10, x11, x10
  40af88:	add	x9, x9, x10
  40af8c:	str	x8, [x9]
  40af90:	ldr	x8, [sp, #8]
  40af94:	ldr	x8, [x8, #8]
  40af98:	str	x8, [sp, #8]
  40af9c:	b	40af44 <__fxstatat@plt+0x9624>
  40afa0:	ldr	x8, [sp, #16]
  40afa4:	add	x8, x8, #0x10
  40afa8:	str	x8, [sp, #16]
  40afac:	b	40af1c <__fxstatat@plt+0x95fc>
  40afb0:	ldr	x8, [sp, #24]
  40afb4:	str	x8, [sp, #56]
  40afb8:	ldr	x0, [sp, #56]
  40afbc:	add	sp, sp, #0x40
  40afc0:	ret
  40afc4:	sub	sp, sp, #0x50
  40afc8:	stp	x29, x30, [sp, #64]
  40afcc:	add	x29, sp, #0x40
  40afd0:	stur	x0, [x29, #-16]
  40afd4:	stur	x1, [x29, #-24]
  40afd8:	str	x2, [sp, #32]
  40afdc:	str	xzr, [sp, #24]
  40afe0:	ldur	x8, [x29, #-16]
  40afe4:	ldr	x8, [x8]
  40afe8:	str	x8, [sp, #16]
  40afec:	ldr	x8, [sp, #16]
  40aff0:	ldur	x9, [x29, #-16]
  40aff4:	ldr	x9, [x9, #8]
  40aff8:	cmp	x8, x9
  40affc:	b.cs	40b06c <__fxstatat@plt+0x974c>  // b.hs, b.nlast
  40b000:	ldr	x8, [sp, #16]
  40b004:	ldr	x8, [x8]
  40b008:	cbz	x8, 40b05c <__fxstatat@plt+0x973c>
  40b00c:	ldr	x8, [sp, #16]
  40b010:	str	x8, [sp, #8]
  40b014:	ldr	x8, [sp, #8]
  40b018:	cbz	x8, 40b05c <__fxstatat@plt+0x973c>
  40b01c:	ldur	x8, [x29, #-24]
  40b020:	ldr	x9, [sp, #8]
  40b024:	ldr	x0, [x9]
  40b028:	ldr	x1, [sp, #32]
  40b02c:	blr	x8
  40b030:	tbnz	w0, #0, 40b040 <__fxstatat@plt+0x9720>
  40b034:	ldr	x8, [sp, #24]
  40b038:	stur	x8, [x29, #-8]
  40b03c:	b	40b074 <__fxstatat@plt+0x9754>
  40b040:	ldr	x8, [sp, #24]
  40b044:	add	x8, x8, #0x1
  40b048:	str	x8, [sp, #24]
  40b04c:	ldr	x8, [sp, #8]
  40b050:	ldr	x8, [x8, #8]
  40b054:	str	x8, [sp, #8]
  40b058:	b	40b014 <__fxstatat@plt+0x96f4>
  40b05c:	ldr	x8, [sp, #16]
  40b060:	add	x8, x8, #0x10
  40b064:	str	x8, [sp, #16]
  40b068:	b	40afec <__fxstatat@plt+0x96cc>
  40b06c:	ldr	x8, [sp, #24]
  40b070:	stur	x8, [x29, #-8]
  40b074:	ldur	x0, [x29, #-8]
  40b078:	ldp	x29, x30, [sp, #64]
  40b07c:	add	sp, sp, #0x50
  40b080:	ret
  40b084:	sub	sp, sp, #0x20
  40b088:	str	x0, [sp, #24]
  40b08c:	str	x1, [sp, #16]
  40b090:	str	xzr, [sp, #8]
  40b094:	ldr	x8, [sp, #24]
  40b098:	ldrb	w9, [x8]
  40b09c:	strb	w9, [sp, #7]
  40b0a0:	cbz	w9, 40b0e0 <__fxstatat@plt+0x97c0>
  40b0a4:	ldr	x8, [sp, #8]
  40b0a8:	mov	x9, #0x1f                  	// #31
  40b0ac:	mul	x8, x8, x9
  40b0b0:	ldrb	w10, [sp, #7]
  40b0b4:	mov	w9, w10
  40b0b8:	add	x8, x8, x9
  40b0bc:	ldr	x9, [sp, #16]
  40b0c0:	udiv	x11, x8, x9
  40b0c4:	mul	x9, x11, x9
  40b0c8:	subs	x8, x8, x9
  40b0cc:	str	x8, [sp, #8]
  40b0d0:	ldr	x8, [sp, #24]
  40b0d4:	add	x8, x8, #0x1
  40b0d8:	str	x8, [sp, #24]
  40b0dc:	b	40b094 <__fxstatat@plt+0x9774>
  40b0e0:	ldr	x0, [sp, #8]
  40b0e4:	add	sp, sp, #0x20
  40b0e8:	ret
  40b0ec:	sub	sp, sp, #0x10
  40b0f0:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40b0f4:	add	x8, x8, #0x24c
  40b0f8:	str	x0, [sp, #8]
  40b0fc:	ldr	x9, [sp, #8]
  40b100:	ldr	q0, [x8]
  40b104:	str	q0, [x9]
  40b108:	ldr	w10, [x8, #16]
  40b10c:	str	w10, [x9, #16]
  40b110:	add	sp, sp, #0x10
  40b114:	ret
  40b118:	sub	sp, sp, #0x50
  40b11c:	stp	x29, x30, [sp, #64]
  40b120:	add	x29, sp, #0x40
  40b124:	stur	x0, [x29, #-16]
  40b128:	stur	x1, [x29, #-24]
  40b12c:	str	x2, [sp, #32]
  40b130:	str	x3, [sp, #24]
  40b134:	str	x4, [sp, #16]
  40b138:	ldr	x8, [sp, #32]
  40b13c:	cbnz	x8, 40b14c <__fxstatat@plt+0x982c>
  40b140:	adrp	x8, 40b000 <__fxstatat@plt+0x96e0>
  40b144:	add	x8, x8, #0x28c
  40b148:	str	x8, [sp, #32]
  40b14c:	ldr	x8, [sp, #24]
  40b150:	cbnz	x8, 40b160 <__fxstatat@plt+0x9840>
  40b154:	adrp	x8, 40b000 <__fxstatat@plt+0x96e0>
  40b158:	add	x8, x8, #0x2d4
  40b15c:	str	x8, [sp, #24]
  40b160:	mov	x0, #0x50                  	// #80
  40b164:	bl	401670 <malloc@plt>
  40b168:	str	x0, [sp, #8]
  40b16c:	ldr	x8, [sp, #8]
  40b170:	cbnz	x8, 40b180 <__fxstatat@plt+0x9860>
  40b174:	mov	x8, xzr
  40b178:	stur	x8, [x29, #-8]
  40b17c:	b	40b27c <__fxstatat@plt+0x995c>
  40b180:	ldur	x8, [x29, #-24]
  40b184:	cbnz	x8, 40b194 <__fxstatat@plt+0x9874>
  40b188:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40b18c:	add	x8, x8, #0x24c
  40b190:	stur	x8, [x29, #-24]
  40b194:	ldur	x8, [x29, #-24]
  40b198:	ldr	x9, [sp, #8]
  40b19c:	str	x8, [x9, #40]
  40b1a0:	ldr	x0, [sp, #8]
  40b1a4:	bl	40b2fc <__fxstatat@plt+0x99dc>
  40b1a8:	tbnz	w0, #0, 40b1b0 <__fxstatat@plt+0x9890>
  40b1ac:	b	40b26c <__fxstatat@plt+0x994c>
  40b1b0:	ldur	x0, [x29, #-16]
  40b1b4:	ldur	x1, [x29, #-24]
  40b1b8:	bl	40b46c <__fxstatat@plt+0x9b4c>
  40b1bc:	ldr	x8, [sp, #8]
  40b1c0:	str	x0, [x8, #16]
  40b1c4:	ldr	x8, [sp, #8]
  40b1c8:	ldr	x8, [x8, #16]
  40b1cc:	cbnz	x8, 40b1d4 <__fxstatat@plt+0x98b4>
  40b1d0:	b	40b26c <__fxstatat@plt+0x994c>
  40b1d4:	ldr	x8, [sp, #8]
  40b1d8:	ldr	x0, [x8, #16]
  40b1dc:	mov	x1, #0x10                  	// #16
  40b1e0:	bl	4016e0 <calloc@plt>
  40b1e4:	ldr	x8, [sp, #8]
  40b1e8:	str	x0, [x8]
  40b1ec:	ldr	x8, [sp, #8]
  40b1f0:	ldr	x8, [x8]
  40b1f4:	cbnz	x8, 40b1fc <__fxstatat@plt+0x98dc>
  40b1f8:	b	40b26c <__fxstatat@plt+0x994c>
  40b1fc:	ldr	x8, [sp, #8]
  40b200:	ldr	x8, [x8]
  40b204:	ldr	x9, [sp, #8]
  40b208:	mov	x10, #0x10                  	// #16
  40b20c:	ldr	x9, [x9, #16]
  40b210:	mul	x9, x10, x9
  40b214:	add	x8, x8, x9
  40b218:	ldr	x9, [sp, #8]
  40b21c:	str	x8, [x9, #8]
  40b220:	ldr	x8, [sp, #8]
  40b224:	mov	x9, xzr
  40b228:	str	xzr, [x8, #24]
  40b22c:	ldr	x8, [sp, #8]
  40b230:	str	xzr, [x8, #32]
  40b234:	ldr	x8, [sp, #32]
  40b238:	ldr	x10, [sp, #8]
  40b23c:	str	x8, [x10, #48]
  40b240:	ldr	x8, [sp, #24]
  40b244:	ldr	x10, [sp, #8]
  40b248:	str	x8, [x10, #56]
  40b24c:	ldr	x8, [sp, #16]
  40b250:	ldr	x10, [sp, #8]
  40b254:	str	x8, [x10, #64]
  40b258:	ldr	x8, [sp, #8]
  40b25c:	str	x9, [x8, #72]
  40b260:	ldr	x8, [sp, #8]
  40b264:	stur	x8, [x29, #-8]
  40b268:	b	40b27c <__fxstatat@plt+0x995c>
  40b26c:	ldr	x0, [sp, #8]
  40b270:	bl	4017e0 <free@plt>
  40b274:	mov	x8, xzr
  40b278:	stur	x8, [x29, #-8]
  40b27c:	ldur	x0, [x29, #-8]
  40b280:	ldp	x29, x30, [sp, #64]
  40b284:	add	sp, sp, #0x50
  40b288:	ret
  40b28c:	sub	sp, sp, #0x30
  40b290:	stp	x29, x30, [sp, #32]
  40b294:	add	x29, sp, #0x20
  40b298:	mov	w8, #0x3                   	// #3
  40b29c:	stur	x0, [x29, #-8]
  40b2a0:	str	x1, [sp, #16]
  40b2a4:	ldur	x0, [x29, #-8]
  40b2a8:	mov	w1, w8
  40b2ac:	bl	40d18c <__fxstatat@plt+0xb86c>
  40b2b0:	str	x0, [sp, #8]
  40b2b4:	ldr	x9, [sp, #8]
  40b2b8:	ldr	x10, [sp, #16]
  40b2bc:	udiv	x11, x9, x10
  40b2c0:	mul	x10, x11, x10
  40b2c4:	subs	x0, x9, x10
  40b2c8:	ldp	x29, x30, [sp, #32]
  40b2cc:	add	sp, sp, #0x30
  40b2d0:	ret
  40b2d4:	sub	sp, sp, #0x10
  40b2d8:	str	x0, [sp, #8]
  40b2dc:	str	x1, [sp]
  40b2e0:	ldr	x8, [sp, #8]
  40b2e4:	ldr	x9, [sp]
  40b2e8:	cmp	x8, x9
  40b2ec:	cset	w10, eq  // eq = none
  40b2f0:	and	w0, w10, #0x1
  40b2f4:	add	sp, sp, #0x10
  40b2f8:	ret
  40b2fc:	sub	sp, sp, #0x20
  40b300:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40b304:	add	x8, x8, #0x24c
  40b308:	str	x0, [sp, #16]
  40b30c:	ldr	x9, [sp, #16]
  40b310:	ldr	x9, [x9, #40]
  40b314:	str	x9, [sp, #8]
  40b318:	ldr	x9, [sp, #8]
  40b31c:	cmp	x9, x8
  40b320:	b.ne	40b334 <__fxstatat@plt+0x9a14>  // b.any
  40b324:	mov	w8, #0x1                   	// #1
  40b328:	and	w8, w8, #0x1
  40b32c:	strb	w8, [sp, #31]
  40b330:	b	40b45c <__fxstatat@plt+0x9b3c>
  40b334:	mov	w8, #0xcccd                	// #52429
  40b338:	movk	w8, #0x3dcc, lsl #16
  40b33c:	fmov	s0, w8
  40b340:	str	s0, [sp, #4]
  40b344:	ldr	s0, [sp, #4]
  40b348:	ldr	x9, [sp, #8]
  40b34c:	ldr	s1, [x9, #8]
  40b350:	fcmp	s0, s1
  40b354:	cset	w8, mi  // mi = first
  40b358:	tbnz	w8, #0, 40b360 <__fxstatat@plt+0x9a40>
  40b35c:	b	40b440 <__fxstatat@plt+0x9b20>
  40b360:	ldr	x8, [sp, #8]
  40b364:	ldr	s0, [x8, #8]
  40b368:	ldr	s1, [sp, #4]
  40b36c:	fmov	s2, #1.000000000000000000e+00
  40b370:	fsub	s1, s2, s1
  40b374:	fcmp	s0, s1
  40b378:	cset	w9, mi  // mi = first
  40b37c:	tbnz	w9, #0, 40b384 <__fxstatat@plt+0x9a64>
  40b380:	b	40b440 <__fxstatat@plt+0x9b20>
  40b384:	ldr	s0, [sp, #4]
  40b388:	fmov	s1, #1.000000000000000000e+00
  40b38c:	fadd	s0, s1, s0
  40b390:	ldr	x8, [sp, #8]
  40b394:	ldr	s1, [x8, #12]
  40b398:	fcmp	s0, s1
  40b39c:	cset	w9, mi  // mi = first
  40b3a0:	tbnz	w9, #0, 40b3a8 <__fxstatat@plt+0x9a88>
  40b3a4:	b	40b440 <__fxstatat@plt+0x9b20>
  40b3a8:	ldr	x8, [sp, #8]
  40b3ac:	ldr	s0, [x8]
  40b3b0:	fmov	s1, wzr
  40b3b4:	fcmp	s1, s0
  40b3b8:	cset	w9, ls  // ls = plast
  40b3bc:	tbnz	w9, #0, 40b3c4 <__fxstatat@plt+0x9aa4>
  40b3c0:	b	40b440 <__fxstatat@plt+0x9b20>
  40b3c4:	ldr	x8, [sp, #8]
  40b3c8:	ldr	s0, [x8]
  40b3cc:	ldr	s1, [sp, #4]
  40b3d0:	fadd	s0, s0, s1
  40b3d4:	ldr	x8, [sp, #8]
  40b3d8:	ldr	s1, [x8, #4]
  40b3dc:	fcmp	s0, s1
  40b3e0:	cset	w9, mi  // mi = first
  40b3e4:	tbnz	w9, #0, 40b3ec <__fxstatat@plt+0x9acc>
  40b3e8:	b	40b440 <__fxstatat@plt+0x9b20>
  40b3ec:	ldr	x8, [sp, #8]
  40b3f0:	ldr	s0, [x8, #4]
  40b3f4:	fmov	s1, #1.000000000000000000e+00
  40b3f8:	fcmp	s0, s1
  40b3fc:	cset	w9, ls  // ls = plast
  40b400:	tbnz	w9, #0, 40b408 <__fxstatat@plt+0x9ae8>
  40b404:	b	40b440 <__fxstatat@plt+0x9b20>
  40b408:	ldr	x8, [sp, #8]
  40b40c:	ldr	s0, [x8]
  40b410:	ldr	s1, [sp, #4]
  40b414:	fadd	s0, s0, s1
  40b418:	ldr	x8, [sp, #8]
  40b41c:	ldr	s1, [x8, #8]
  40b420:	fcmp	s0, s1
  40b424:	cset	w9, mi  // mi = first
  40b428:	tbnz	w9, #0, 40b430 <__fxstatat@plt+0x9b10>
  40b42c:	b	40b440 <__fxstatat@plt+0x9b20>
  40b430:	mov	w8, #0x1                   	// #1
  40b434:	and	w8, w8, #0x1
  40b438:	strb	w8, [sp, #31]
  40b43c:	b	40b45c <__fxstatat@plt+0x9b3c>
  40b440:	ldr	x8, [sp, #16]
  40b444:	adrp	x9, 40f000 <__fxstatat@plt+0xd6e0>
  40b448:	add	x9, x9, #0x24c
  40b44c:	str	x9, [x8, #40]
  40b450:	mov	w10, wzr
  40b454:	and	w10, w10, #0x1
  40b458:	strb	w10, [sp, #31]
  40b45c:	ldrb	w8, [sp, #31]
  40b460:	and	w0, w8, #0x1
  40b464:	add	sp, sp, #0x20
  40b468:	ret
  40b46c:	sub	sp, sp, #0x30
  40b470:	stp	x29, x30, [sp, #32]
  40b474:	add	x29, sp, #0x20
  40b478:	str	x0, [sp, #16]
  40b47c:	str	x1, [sp, #8]
  40b480:	ldr	x8, [sp, #8]
  40b484:	ldrb	w9, [x8, #16]
  40b488:	tbnz	w9, #0, 40b4d4 <__fxstatat@plt+0x9bb4>
  40b48c:	ldr	x8, [sp, #16]
  40b490:	ucvtf	s0, x8
  40b494:	ldr	x8, [sp, #8]
  40b498:	ldr	s1, [x8, #8]
  40b49c:	fdiv	s0, s0, s1
  40b4a0:	str	s0, [sp, #4]
  40b4a4:	ldr	s0, [sp, #4]
  40b4a8:	mov	w9, #0x5f800000            	// #1602224128
  40b4ac:	fmov	s1, w9
  40b4b0:	fcmp	s1, s0
  40b4b4:	cset	w9, ls  // ls = plast
  40b4b8:	tbnz	w9, #0, 40b4c0 <__fxstatat@plt+0x9ba0>
  40b4bc:	b	40b4c8 <__fxstatat@plt+0x9ba8>
  40b4c0:	stur	xzr, [x29, #-8]
  40b4c4:	b	40b500 <__fxstatat@plt+0x9be0>
  40b4c8:	ldr	s0, [sp, #4]
  40b4cc:	fcvtzu	x8, s0
  40b4d0:	str	x8, [sp, #16]
  40b4d4:	ldr	x0, [sp, #16]
  40b4d8:	bl	40c228 <__fxstatat@plt+0xa908>
  40b4dc:	str	x0, [sp, #16]
  40b4e0:	ldr	x8, [sp, #16]
  40b4e4:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  40b4e8:	cmp	x9, x8
  40b4ec:	b.cs	40b4f8 <__fxstatat@plt+0x9bd8>  // b.hs, b.nlast
  40b4f0:	stur	xzr, [x29, #-8]
  40b4f4:	b	40b500 <__fxstatat@plt+0x9be0>
  40b4f8:	ldr	x8, [sp, #16]
  40b4fc:	stur	x8, [x29, #-8]
  40b500:	ldur	x0, [x29, #-8]
  40b504:	ldp	x29, x30, [sp, #32]
  40b508:	add	sp, sp, #0x30
  40b50c:	ret
  40b510:	sub	sp, sp, #0x30
  40b514:	stp	x29, x30, [sp, #32]
  40b518:	add	x29, sp, #0x20
  40b51c:	stur	x0, [x29, #-8]
  40b520:	ldur	x8, [x29, #-8]
  40b524:	ldr	x8, [x8]
  40b528:	str	x8, [sp, #16]
  40b52c:	ldr	x8, [sp, #16]
  40b530:	ldur	x9, [x29, #-8]
  40b534:	ldr	x9, [x9, #8]
  40b538:	cmp	x8, x9
  40b53c:	b.cs	40b604 <__fxstatat@plt+0x9ce4>  // b.hs, b.nlast
  40b540:	ldr	x8, [sp, #16]
  40b544:	ldr	x8, [x8]
  40b548:	cbz	x8, 40b5f4 <__fxstatat@plt+0x9cd4>
  40b54c:	ldr	x8, [sp, #16]
  40b550:	ldr	x8, [x8, #8]
  40b554:	str	x8, [sp, #8]
  40b558:	ldr	x8, [sp, #8]
  40b55c:	cbz	x8, 40b5c0 <__fxstatat@plt+0x9ca0>
  40b560:	ldur	x8, [x29, #-8]
  40b564:	ldr	x8, [x8, #64]
  40b568:	cbz	x8, 40b580 <__fxstatat@plt+0x9c60>
  40b56c:	ldur	x8, [x29, #-8]
  40b570:	ldr	x8, [x8, #64]
  40b574:	ldr	x9, [sp, #8]
  40b578:	ldr	x0, [x9]
  40b57c:	blr	x8
  40b580:	ldr	x8, [sp, #8]
  40b584:	mov	x9, xzr
  40b588:	str	x9, [x8]
  40b58c:	ldr	x8, [sp, #8]
  40b590:	ldr	x8, [x8, #8]
  40b594:	str	x8, [sp]
  40b598:	ldur	x8, [x29, #-8]
  40b59c:	ldr	x8, [x8, #72]
  40b5a0:	ldr	x9, [sp, #8]
  40b5a4:	str	x8, [x9, #8]
  40b5a8:	ldr	x8, [sp, #8]
  40b5ac:	ldur	x9, [x29, #-8]
  40b5b0:	str	x8, [x9, #72]
  40b5b4:	ldr	x8, [sp]
  40b5b8:	str	x8, [sp, #8]
  40b5bc:	b	40b558 <__fxstatat@plt+0x9c38>
  40b5c0:	ldur	x8, [x29, #-8]
  40b5c4:	ldr	x8, [x8, #64]
  40b5c8:	cbz	x8, 40b5e0 <__fxstatat@plt+0x9cc0>
  40b5cc:	ldur	x8, [x29, #-8]
  40b5d0:	ldr	x8, [x8, #64]
  40b5d4:	ldr	x9, [sp, #16]
  40b5d8:	ldr	x0, [x9]
  40b5dc:	blr	x8
  40b5e0:	ldr	x8, [sp, #16]
  40b5e4:	mov	x9, xzr
  40b5e8:	str	x9, [x8]
  40b5ec:	ldr	x8, [sp, #16]
  40b5f0:	str	x9, [x8, #8]
  40b5f4:	ldr	x8, [sp, #16]
  40b5f8:	add	x8, x8, #0x10
  40b5fc:	str	x8, [sp, #16]
  40b600:	b	40b52c <__fxstatat@plt+0x9c0c>
  40b604:	ldur	x8, [x29, #-8]
  40b608:	str	xzr, [x8, #24]
  40b60c:	ldur	x8, [x29, #-8]
  40b610:	str	xzr, [x8, #32]
  40b614:	ldp	x29, x30, [sp, #32]
  40b618:	add	sp, sp, #0x30
  40b61c:	ret
  40b620:	sub	sp, sp, #0x30
  40b624:	stp	x29, x30, [sp, #32]
  40b628:	add	x29, sp, #0x20
  40b62c:	stur	x0, [x29, #-8]
  40b630:	ldur	x8, [x29, #-8]
  40b634:	ldr	x8, [x8, #64]
  40b638:	cbz	x8, 40b6b8 <__fxstatat@plt+0x9d98>
  40b63c:	ldur	x8, [x29, #-8]
  40b640:	ldr	x8, [x8, #32]
  40b644:	cbz	x8, 40b6b8 <__fxstatat@plt+0x9d98>
  40b648:	ldur	x8, [x29, #-8]
  40b64c:	ldr	x8, [x8]
  40b650:	str	x8, [sp, #16]
  40b654:	ldr	x8, [sp, #16]
  40b658:	ldur	x9, [x29, #-8]
  40b65c:	ldr	x9, [x9, #8]
  40b660:	cmp	x8, x9
  40b664:	b.cs	40b6b8 <__fxstatat@plt+0x9d98>  // b.hs, b.nlast
  40b668:	ldr	x8, [sp, #16]
  40b66c:	ldr	x8, [x8]
  40b670:	cbz	x8, 40b6a8 <__fxstatat@plt+0x9d88>
  40b674:	ldr	x8, [sp, #16]
  40b678:	str	x8, [sp, #8]
  40b67c:	ldr	x8, [sp, #8]
  40b680:	cbz	x8, 40b6a8 <__fxstatat@plt+0x9d88>
  40b684:	ldur	x8, [x29, #-8]
  40b688:	ldr	x8, [x8, #64]
  40b68c:	ldr	x9, [sp, #8]
  40b690:	ldr	x0, [x9]
  40b694:	blr	x8
  40b698:	ldr	x8, [sp, #8]
  40b69c:	ldr	x8, [x8, #8]
  40b6a0:	str	x8, [sp, #8]
  40b6a4:	b	40b67c <__fxstatat@plt+0x9d5c>
  40b6a8:	ldr	x8, [sp, #16]
  40b6ac:	add	x8, x8, #0x10
  40b6b0:	str	x8, [sp, #16]
  40b6b4:	b	40b654 <__fxstatat@plt+0x9d34>
  40b6b8:	ldur	x8, [x29, #-8]
  40b6bc:	ldr	x8, [x8]
  40b6c0:	str	x8, [sp, #16]
  40b6c4:	ldr	x8, [sp, #16]
  40b6c8:	ldur	x9, [x29, #-8]
  40b6cc:	ldr	x9, [x9, #8]
  40b6d0:	cmp	x8, x9
  40b6d4:	b.cs	40b71c <__fxstatat@plt+0x9dfc>  // b.hs, b.nlast
  40b6d8:	ldr	x8, [sp, #16]
  40b6dc:	ldr	x8, [x8, #8]
  40b6e0:	str	x8, [sp, #8]
  40b6e4:	ldr	x8, [sp, #8]
  40b6e8:	cbz	x8, 40b70c <__fxstatat@plt+0x9dec>
  40b6ec:	ldr	x8, [sp, #8]
  40b6f0:	ldr	x8, [x8, #8]
  40b6f4:	str	x8, [sp]
  40b6f8:	ldr	x0, [sp, #8]
  40b6fc:	bl	4017e0 <free@plt>
  40b700:	ldr	x8, [sp]
  40b704:	str	x8, [sp, #8]
  40b708:	b	40b6e4 <__fxstatat@plt+0x9dc4>
  40b70c:	ldr	x8, [sp, #16]
  40b710:	add	x8, x8, #0x10
  40b714:	str	x8, [sp, #16]
  40b718:	b	40b6c4 <__fxstatat@plt+0x9da4>
  40b71c:	ldur	x8, [x29, #-8]
  40b720:	ldr	x8, [x8, #72]
  40b724:	str	x8, [sp, #8]
  40b728:	ldr	x8, [sp, #8]
  40b72c:	cbz	x8, 40b750 <__fxstatat@plt+0x9e30>
  40b730:	ldr	x8, [sp, #8]
  40b734:	ldr	x8, [x8, #8]
  40b738:	str	x8, [sp]
  40b73c:	ldr	x0, [sp, #8]
  40b740:	bl	4017e0 <free@plt>
  40b744:	ldr	x8, [sp]
  40b748:	str	x8, [sp, #8]
  40b74c:	b	40b728 <__fxstatat@plt+0x9e08>
  40b750:	ldur	x8, [x29, #-8]
  40b754:	ldr	x0, [x8]
  40b758:	bl	4017e0 <free@plt>
  40b75c:	ldur	x0, [x29, #-8]
  40b760:	bl	4017e0 <free@plt>
  40b764:	ldp	x29, x30, [sp, #32]
  40b768:	add	sp, sp, #0x30
  40b76c:	ret
  40b770:	sub	sp, sp, #0x90
  40b774:	stp	x29, x30, [sp, #128]
  40b778:	add	x29, sp, #0x80
  40b77c:	stur	x0, [x29, #-16]
  40b780:	stur	x1, [x29, #-24]
  40b784:	ldur	x0, [x29, #-24]
  40b788:	ldur	x8, [x29, #-16]
  40b78c:	ldr	x1, [x8, #40]
  40b790:	bl	40b46c <__fxstatat@plt+0x9b4c>
  40b794:	str	x0, [sp, #8]
  40b798:	ldr	x8, [sp, #8]
  40b79c:	cbnz	x8, 40b7b0 <__fxstatat@plt+0x9e90>
  40b7a0:	mov	w8, wzr
  40b7a4:	and	w8, w8, #0x1
  40b7a8:	sturb	w8, [x29, #-1]
  40b7ac:	b	40b980 <__fxstatat@plt+0xa060>
  40b7b0:	ldr	x8, [sp, #8]
  40b7b4:	ldur	x9, [x29, #-16]
  40b7b8:	ldr	x9, [x9, #16]
  40b7bc:	cmp	x8, x9
  40b7c0:	b.ne	40b7d4 <__fxstatat@plt+0x9eb4>  // b.any
  40b7c4:	mov	w8, #0x1                   	// #1
  40b7c8:	and	w8, w8, #0x1
  40b7cc:	sturb	w8, [x29, #-1]
  40b7d0:	b	40b980 <__fxstatat@plt+0xa060>
  40b7d4:	add	x8, sp, #0x18
  40b7d8:	str	x8, [sp, #16]
  40b7dc:	ldr	x0, [sp, #8]
  40b7e0:	mov	x1, #0x10                  	// #16
  40b7e4:	bl	4016e0 <calloc@plt>
  40b7e8:	ldr	x8, [sp, #16]
  40b7ec:	str	x0, [x8]
  40b7f0:	ldr	x8, [sp, #16]
  40b7f4:	ldr	x8, [x8]
  40b7f8:	cbnz	x8, 40b80c <__fxstatat@plt+0x9eec>
  40b7fc:	mov	w8, wzr
  40b800:	and	w8, w8, #0x1
  40b804:	sturb	w8, [x29, #-1]
  40b808:	b	40b980 <__fxstatat@plt+0xa060>
  40b80c:	ldr	x8, [sp, #8]
  40b810:	ldr	x9, [sp, #16]
  40b814:	mov	x10, #0x10                  	// #16
  40b818:	str	x8, [x9, #16]
  40b81c:	ldr	x8, [sp, #16]
  40b820:	ldr	x8, [x8]
  40b824:	ldr	x9, [sp, #8]
  40b828:	mul	x9, x10, x9
  40b82c:	add	x8, x8, x9
  40b830:	ldr	x9, [sp, #16]
  40b834:	str	x8, [x9, #8]
  40b838:	ldr	x8, [sp, #16]
  40b83c:	str	xzr, [x8, #24]
  40b840:	ldr	x8, [sp, #16]
  40b844:	str	xzr, [x8, #32]
  40b848:	ldur	x8, [x29, #-16]
  40b84c:	ldr	x8, [x8, #40]
  40b850:	ldr	x9, [sp, #16]
  40b854:	str	x8, [x9, #40]
  40b858:	ldur	x8, [x29, #-16]
  40b85c:	ldr	x8, [x8, #48]
  40b860:	ldr	x9, [sp, #16]
  40b864:	str	x8, [x9, #48]
  40b868:	ldur	x8, [x29, #-16]
  40b86c:	ldr	x8, [x8, #56]
  40b870:	ldr	x9, [sp, #16]
  40b874:	str	x8, [x9, #56]
  40b878:	ldur	x8, [x29, #-16]
  40b87c:	ldr	x8, [x8, #64]
  40b880:	ldr	x9, [sp, #16]
  40b884:	str	x8, [x9, #64]
  40b888:	ldur	x8, [x29, #-16]
  40b88c:	ldr	x8, [x8, #72]
  40b890:	ldr	x9, [sp, #16]
  40b894:	str	x8, [x9, #72]
  40b898:	ldr	x0, [sp, #16]
  40b89c:	ldur	x1, [x29, #-16]
  40b8a0:	mov	w11, wzr
  40b8a4:	and	w2, w11, #0x1
  40b8a8:	bl	40b994 <__fxstatat@plt+0xa074>
  40b8ac:	tbnz	w0, #0, 40b8b4 <__fxstatat@plt+0x9f94>
  40b8b0:	b	40b920 <__fxstatat@plt+0xa000>
  40b8b4:	ldur	x8, [x29, #-16]
  40b8b8:	ldr	x0, [x8]
  40b8bc:	bl	4017e0 <free@plt>
  40b8c0:	ldr	x8, [sp, #16]
  40b8c4:	ldr	x8, [x8]
  40b8c8:	ldur	x9, [x29, #-16]
  40b8cc:	str	x8, [x9]
  40b8d0:	ldr	x8, [sp, #16]
  40b8d4:	ldr	x8, [x8, #8]
  40b8d8:	ldur	x9, [x29, #-16]
  40b8dc:	str	x8, [x9, #8]
  40b8e0:	ldr	x8, [sp, #16]
  40b8e4:	ldr	x8, [x8, #16]
  40b8e8:	ldur	x9, [x29, #-16]
  40b8ec:	str	x8, [x9, #16]
  40b8f0:	ldr	x8, [sp, #16]
  40b8f4:	ldr	x8, [x8, #24]
  40b8f8:	ldur	x9, [x29, #-16]
  40b8fc:	str	x8, [x9, #24]
  40b900:	ldr	x8, [sp, #16]
  40b904:	ldr	x8, [x8, #72]
  40b908:	ldur	x9, [x29, #-16]
  40b90c:	str	x8, [x9, #72]
  40b910:	mov	w10, #0x1                   	// #1
  40b914:	and	w10, w10, #0x1
  40b918:	sturb	w10, [x29, #-1]
  40b91c:	b	40b980 <__fxstatat@plt+0xa060>
  40b920:	ldr	x8, [sp, #16]
  40b924:	ldr	x8, [x8, #72]
  40b928:	ldur	x9, [x29, #-16]
  40b92c:	str	x8, [x9, #72]
  40b930:	ldur	x0, [x29, #-16]
  40b934:	ldr	x1, [sp, #16]
  40b938:	mov	w10, #0x1                   	// #1
  40b93c:	and	w2, w10, #0x1
  40b940:	bl	40b994 <__fxstatat@plt+0xa074>
  40b944:	tbnz	w0, #0, 40b94c <__fxstatat@plt+0xa02c>
  40b948:	b	40b964 <__fxstatat@plt+0xa044>
  40b94c:	ldur	x0, [x29, #-16]
  40b950:	ldr	x1, [sp, #16]
  40b954:	mov	w8, wzr
  40b958:	and	w2, w8, #0x1
  40b95c:	bl	40b994 <__fxstatat@plt+0xa074>
  40b960:	tbnz	w0, #0, 40b968 <__fxstatat@plt+0xa048>
  40b964:	bl	401760 <abort@plt>
  40b968:	ldr	x8, [sp, #16]
  40b96c:	ldr	x0, [x8]
  40b970:	bl	4017e0 <free@plt>
  40b974:	mov	w9, wzr
  40b978:	and	w9, w9, #0x1
  40b97c:	sturb	w9, [x29, #-1]
  40b980:	ldurb	w8, [x29, #-1]
  40b984:	and	w0, w8, #0x1
  40b988:	ldp	x29, x30, [sp, #128]
  40b98c:	add	sp, sp, #0x90
  40b990:	ret
  40b994:	sub	sp, sp, #0x60
  40b998:	stp	x29, x30, [sp, #80]
  40b99c:	add	x29, sp, #0x50
  40b9a0:	stur	x0, [x29, #-16]
  40b9a4:	stur	x1, [x29, #-24]
  40b9a8:	and	w8, w2, #0x1
  40b9ac:	sturb	w8, [x29, #-25]
  40b9b0:	ldur	x9, [x29, #-24]
  40b9b4:	ldr	x9, [x9]
  40b9b8:	str	x9, [sp, #40]
  40b9bc:	ldr	x8, [sp, #40]
  40b9c0:	ldur	x9, [x29, #-24]
  40b9c4:	ldr	x9, [x9, #8]
  40b9c8:	cmp	x8, x9
  40b9cc:	b.cs	40bb54 <__fxstatat@plt+0xa234>  // b.hs, b.nlast
  40b9d0:	ldr	x8, [sp, #40]
  40b9d4:	ldr	x8, [x8]
  40b9d8:	cbz	x8, 40bb44 <__fxstatat@plt+0xa224>
  40b9dc:	ldr	x8, [sp, #40]
  40b9e0:	ldr	x8, [x8, #8]
  40b9e4:	str	x8, [sp, #32]
  40b9e8:	ldr	x8, [sp, #32]
  40b9ec:	cbz	x8, 40ba78 <__fxstatat@plt+0xa158>
  40b9f0:	ldr	x8, [sp, #32]
  40b9f4:	ldr	x8, [x8]
  40b9f8:	str	x8, [sp, #16]
  40b9fc:	ldur	x0, [x29, #-16]
  40ba00:	ldr	x1, [sp, #16]
  40ba04:	bl	40ad40 <__fxstatat@plt+0x9420>
  40ba08:	str	x0, [sp, #8]
  40ba0c:	ldr	x8, [sp, #32]
  40ba10:	ldr	x8, [x8, #8]
  40ba14:	str	x8, [sp, #24]
  40ba18:	ldr	x8, [sp, #8]
  40ba1c:	ldr	x8, [x8]
  40ba20:	cbz	x8, 40ba44 <__fxstatat@plt+0xa124>
  40ba24:	ldr	x8, [sp, #8]
  40ba28:	ldr	x8, [x8, #8]
  40ba2c:	ldr	x9, [sp, #32]
  40ba30:	str	x8, [x9, #8]
  40ba34:	ldr	x8, [sp, #32]
  40ba38:	ldr	x9, [sp, #8]
  40ba3c:	str	x8, [x9, #8]
  40ba40:	b	40ba6c <__fxstatat@plt+0xa14c>
  40ba44:	ldr	x8, [sp, #16]
  40ba48:	ldr	x9, [sp, #8]
  40ba4c:	str	x8, [x9]
  40ba50:	ldur	x8, [x29, #-16]
  40ba54:	ldr	x9, [x8, #24]
  40ba58:	add	x9, x9, #0x1
  40ba5c:	str	x9, [x8, #24]
  40ba60:	ldur	x0, [x29, #-16]
  40ba64:	ldr	x1, [sp, #32]
  40ba68:	bl	40c37c <__fxstatat@plt+0xaa5c>
  40ba6c:	ldr	x8, [sp, #24]
  40ba70:	str	x8, [sp, #32]
  40ba74:	b	40b9e8 <__fxstatat@plt+0xa0c8>
  40ba78:	ldr	x8, [sp, #40]
  40ba7c:	ldr	x8, [x8]
  40ba80:	str	x8, [sp, #16]
  40ba84:	ldr	x8, [sp, #40]
  40ba88:	mov	x9, xzr
  40ba8c:	str	x9, [x8, #8]
  40ba90:	ldurb	w10, [x29, #-25]
  40ba94:	tbnz	w10, #0, 40ba9c <__fxstatat@plt+0xa17c>
  40ba98:	b	40baa0 <__fxstatat@plt+0xa180>
  40ba9c:	b	40bb44 <__fxstatat@plt+0xa224>
  40baa0:	ldur	x0, [x29, #-16]
  40baa4:	ldr	x1, [sp, #16]
  40baa8:	bl	40ad40 <__fxstatat@plt+0x9420>
  40baac:	str	x0, [sp, #8]
  40bab0:	ldr	x8, [sp, #8]
  40bab4:	ldr	x8, [x8]
  40bab8:	cbz	x8, 40bb0c <__fxstatat@plt+0xa1ec>
  40babc:	ldur	x0, [x29, #-16]
  40bac0:	bl	40bf8c <__fxstatat@plt+0xa66c>
  40bac4:	str	x0, [sp]
  40bac8:	ldr	x8, [sp]
  40bacc:	cbnz	x8, 40bae0 <__fxstatat@plt+0xa1c0>
  40bad0:	mov	w8, wzr
  40bad4:	and	w8, w8, #0x1
  40bad8:	sturb	w8, [x29, #-1]
  40badc:	b	40bb60 <__fxstatat@plt+0xa240>
  40bae0:	ldr	x8, [sp, #16]
  40bae4:	ldr	x9, [sp]
  40bae8:	str	x8, [x9]
  40baec:	ldr	x8, [sp, #8]
  40baf0:	ldr	x8, [x8, #8]
  40baf4:	ldr	x9, [sp]
  40baf8:	str	x8, [x9, #8]
  40bafc:	ldr	x8, [sp]
  40bb00:	ldr	x9, [sp, #8]
  40bb04:	str	x8, [x9, #8]
  40bb08:	b	40bb28 <__fxstatat@plt+0xa208>
  40bb0c:	ldr	x8, [sp, #16]
  40bb10:	ldr	x9, [sp, #8]
  40bb14:	str	x8, [x9]
  40bb18:	ldur	x8, [x29, #-16]
  40bb1c:	ldr	x9, [x8, #24]
  40bb20:	add	x9, x9, #0x1
  40bb24:	str	x9, [x8, #24]
  40bb28:	ldr	x8, [sp, #40]
  40bb2c:	mov	x9, xzr
  40bb30:	str	x9, [x8]
  40bb34:	ldur	x8, [x29, #-24]
  40bb38:	ldr	x9, [x8, #24]
  40bb3c:	subs	x9, x9, #0x1
  40bb40:	str	x9, [x8, #24]
  40bb44:	ldr	x8, [sp, #40]
  40bb48:	add	x8, x8, #0x10
  40bb4c:	str	x8, [sp, #40]
  40bb50:	b	40b9bc <__fxstatat@plt+0xa09c>
  40bb54:	mov	w8, #0x1                   	// #1
  40bb58:	and	w8, w8, #0x1
  40bb5c:	sturb	w8, [x29, #-1]
  40bb60:	ldurb	w8, [x29, #-1]
  40bb64:	and	w0, w8, #0x1
  40bb68:	ldp	x29, x30, [sp, #80]
  40bb6c:	add	sp, sp, #0x60
  40bb70:	ret
  40bb74:	sub	sp, sp, #0x60
  40bb78:	stp	x29, x30, [sp, #80]
  40bb7c:	add	x29, sp, #0x50
  40bb80:	stur	x0, [x29, #-16]
  40bb84:	stur	x1, [x29, #-24]
  40bb88:	stur	x2, [x29, #-32]
  40bb8c:	ldur	x8, [x29, #-24]
  40bb90:	cbnz	x8, 40bb98 <__fxstatat@plt+0xa278>
  40bb94:	bl	401760 <abort@plt>
  40bb98:	ldur	x0, [x29, #-16]
  40bb9c:	ldur	x1, [x29, #-24]
  40bba0:	add	x2, sp, #0x20
  40bba4:	mov	w8, wzr
  40bba8:	and	w3, w8, #0x1
  40bbac:	bl	40bdd4 <__fxstatat@plt+0xa4b4>
  40bbb0:	str	x0, [sp, #40]
  40bbb4:	cbz	x0, 40bbd4 <__fxstatat@plt+0xa2b4>
  40bbb8:	ldur	x8, [x29, #-32]
  40bbbc:	cbz	x8, 40bbcc <__fxstatat@plt+0xa2ac>
  40bbc0:	ldr	x8, [sp, #40]
  40bbc4:	ldur	x9, [x29, #-32]
  40bbc8:	str	x8, [x9]
  40bbcc:	stur	wzr, [x29, #-4]
  40bbd0:	b	40bdc4 <__fxstatat@plt+0xa4a4>
  40bbd4:	ldur	x8, [x29, #-16]
  40bbd8:	ldr	x8, [x8, #24]
  40bbdc:	ucvtf	s0, x8
  40bbe0:	ldur	x8, [x29, #-16]
  40bbe4:	ldr	x8, [x8, #40]
  40bbe8:	ldr	s1, [x8, #8]
  40bbec:	ldur	x8, [x29, #-16]
  40bbf0:	ldr	x8, [x8, #16]
  40bbf4:	ucvtf	s2, x8
  40bbf8:	fmul	s1, s1, s2
  40bbfc:	fcmp	s0, s1
  40bc00:	cset	w9, gt
  40bc04:	tbnz	w9, #0, 40bc0c <__fxstatat@plt+0xa2ec>
  40bc08:	b	40bd20 <__fxstatat@plt+0xa400>
  40bc0c:	ldur	x0, [x29, #-16]
  40bc10:	bl	40b2fc <__fxstatat@plt+0x99dc>
  40bc14:	ldur	x8, [x29, #-16]
  40bc18:	ldr	x8, [x8, #24]
  40bc1c:	ucvtf	s0, x8
  40bc20:	ldur	x8, [x29, #-16]
  40bc24:	ldr	x8, [x8, #40]
  40bc28:	ldr	s1, [x8, #8]
  40bc2c:	ldur	x8, [x29, #-16]
  40bc30:	ldr	x8, [x8, #16]
  40bc34:	ucvtf	s2, x8
  40bc38:	fmul	s1, s1, s2
  40bc3c:	fcmp	s0, s1
  40bc40:	cset	w9, gt
  40bc44:	tbnz	w9, #0, 40bc4c <__fxstatat@plt+0xa32c>
  40bc48:	b	40bd20 <__fxstatat@plt+0xa400>
  40bc4c:	ldur	x8, [x29, #-16]
  40bc50:	ldr	x8, [x8, #40]
  40bc54:	str	x8, [sp, #24]
  40bc58:	ldr	x8, [sp, #24]
  40bc5c:	ldrb	w9, [x8, #16]
  40bc60:	tbnz	w9, #0, 40bc68 <__fxstatat@plt+0xa348>
  40bc64:	b	40bc88 <__fxstatat@plt+0xa368>
  40bc68:	ldur	x8, [x29, #-16]
  40bc6c:	ldr	x8, [x8, #16]
  40bc70:	ucvtf	s0, x8
  40bc74:	ldr	x8, [sp, #24]
  40bc78:	ldr	s1, [x8, #12]
  40bc7c:	fmul	s0, s0, s1
  40bc80:	str	s0, [sp, #4]
  40bc84:	b	40bcb0 <__fxstatat@plt+0xa390>
  40bc88:	ldur	x8, [x29, #-16]
  40bc8c:	ldr	x8, [x8, #16]
  40bc90:	ucvtf	s0, x8
  40bc94:	ldr	x8, [sp, #24]
  40bc98:	ldr	s1, [x8, #12]
  40bc9c:	fmul	s0, s0, s1
  40bca0:	ldr	x8, [sp, #24]
  40bca4:	ldr	s1, [x8, #8]
  40bca8:	fmul	s0, s0, s1
  40bcac:	str	s0, [sp, #4]
  40bcb0:	ldr	s0, [sp, #4]
  40bcb4:	str	s0, [sp, #20]
  40bcb8:	ldr	s0, [sp, #20]
  40bcbc:	mov	w8, #0x5f800000            	// #1602224128
  40bcc0:	fmov	s1, w8
  40bcc4:	fcmp	s1, s0
  40bcc8:	cset	w8, ls  // ls = plast
  40bccc:	tbnz	w8, #0, 40bcd4 <__fxstatat@plt+0xa3b4>
  40bcd0:	b	40bce0 <__fxstatat@plt+0xa3c0>
  40bcd4:	mov	w8, #0xffffffff            	// #-1
  40bcd8:	stur	w8, [x29, #-4]
  40bcdc:	b	40bdc4 <__fxstatat@plt+0xa4a4>
  40bce0:	ldur	x0, [x29, #-16]
  40bce4:	ldr	s0, [sp, #20]
  40bce8:	fcvtzu	x1, s0
  40bcec:	bl	40b770 <__fxstatat@plt+0x9e50>
  40bcf0:	tbnz	w0, #0, 40bd00 <__fxstatat@plt+0xa3e0>
  40bcf4:	mov	w8, #0xffffffff            	// #-1
  40bcf8:	stur	w8, [x29, #-4]
  40bcfc:	b	40bdc4 <__fxstatat@plt+0xa4a4>
  40bd00:	ldur	x0, [x29, #-16]
  40bd04:	ldur	x1, [x29, #-24]
  40bd08:	add	x2, sp, #0x20
  40bd0c:	mov	w8, wzr
  40bd10:	and	w3, w8, #0x1
  40bd14:	bl	40bdd4 <__fxstatat@plt+0xa4b4>
  40bd18:	cbz	x0, 40bd20 <__fxstatat@plt+0xa400>
  40bd1c:	bl	401760 <abort@plt>
  40bd20:	ldr	x8, [sp, #32]
  40bd24:	ldr	x8, [x8]
  40bd28:	cbz	x8, 40bd90 <__fxstatat@plt+0xa470>
  40bd2c:	ldur	x0, [x29, #-16]
  40bd30:	bl	40bf8c <__fxstatat@plt+0xa66c>
  40bd34:	str	x0, [sp, #8]
  40bd38:	ldr	x8, [sp, #8]
  40bd3c:	cbnz	x8, 40bd4c <__fxstatat@plt+0xa42c>
  40bd40:	mov	w8, #0xffffffff            	// #-1
  40bd44:	stur	w8, [x29, #-4]
  40bd48:	b	40bdc4 <__fxstatat@plt+0xa4a4>
  40bd4c:	ldur	x8, [x29, #-24]
  40bd50:	ldr	x9, [sp, #8]
  40bd54:	str	x8, [x9]
  40bd58:	ldr	x8, [sp, #32]
  40bd5c:	ldr	x8, [x8, #8]
  40bd60:	ldr	x9, [sp, #8]
  40bd64:	str	x8, [x9, #8]
  40bd68:	ldr	x8, [sp, #8]
  40bd6c:	ldr	x9, [sp, #32]
  40bd70:	str	x8, [x9, #8]
  40bd74:	ldur	x8, [x29, #-16]
  40bd78:	ldr	x9, [x8, #32]
  40bd7c:	add	x9, x9, #0x1
  40bd80:	str	x9, [x8, #32]
  40bd84:	mov	w10, #0x1                   	// #1
  40bd88:	stur	w10, [x29, #-4]
  40bd8c:	b	40bdc4 <__fxstatat@plt+0xa4a4>
  40bd90:	ldur	x8, [x29, #-24]
  40bd94:	ldr	x9, [sp, #32]
  40bd98:	str	x8, [x9]
  40bd9c:	ldur	x8, [x29, #-16]
  40bda0:	ldr	x9, [x8, #32]
  40bda4:	add	x9, x9, #0x1
  40bda8:	str	x9, [x8, #32]
  40bdac:	ldur	x8, [x29, #-16]
  40bdb0:	ldr	x9, [x8, #24]
  40bdb4:	add	x9, x9, #0x1
  40bdb8:	str	x9, [x8, #24]
  40bdbc:	mov	w10, #0x1                   	// #1
  40bdc0:	stur	w10, [x29, #-4]
  40bdc4:	ldur	w0, [x29, #-4]
  40bdc8:	ldp	x29, x30, [sp, #80]
  40bdcc:	add	sp, sp, #0x60
  40bdd0:	ret
  40bdd4:	sub	sp, sp, #0x70
  40bdd8:	stp	x29, x30, [sp, #96]
  40bddc:	add	x29, sp, #0x60
  40bde0:	stur	x0, [x29, #-16]
  40bde4:	stur	x1, [x29, #-24]
  40bde8:	stur	x2, [x29, #-32]
  40bdec:	and	w8, w3, #0x1
  40bdf0:	sturb	w8, [x29, #-33]
  40bdf4:	ldur	x0, [x29, #-16]
  40bdf8:	ldur	x1, [x29, #-24]
  40bdfc:	bl	40ad40 <__fxstatat@plt+0x9420>
  40be00:	str	x0, [sp, #48]
  40be04:	ldr	x9, [sp, #48]
  40be08:	ldur	x10, [x29, #-32]
  40be0c:	str	x9, [x10]
  40be10:	ldr	x9, [sp, #48]
  40be14:	ldr	x9, [x9]
  40be18:	cbnz	x9, 40be28 <__fxstatat@plt+0xa508>
  40be1c:	mov	x8, xzr
  40be20:	stur	x8, [x29, #-8]
  40be24:	b	40bf7c <__fxstatat@plt+0xa65c>
  40be28:	ldur	x8, [x29, #-24]
  40be2c:	ldr	x9, [sp, #48]
  40be30:	ldr	x9, [x9]
  40be34:	cmp	x8, x9
  40be38:	b.eq	40be5c <__fxstatat@plt+0xa53c>  // b.none
  40be3c:	ldur	x8, [x29, #-16]
  40be40:	ldr	x8, [x8, #56]
  40be44:	ldur	x0, [x29, #-24]
  40be48:	ldr	x9, [sp, #48]
  40be4c:	ldr	x1, [x9]
  40be50:	blr	x8
  40be54:	tbnz	w0, #0, 40be5c <__fxstatat@plt+0xa53c>
  40be58:	b	40bec4 <__fxstatat@plt+0xa5a4>
  40be5c:	ldr	x8, [sp, #48]
  40be60:	ldr	x8, [x8]
  40be64:	str	x8, [sp, #32]
  40be68:	ldurb	w9, [x29, #-33]
  40be6c:	tbnz	w9, #0, 40be74 <__fxstatat@plt+0xa554>
  40be70:	b	40beb8 <__fxstatat@plt+0xa598>
  40be74:	ldr	x8, [sp, #48]
  40be78:	ldr	x8, [x8, #8]
  40be7c:	cbz	x8, 40beac <__fxstatat@plt+0xa58c>
  40be80:	ldr	x8, [sp, #48]
  40be84:	ldr	x8, [x8, #8]
  40be88:	str	x8, [sp, #24]
  40be8c:	ldr	x8, [sp, #48]
  40be90:	ldr	x9, [sp, #24]
  40be94:	ldr	q0, [x9]
  40be98:	str	q0, [x8]
  40be9c:	ldur	x0, [x29, #-16]
  40bea0:	ldr	x1, [sp, #24]
  40bea4:	bl	40c37c <__fxstatat@plt+0xaa5c>
  40bea8:	b	40beb8 <__fxstatat@plt+0xa598>
  40beac:	ldr	x8, [sp, #48]
  40beb0:	mov	x9, xzr
  40beb4:	str	x9, [x8]
  40beb8:	ldr	x8, [sp, #32]
  40bebc:	stur	x8, [x29, #-8]
  40bec0:	b	40bf7c <__fxstatat@plt+0xa65c>
  40bec4:	ldr	x8, [sp, #48]
  40bec8:	str	x8, [sp, #40]
  40becc:	ldr	x8, [sp, #40]
  40bed0:	ldr	x8, [x8, #8]
  40bed4:	cbz	x8, 40bf74 <__fxstatat@plt+0xa654>
  40bed8:	ldur	x8, [x29, #-24]
  40bedc:	ldr	x9, [sp, #40]
  40bee0:	ldr	x9, [x9, #8]
  40bee4:	ldr	x9, [x9]
  40bee8:	cmp	x8, x9
  40beec:	b.eq	40bf14 <__fxstatat@plt+0xa5f4>  // b.none
  40bef0:	ldur	x8, [x29, #-16]
  40bef4:	ldr	x8, [x8, #56]
  40bef8:	ldur	x0, [x29, #-24]
  40befc:	ldr	x9, [sp, #40]
  40bf00:	ldr	x9, [x9, #8]
  40bf04:	ldr	x1, [x9]
  40bf08:	blr	x8
  40bf0c:	tbnz	w0, #0, 40bf14 <__fxstatat@plt+0xa5f4>
  40bf10:	b	40bf64 <__fxstatat@plt+0xa644>
  40bf14:	ldr	x8, [sp, #40]
  40bf18:	ldr	x8, [x8, #8]
  40bf1c:	ldr	x8, [x8]
  40bf20:	str	x8, [sp, #16]
  40bf24:	ldurb	w9, [x29, #-33]
  40bf28:	tbnz	w9, #0, 40bf30 <__fxstatat@plt+0xa610>
  40bf2c:	b	40bf58 <__fxstatat@plt+0xa638>
  40bf30:	ldr	x8, [sp, #40]
  40bf34:	ldr	x8, [x8, #8]
  40bf38:	str	x8, [sp, #8]
  40bf3c:	ldr	x8, [sp, #8]
  40bf40:	ldr	x8, [x8, #8]
  40bf44:	ldr	x9, [sp, #40]
  40bf48:	str	x8, [x9, #8]
  40bf4c:	ldur	x0, [x29, #-16]
  40bf50:	ldr	x1, [sp, #8]
  40bf54:	bl	40c37c <__fxstatat@plt+0xaa5c>
  40bf58:	ldr	x8, [sp, #16]
  40bf5c:	stur	x8, [x29, #-8]
  40bf60:	b	40bf7c <__fxstatat@plt+0xa65c>
  40bf64:	ldr	x8, [sp, #40]
  40bf68:	ldr	x8, [x8, #8]
  40bf6c:	str	x8, [sp, #40]
  40bf70:	b	40becc <__fxstatat@plt+0xa5ac>
  40bf74:	mov	x8, xzr
  40bf78:	stur	x8, [x29, #-8]
  40bf7c:	ldur	x0, [x29, #-8]
  40bf80:	ldp	x29, x30, [sp, #96]
  40bf84:	add	sp, sp, #0x70
  40bf88:	ret
  40bf8c:	sub	sp, sp, #0x20
  40bf90:	stp	x29, x30, [sp, #16]
  40bf94:	add	x29, sp, #0x10
  40bf98:	str	x0, [sp, #8]
  40bf9c:	ldr	x8, [sp, #8]
  40bfa0:	ldr	x8, [x8, #72]
  40bfa4:	cbz	x8, 40bfc8 <__fxstatat@plt+0xa6a8>
  40bfa8:	ldr	x8, [sp, #8]
  40bfac:	ldr	x8, [x8, #72]
  40bfb0:	str	x8, [sp]
  40bfb4:	ldr	x8, [sp]
  40bfb8:	ldr	x8, [x8, #8]
  40bfbc:	ldr	x9, [sp, #8]
  40bfc0:	str	x8, [x9, #72]
  40bfc4:	b	40bfd4 <__fxstatat@plt+0xa6b4>
  40bfc8:	mov	x0, #0x10                  	// #16
  40bfcc:	bl	401670 <malloc@plt>
  40bfd0:	str	x0, [sp]
  40bfd4:	ldr	x0, [sp]
  40bfd8:	ldp	x29, x30, [sp, #16]
  40bfdc:	add	sp, sp, #0x20
  40bfe0:	ret
  40bfe4:	sub	sp, sp, #0x40
  40bfe8:	stp	x29, x30, [sp, #48]
  40bfec:	add	x29, sp, #0x30
  40bff0:	mov	w8, #0xffffffff            	// #-1
  40bff4:	add	x2, sp, #0x18
  40bff8:	stur	x0, [x29, #-8]
  40bffc:	stur	x1, [x29, #-16]
  40c000:	ldur	x0, [x29, #-8]
  40c004:	ldur	x1, [x29, #-16]
  40c008:	str	w8, [sp, #16]
  40c00c:	bl	40bb74 <__fxstatat@plt+0xa254>
  40c010:	str	w0, [sp, #20]
  40c014:	ldr	w8, [sp, #20]
  40c018:	ldr	w9, [sp, #16]
  40c01c:	cmp	w8, w9
  40c020:	b.ne	40c030 <__fxstatat@plt+0xa710>  // b.any
  40c024:	mov	x8, xzr
  40c028:	str	x8, [sp, #8]
  40c02c:	b	40c054 <__fxstatat@plt+0xa734>
  40c030:	ldr	w8, [sp, #20]
  40c034:	cbnz	w8, 40c044 <__fxstatat@plt+0xa724>
  40c038:	ldr	x8, [sp, #24]
  40c03c:	str	x8, [sp]
  40c040:	b	40c04c <__fxstatat@plt+0xa72c>
  40c044:	ldur	x8, [x29, #-16]
  40c048:	str	x8, [sp]
  40c04c:	ldr	x8, [sp]
  40c050:	str	x8, [sp, #8]
  40c054:	ldr	x8, [sp, #8]
  40c058:	mov	x0, x8
  40c05c:	ldp	x29, x30, [sp, #48]
  40c060:	add	sp, sp, #0x40
  40c064:	ret
  40c068:	sub	sp, sp, #0x60
  40c06c:	stp	x29, x30, [sp, #80]
  40c070:	add	x29, sp, #0x50
  40c074:	add	x2, sp, #0x28
  40c078:	stur	x0, [x29, #-16]
  40c07c:	stur	x1, [x29, #-24]
  40c080:	ldur	x0, [x29, #-16]
  40c084:	ldur	x1, [x29, #-24]
  40c088:	mov	w8, #0x1                   	// #1
  40c08c:	and	w3, w8, #0x1
  40c090:	bl	40bdd4 <__fxstatat@plt+0xa4b4>
  40c094:	stur	x0, [x29, #-32]
  40c098:	ldur	x9, [x29, #-32]
  40c09c:	cbnz	x9, 40c0ac <__fxstatat@plt+0xa78c>
  40c0a0:	mov	x8, xzr
  40c0a4:	stur	x8, [x29, #-8]
  40c0a8:	b	40c218 <__fxstatat@plt+0xa8f8>
  40c0ac:	ldur	x8, [x29, #-16]
  40c0b0:	ldr	x9, [x8, #32]
  40c0b4:	subs	x9, x9, #0x1
  40c0b8:	str	x9, [x8, #32]
  40c0bc:	ldr	x8, [sp, #40]
  40c0c0:	ldr	x8, [x8]
  40c0c4:	cbnz	x8, 40c210 <__fxstatat@plt+0xa8f0>
  40c0c8:	ldur	x8, [x29, #-16]
  40c0cc:	ldr	x9, [x8, #24]
  40c0d0:	subs	x9, x9, #0x1
  40c0d4:	str	x9, [x8, #24]
  40c0d8:	ldur	x8, [x29, #-16]
  40c0dc:	ldr	x8, [x8, #24]
  40c0e0:	ucvtf	s0, x8
  40c0e4:	ldur	x8, [x29, #-16]
  40c0e8:	ldr	x8, [x8, #40]
  40c0ec:	ldr	s1, [x8]
  40c0f0:	ldur	x8, [x29, #-16]
  40c0f4:	ldr	x8, [x8, #16]
  40c0f8:	ucvtf	s2, x8
  40c0fc:	fmul	s1, s1, s2
  40c100:	fcmp	s0, s1
  40c104:	cset	w10, mi  // mi = first
  40c108:	tbnz	w10, #0, 40c110 <__fxstatat@plt+0xa7f0>
  40c10c:	b	40c210 <__fxstatat@plt+0xa8f0>
  40c110:	ldur	x0, [x29, #-16]
  40c114:	bl	40b2fc <__fxstatat@plt+0x99dc>
  40c118:	ldur	x8, [x29, #-16]
  40c11c:	ldr	x8, [x8, #24]
  40c120:	ucvtf	s0, x8
  40c124:	ldur	x8, [x29, #-16]
  40c128:	ldr	x8, [x8, #40]
  40c12c:	ldr	s1, [x8]
  40c130:	ldur	x8, [x29, #-16]
  40c134:	ldr	x8, [x8, #16]
  40c138:	ucvtf	s2, x8
  40c13c:	fmul	s1, s1, s2
  40c140:	fcmp	s0, s1
  40c144:	cset	w9, mi  // mi = first
  40c148:	tbnz	w9, #0, 40c150 <__fxstatat@plt+0xa830>
  40c14c:	b	40c210 <__fxstatat@plt+0xa8f0>
  40c150:	ldur	x8, [x29, #-16]
  40c154:	ldr	x8, [x8, #40]
  40c158:	str	x8, [sp, #32]
  40c15c:	ldr	x8, [sp, #32]
  40c160:	ldrb	w9, [x8, #16]
  40c164:	tbnz	w9, #0, 40c16c <__fxstatat@plt+0xa84c>
  40c168:	b	40c18c <__fxstatat@plt+0xa86c>
  40c16c:	ldur	x8, [x29, #-16]
  40c170:	ldr	x8, [x8, #16]
  40c174:	ucvtf	s0, x8
  40c178:	ldr	x8, [sp, #32]
  40c17c:	ldr	s1, [x8, #4]
  40c180:	fmul	s0, s0, s1
  40c184:	str	s0, [sp, #4]
  40c188:	b	40c1b4 <__fxstatat@plt+0xa894>
  40c18c:	ldur	x8, [x29, #-16]
  40c190:	ldr	x8, [x8, #16]
  40c194:	ucvtf	s0, x8
  40c198:	ldr	x8, [sp, #32]
  40c19c:	ldr	s1, [x8, #4]
  40c1a0:	fmul	s0, s0, s1
  40c1a4:	ldr	x8, [sp, #32]
  40c1a8:	ldr	s1, [x8, #8]
  40c1ac:	fmul	s0, s0, s1
  40c1b0:	str	s0, [sp, #4]
  40c1b4:	ldr	s0, [sp, #4]
  40c1b8:	fcvtzu	x8, s0
  40c1bc:	str	x8, [sp, #24]
  40c1c0:	ldur	x0, [x29, #-16]
  40c1c4:	ldr	x1, [sp, #24]
  40c1c8:	bl	40b770 <__fxstatat@plt+0x9e50>
  40c1cc:	tbnz	w0, #0, 40c210 <__fxstatat@plt+0xa8f0>
  40c1d0:	ldur	x8, [x29, #-16]
  40c1d4:	ldr	x8, [x8, #72]
  40c1d8:	str	x8, [sp, #16]
  40c1dc:	ldr	x8, [sp, #16]
  40c1e0:	cbz	x8, 40c204 <__fxstatat@plt+0xa8e4>
  40c1e4:	ldr	x8, [sp, #16]
  40c1e8:	ldr	x8, [x8, #8]
  40c1ec:	str	x8, [sp, #8]
  40c1f0:	ldr	x0, [sp, #16]
  40c1f4:	bl	4017e0 <free@plt>
  40c1f8:	ldr	x8, [sp, #8]
  40c1fc:	str	x8, [sp, #16]
  40c200:	b	40c1dc <__fxstatat@plt+0xa8bc>
  40c204:	ldur	x8, [x29, #-16]
  40c208:	mov	x9, xzr
  40c20c:	str	x9, [x8, #72]
  40c210:	ldur	x8, [x29, #-32]
  40c214:	stur	x8, [x29, #-8]
  40c218:	ldur	x0, [x29, #-8]
  40c21c:	ldp	x29, x30, [sp, #80]
  40c220:	add	sp, sp, #0x60
  40c224:	ret
  40c228:	sub	sp, sp, #0x20
  40c22c:	stp	x29, x30, [sp, #16]
  40c230:	add	x29, sp, #0x10
  40c234:	str	x0, [sp, #8]
  40c238:	ldr	x8, [sp, #8]
  40c23c:	cmp	x8, #0xa
  40c240:	b.cs	40c24c <__fxstatat@plt+0xa92c>  // b.hs, b.nlast
  40c244:	mov	x8, #0xa                   	// #10
  40c248:	str	x8, [sp, #8]
  40c24c:	ldr	x8, [sp, #8]
  40c250:	orr	x8, x8, #0x1
  40c254:	str	x8, [sp, #8]
  40c258:	ldr	x8, [sp, #8]
  40c25c:	mov	x9, #0xffffffffffffffff    	// #-1
  40c260:	mov	w10, #0x0                   	// #0
  40c264:	cmp	x9, x8
  40c268:	str	w10, [sp, #4]
  40c26c:	b.eq	40c280 <__fxstatat@plt+0xa960>  // b.none
  40c270:	ldr	x0, [sp, #8]
  40c274:	bl	40c2ac <__fxstatat@plt+0xa98c>
  40c278:	eor	w8, w0, #0x1
  40c27c:	str	w8, [sp, #4]
  40c280:	ldr	w8, [sp, #4]
  40c284:	tbnz	w8, #0, 40c28c <__fxstatat@plt+0xa96c>
  40c288:	b	40c29c <__fxstatat@plt+0xa97c>
  40c28c:	ldr	x8, [sp, #8]
  40c290:	add	x8, x8, #0x2
  40c294:	str	x8, [sp, #8]
  40c298:	b	40c258 <__fxstatat@plt+0xa938>
  40c29c:	ldr	x0, [sp, #8]
  40c2a0:	ldp	x29, x30, [sp, #16]
  40c2a4:	add	sp, sp, #0x20
  40c2a8:	ret
  40c2ac:	sub	sp, sp, #0x20
  40c2b0:	mov	x8, #0x3                   	// #3
  40c2b4:	str	x0, [sp, #24]
  40c2b8:	str	x8, [sp, #16]
  40c2bc:	ldr	x8, [sp, #16]
  40c2c0:	ldr	x9, [sp, #16]
  40c2c4:	mul	x8, x8, x9
  40c2c8:	str	x8, [sp, #8]
  40c2cc:	ldr	x8, [sp, #8]
  40c2d0:	ldr	x9, [sp, #24]
  40c2d4:	mov	w10, #0x0                   	// #0
  40c2d8:	cmp	x8, x9
  40c2dc:	str	w10, [sp, #4]
  40c2e0:	b.cs	40c304 <__fxstatat@plt+0xa9e4>  // b.hs, b.nlast
  40c2e4:	ldr	x8, [sp, #24]
  40c2e8:	ldr	x9, [sp, #16]
  40c2ec:	udiv	x10, x8, x9
  40c2f0:	mul	x9, x10, x9
  40c2f4:	subs	x8, x8, x9
  40c2f8:	cmp	x8, #0x0
  40c2fc:	cset	w11, ne  // ne = any
  40c300:	str	w11, [sp, #4]
  40c304:	ldr	w8, [sp, #4]
  40c308:	tbnz	w8, #0, 40c310 <__fxstatat@plt+0xa9f0>
  40c30c:	b	40c344 <__fxstatat@plt+0xaa24>
  40c310:	ldr	x8, [sp, #16]
  40c314:	add	x8, x8, #0x1
  40c318:	str	x8, [sp, #16]
  40c31c:	ldr	x8, [sp, #16]
  40c320:	mov	x9, #0x4                   	// #4
  40c324:	mul	x8, x9, x8
  40c328:	ldr	x9, [sp, #8]
  40c32c:	add	x8, x9, x8
  40c330:	str	x8, [sp, #8]
  40c334:	ldr	x8, [sp, #16]
  40c338:	add	x8, x8, #0x1
  40c33c:	str	x8, [sp, #16]
  40c340:	b	40c2cc <__fxstatat@plt+0xa9ac>
  40c344:	ldr	x8, [sp, #24]
  40c348:	ldr	x9, [sp, #16]
  40c34c:	udiv	x10, x8, x9
  40c350:	mul	x9, x10, x9
  40c354:	subs	x8, x8, x9
  40c358:	mov	w11, wzr
  40c35c:	mov	w12, #0x1                   	// #1
  40c360:	cmp	x8, #0x0
  40c364:	csel	w11, w12, w11, ne  // ne = any
  40c368:	cmp	w11, #0x0
  40c36c:	cset	w11, ne  // ne = any
  40c370:	and	w0, w11, #0x1
  40c374:	add	sp, sp, #0x20
  40c378:	ret
  40c37c:	sub	sp, sp, #0x10
  40c380:	mov	x8, xzr
  40c384:	str	x0, [sp, #8]
  40c388:	str	x1, [sp]
  40c38c:	ldr	x9, [sp]
  40c390:	str	x8, [x9]
  40c394:	ldr	x8, [sp, #8]
  40c398:	ldr	x8, [x8, #72]
  40c39c:	ldr	x9, [sp]
  40c3a0:	str	x8, [x9, #8]
  40c3a4:	ldr	x8, [sp]
  40c3a8:	ldr	x9, [sp, #8]
  40c3ac:	str	x8, [x9, #72]
  40c3b0:	add	sp, sp, #0x10
  40c3b4:	ret
  40c3b8:	sub	sp, sp, #0x10
  40c3bc:	mov	w8, #0x1                   	// #1
  40c3c0:	str	x0, [sp, #8]
  40c3c4:	str	w1, [sp, #4]
  40c3c8:	ldr	x9, [sp, #8]
  40c3cc:	strb	w8, [x9, #28]
  40c3d0:	ldr	x9, [sp, #8]
  40c3d4:	str	wzr, [x9, #20]
  40c3d8:	ldr	x9, [sp, #8]
  40c3dc:	str	wzr, [x9, #24]
  40c3e0:	str	wzr, [sp]
  40c3e4:	ldr	w8, [sp]
  40c3e8:	cmp	w8, #0x4
  40c3ec:	b.ge	40c410 <__fxstatat@plt+0xaaf0>  // b.tcont
  40c3f0:	ldr	w8, [sp, #4]
  40c3f4:	ldr	x9, [sp, #8]
  40c3f8:	ldrsw	x10, [sp]
  40c3fc:	str	w8, [x9, x10, lsl #2]
  40c400:	ldr	w8, [sp]
  40c404:	add	w8, w8, #0x1
  40c408:	str	w8, [sp]
  40c40c:	b	40c3e4 <__fxstatat@plt+0xaac4>
  40c410:	ldr	w8, [sp, #4]
  40c414:	ldr	x9, [sp, #8]
  40c418:	str	w8, [x9, #16]
  40c41c:	add	sp, sp, #0x10
  40c420:	ret
  40c424:	sub	sp, sp, #0x10
  40c428:	str	x0, [sp, #8]
  40c42c:	ldr	x8, [sp, #8]
  40c430:	ldrb	w9, [x8, #28]
  40c434:	and	w0, w9, #0x1
  40c438:	add	sp, sp, #0x10
  40c43c:	ret
  40c440:	sub	sp, sp, #0x20
  40c444:	mov	w8, #0x4                   	// #4
  40c448:	str	x0, [sp, #24]
  40c44c:	str	w1, [sp, #20]
  40c450:	ldr	x9, [sp, #24]
  40c454:	ldr	w10, [x9, #20]
  40c458:	ldr	x9, [sp, #24]
  40c45c:	ldrb	w11, [x9, #28]
  40c460:	eor	w11, w11, #0x1
  40c464:	and	w11, w11, #0x1
  40c468:	add	w10, w10, w11
  40c46c:	udiv	w11, w10, w8
  40c470:	mul	w8, w11, w8
  40c474:	subs	w8, w10, w8
  40c478:	str	w8, [sp, #16]
  40c47c:	ldr	x9, [sp, #24]
  40c480:	ldr	w8, [sp, #16]
  40c484:	mov	w12, w8
  40c488:	ldr	w8, [x9, x12, lsl #2]
  40c48c:	str	w8, [sp, #12]
  40c490:	ldr	w8, [sp, #20]
  40c494:	ldr	x9, [sp, #24]
  40c498:	ldr	w10, [sp, #16]
  40c49c:	mov	w12, w10
  40c4a0:	str	w8, [x9, x12, lsl #2]
  40c4a4:	ldr	w8, [sp, #16]
  40c4a8:	ldr	x9, [sp, #24]
  40c4ac:	str	w8, [x9, #20]
  40c4b0:	ldr	w8, [sp, #16]
  40c4b4:	ldr	x9, [sp, #24]
  40c4b8:	ldr	w10, [x9, #24]
  40c4bc:	cmp	w8, w10
  40c4c0:	b.ne	40c4f8 <__fxstatat@plt+0xabd8>  // b.any
  40c4c4:	ldr	x8, [sp, #24]
  40c4c8:	ldr	w9, [x8, #24]
  40c4cc:	ldr	x8, [sp, #24]
  40c4d0:	ldrb	w10, [x8, #28]
  40c4d4:	eor	w10, w10, #0x1
  40c4d8:	and	w10, w10, #0x1
  40c4dc:	add	w9, w9, w10
  40c4e0:	mov	w10, #0x4                   	// #4
  40c4e4:	udiv	w11, w9, w10
  40c4e8:	mul	w10, w11, w10
  40c4ec:	subs	w9, w9, w10
  40c4f0:	ldr	x8, [sp, #24]
  40c4f4:	str	w9, [x8, #24]
  40c4f8:	ldr	x8, [sp, #24]
  40c4fc:	mov	w9, #0x0                   	// #0
  40c500:	strb	w9, [x8, #28]
  40c504:	ldr	w0, [sp, #12]
  40c508:	add	sp, sp, #0x20
  40c50c:	ret
  40c510:	sub	sp, sp, #0x20
  40c514:	stp	x29, x30, [sp, #16]
  40c518:	add	x29, sp, #0x10
  40c51c:	str	x0, [sp, #8]
  40c520:	ldr	x0, [sp, #8]
  40c524:	bl	40c424 <__fxstatat@plt+0xab04>
  40c528:	tbnz	w0, #0, 40c530 <__fxstatat@plt+0xac10>
  40c52c:	b	40c534 <__fxstatat@plt+0xac14>
  40c530:	bl	401760 <abort@plt>
  40c534:	ldr	x8, [sp, #8]
  40c538:	ldr	x9, [sp, #8]
  40c53c:	ldr	w10, [x9, #20]
  40c540:	mov	w9, w10
  40c544:	ldr	w10, [x8, x9, lsl #2]
  40c548:	str	w10, [sp, #4]
  40c54c:	ldr	x8, [sp, #8]
  40c550:	ldr	w10, [x8, #16]
  40c554:	ldr	x8, [sp, #8]
  40c558:	ldr	x9, [sp, #8]
  40c55c:	ldr	w11, [x9, #20]
  40c560:	mov	w9, w11
  40c564:	str	w10, [x8, x9, lsl #2]
  40c568:	ldr	x8, [sp, #8]
  40c56c:	ldr	w10, [x8, #20]
  40c570:	ldr	x8, [sp, #8]
  40c574:	ldr	w11, [x8, #24]
  40c578:	cmp	w10, w11
  40c57c:	b.ne	40c590 <__fxstatat@plt+0xac70>  // b.any
  40c580:	ldr	x8, [sp, #8]
  40c584:	mov	w9, #0x1                   	// #1
  40c588:	strb	w9, [x8, #28]
  40c58c:	b	40c5b8 <__fxstatat@plt+0xac98>
  40c590:	ldr	x8, [sp, #8]
  40c594:	ldr	w9, [x8, #20]
  40c598:	mov	w10, #0x4                   	// #4
  40c59c:	add	w9, w9, #0x4
  40c5a0:	subs	w9, w9, #0x1
  40c5a4:	udiv	w11, w9, w10
  40c5a8:	mul	w10, w11, w10
  40c5ac:	subs	w9, w9, w10
  40c5b0:	ldr	x8, [sp, #8]
  40c5b4:	str	w9, [x8, #20]
  40c5b8:	ldr	w0, [sp, #4]
  40c5bc:	ldp	x29, x30, [sp, #16]
  40c5c0:	add	sp, sp, #0x20
  40c5c4:	ret
  40c5c8:	sub	sp, sp, #0x20
  40c5cc:	stp	x29, x30, [sp, #16]
  40c5d0:	add	x29, sp, #0x10
  40c5d4:	mov	w0, #0xe                   	// #14
  40c5d8:	bl	401660 <nl_langinfo@plt>
  40c5dc:	str	x0, [sp, #8]
  40c5e0:	ldr	x8, [sp, #8]
  40c5e4:	cbnz	x8, 40c5f4 <__fxstatat@plt+0xacd4>
  40c5e8:	adrp	x8, 40e000 <__fxstatat@plt+0xc6e0>
  40c5ec:	add	x8, x8, #0x7e
  40c5f0:	str	x8, [sp, #8]
  40c5f4:	ldr	x8, [sp, #8]
  40c5f8:	ldrb	w9, [x8]
  40c5fc:	cbnz	w9, 40c60c <__fxstatat@plt+0xacec>
  40c600:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40c604:	add	x8, x8, #0x260
  40c608:	str	x8, [sp, #8]
  40c60c:	ldr	x0, [sp, #8]
  40c610:	ldp	x29, x30, [sp, #16]
  40c614:	add	sp, sp, #0x20
  40c618:	ret
  40c61c:	sub	sp, sp, #0x120
  40c620:	stp	x29, x30, [sp, #256]
  40c624:	str	x28, [sp, #272]
  40c628:	add	x29, sp, #0x100
  40c62c:	str	q7, [sp, #144]
  40c630:	str	q6, [sp, #128]
  40c634:	str	q5, [sp, #112]
  40c638:	str	q4, [sp, #96]
  40c63c:	str	q3, [sp, #80]
  40c640:	str	q2, [sp, #64]
  40c644:	str	q1, [sp, #48]
  40c648:	str	q0, [sp, #32]
  40c64c:	stur	x7, [x29, #-64]
  40c650:	stur	x6, [x29, #-72]
  40c654:	stur	x5, [x29, #-80]
  40c658:	stur	x4, [x29, #-88]
  40c65c:	stur	x3, [x29, #-96]
  40c660:	stur	w0, [x29, #-4]
  40c664:	stur	x1, [x29, #-16]
  40c668:	stur	w2, [x29, #-20]
  40c66c:	mov	w8, wzr
  40c670:	stur	w8, [x29, #-24]
  40c674:	ldurb	w8, [x29, #-20]
  40c678:	tbz	w8, #6, 40c724 <__fxstatat@plt+0xae04>
  40c67c:	b	40c680 <__fxstatat@plt+0xad60>
  40c680:	mov	w8, #0xffffff80            	// #-128
  40c684:	stur	w8, [x29, #-28]
  40c688:	mov	w8, #0xffffffd8            	// #-40
  40c68c:	stur	w8, [x29, #-32]
  40c690:	add	x9, x29, #0x20
  40c694:	stur	x9, [x29, #-56]
  40c698:	add	x9, sp, #0x20
  40c69c:	add	x9, x9, #0x80
  40c6a0:	stur	x9, [x29, #-40]
  40c6a4:	sub	x9, x29, #0x60
  40c6a8:	add	x9, x9, #0x28
  40c6ac:	stur	x9, [x29, #-48]
  40c6b0:	sub	x9, x29, #0x38
  40c6b4:	add	x9, x9, #0x18
  40c6b8:	ldur	w8, [x29, #-32]
  40c6bc:	mov	w10, w8
  40c6c0:	str	x9, [sp, #24]
  40c6c4:	str	w10, [sp, #20]
  40c6c8:	tbz	w8, #31, 40c700 <__fxstatat@plt+0xade0>
  40c6cc:	b	40c6d0 <__fxstatat@plt+0xadb0>
  40c6d0:	ldr	w8, [sp, #20]
  40c6d4:	add	w9, w8, #0x8
  40c6d8:	ldr	x10, [sp, #24]
  40c6dc:	str	w9, [x10]
  40c6e0:	subs	w9, w9, #0x0
  40c6e4:	b.gt	40c700 <__fxstatat@plt+0xade0>
  40c6e8:	b	40c6ec <__fxstatat@plt+0xadcc>
  40c6ec:	ldur	x8, [x29, #-48]
  40c6f0:	ldr	w9, [sp, #20]
  40c6f4:	add	x8, x8, w9, sxtw
  40c6f8:	str	x8, [sp, #8]
  40c6fc:	b	40c714 <__fxstatat@plt+0xadf4>
  40c700:	ldur	x8, [x29, #-56]
  40c704:	add	x9, x8, #0x8
  40c708:	stur	x9, [x29, #-56]
  40c70c:	str	x8, [sp, #8]
  40c710:	b	40c714 <__fxstatat@plt+0xadf4>
  40c714:	ldr	x8, [sp, #8]
  40c718:	ldr	w9, [x8]
  40c71c:	stur	w9, [x29, #-24]
  40c720:	b	40c724 <__fxstatat@plt+0xae04>
  40c724:	ldur	w0, [x29, #-4]
  40c728:	ldur	x1, [x29, #-16]
  40c72c:	ldur	w2, [x29, #-20]
  40c730:	ldur	w3, [x29, #-24]
  40c734:	bl	401890 <openat@plt>
  40c738:	bl	40c810 <__fxstatat@plt+0xaef0>
  40c73c:	ldr	x28, [sp, #272]
  40c740:	ldp	x29, x30, [sp, #256]
  40c744:	add	sp, sp, #0x120
  40c748:	ret
  40c74c:	sub	sp, sp, #0x50
  40c750:	stp	x29, x30, [sp, #64]
  40c754:	add	x29, sp, #0x40
  40c758:	mov	w8, #0x4900                	// #18688
  40c75c:	movk	w8, #0x8, lsl #16
  40c760:	stur	w0, [x29, #-12]
  40c764:	stur	x1, [x29, #-24]
  40c768:	stur	w2, [x29, #-28]
  40c76c:	str	x3, [sp, #24]
  40c770:	ldur	w9, [x29, #-28]
  40c774:	orr	w8, w8, w9
  40c778:	str	w8, [sp, #20]
  40c77c:	ldur	w0, [x29, #-12]
  40c780:	ldur	x1, [x29, #-24]
  40c784:	ldr	w2, [sp, #20]
  40c788:	bl	40c61c <__fxstatat@plt+0xacfc>
  40c78c:	str	w0, [sp, #16]
  40c790:	ldr	w8, [sp, #16]
  40c794:	cmp	w8, #0x0
  40c798:	cset	w8, ge  // ge = tcont
  40c79c:	tbnz	w8, #0, 40c7ac <__fxstatat@plt+0xae8c>
  40c7a0:	mov	x8, xzr
  40c7a4:	stur	x8, [x29, #-8]
  40c7a8:	b	40c800 <__fxstatat@plt+0xaee0>
  40c7ac:	ldr	w0, [sp, #16]
  40c7b0:	bl	401750 <fdopendir@plt>
  40c7b4:	str	x0, [sp, #8]
  40c7b8:	ldr	x8, [sp, #8]
  40c7bc:	cbz	x8, 40c7d0 <__fxstatat@plt+0xaeb0>
  40c7c0:	ldr	w8, [sp, #16]
  40c7c4:	ldr	x9, [sp, #24]
  40c7c8:	str	w8, [x9]
  40c7cc:	b	40c7f8 <__fxstatat@plt+0xaed8>
  40c7d0:	bl	4018c0 <__errno_location@plt>
  40c7d4:	ldr	w8, [x0]
  40c7d8:	str	w8, [sp, #4]
  40c7dc:	ldr	w0, [sp, #16]
  40c7e0:	bl	401720 <close@plt>
  40c7e4:	ldr	w8, [sp, #4]
  40c7e8:	str	w8, [sp]
  40c7ec:	bl	4018c0 <__errno_location@plt>
  40c7f0:	ldr	w8, [sp]
  40c7f4:	str	w8, [x0]
  40c7f8:	ldr	x8, [sp, #8]
  40c7fc:	stur	x8, [x29, #-8]
  40c800:	ldur	x0, [x29, #-8]
  40c804:	ldp	x29, x30, [sp, #64]
  40c808:	add	sp, sp, #0x50
  40c80c:	ret
  40c810:	sub	sp, sp, #0x20
  40c814:	stp	x29, x30, [sp, #16]
  40c818:	add	x29, sp, #0x10
  40c81c:	mov	w8, wzr
  40c820:	stur	w0, [x29, #-4]
  40c824:	ldur	w9, [x29, #-4]
  40c828:	cmp	w8, w9
  40c82c:	cset	w8, gt
  40c830:	tbnz	w8, #0, 40c87c <__fxstatat@plt+0xaf5c>
  40c834:	ldur	w8, [x29, #-4]
  40c838:	cmp	w8, #0x2
  40c83c:	b.gt	40c87c <__fxstatat@plt+0xaf5c>
  40c840:	ldur	w0, [x29, #-4]
  40c844:	bl	40d80c <__fxstatat@plt+0xbeec>
  40c848:	str	w0, [sp, #8]
  40c84c:	bl	4018c0 <__errno_location@plt>
  40c850:	ldr	w8, [x0]
  40c854:	str	w8, [sp, #4]
  40c858:	ldur	w0, [x29, #-4]
  40c85c:	bl	401720 <close@plt>
  40c860:	ldr	w8, [sp, #4]
  40c864:	str	w8, [sp]
  40c868:	bl	4018c0 <__errno_location@plt>
  40c86c:	ldr	w8, [sp]
  40c870:	str	w8, [x0]
  40c874:	ldr	w9, [sp, #8]
  40c878:	stur	w9, [x29, #-4]
  40c87c:	ldur	w0, [x29, #-4]
  40c880:	ldp	x29, x30, [sp, #16]
  40c884:	add	sp, sp, #0x20
  40c888:	ret
  40c88c:	sub	sp, sp, #0x30
  40c890:	stp	x29, x30, [sp, #32]
  40c894:	add	x29, sp, #0x20
  40c898:	str	x0, [sp, #16]
  40c89c:	str	wzr, [sp, #12]
  40c8a0:	str	wzr, [sp, #4]
  40c8a4:	ldr	x0, [sp, #16]
  40c8a8:	bl	401640 <fileno@plt>
  40c8ac:	str	w0, [sp, #8]
  40c8b0:	ldr	w8, [sp, #8]
  40c8b4:	cmp	w8, #0x0
  40c8b8:	cset	w8, ge  // ge = tcont
  40c8bc:	tbnz	w8, #0, 40c8d0 <__fxstatat@plt+0xafb0>
  40c8c0:	ldr	x0, [sp, #16]
  40c8c4:	bl	401650 <fclose@plt>
  40c8c8:	stur	w0, [x29, #-4]
  40c8cc:	b	40c950 <__fxstatat@plt+0xb030>
  40c8d0:	ldr	x0, [sp, #16]
  40c8d4:	bl	401860 <__freading@plt>
  40c8d8:	cbz	w0, 40c900 <__fxstatat@plt+0xafe0>
  40c8dc:	ldr	x0, [sp, #16]
  40c8e0:	bl	401640 <fileno@plt>
  40c8e4:	mov	x8, xzr
  40c8e8:	mov	x1, x8
  40c8ec:	mov	w2, #0x1                   	// #1
  40c8f0:	bl	401620 <lseek@plt>
  40c8f4:	mov	x8, #0xffffffffffffffff    	// #-1
  40c8f8:	cmp	x0, x8
  40c8fc:	b.eq	40c918 <__fxstatat@plt+0xaff8>  // b.none
  40c900:	ldr	x0, [sp, #16]
  40c904:	bl	40cef8 <__fxstatat@plt+0xb5d8>
  40c908:	cbz	w0, 40c918 <__fxstatat@plt+0xaff8>
  40c90c:	bl	4018c0 <__errno_location@plt>
  40c910:	ldr	w8, [x0]
  40c914:	str	w8, [sp, #12]
  40c918:	ldr	x0, [sp, #16]
  40c91c:	bl	401650 <fclose@plt>
  40c920:	str	w0, [sp, #4]
  40c924:	ldr	w8, [sp, #12]
  40c928:	cbz	w8, 40c948 <__fxstatat@plt+0xb028>
  40c92c:	ldr	w8, [sp, #12]
  40c930:	str	w8, [sp]
  40c934:	bl	4018c0 <__errno_location@plt>
  40c938:	ldr	w8, [sp]
  40c93c:	str	w8, [x0]
  40c940:	mov	w9, #0xffffffff            	// #-1
  40c944:	str	w9, [sp, #4]
  40c948:	ldr	w8, [sp, #4]
  40c94c:	stur	w8, [x29, #-4]
  40c950:	ldur	w0, [x29, #-4]
  40c954:	ldp	x29, x30, [sp, #32]
  40c958:	add	sp, sp, #0x30
  40c95c:	ret
  40c960:	sub	sp, sp, #0x180
  40c964:	stp	x29, x30, [sp, #352]
  40c968:	str	x28, [sp, #368]
  40c96c:	add	x29, sp, #0x160
  40c970:	str	q7, [sp, #224]
  40c974:	str	q6, [sp, #208]
  40c978:	str	q5, [sp, #192]
  40c97c:	str	q4, [sp, #176]
  40c980:	str	q3, [sp, #160]
  40c984:	str	q2, [sp, #144]
  40c988:	str	q1, [sp, #128]
  40c98c:	str	q0, [sp, #112]
  40c990:	stur	x7, [x29, #-72]
  40c994:	stur	x6, [x29, #-80]
  40c998:	stur	x5, [x29, #-88]
  40c99c:	stur	x4, [x29, #-96]
  40c9a0:	stur	x3, [x29, #-104]
  40c9a4:	stur	x2, [x29, #-112]
  40c9a8:	stur	w0, [x29, #-4]
  40c9ac:	stur	w1, [x29, #-8]
  40c9b0:	mov	w8, #0xffffffff            	// #-1
  40c9b4:	stur	w8, [x29, #-44]
  40c9b8:	mov	w8, #0xffffff80            	// #-128
  40c9bc:	stur	w8, [x29, #-12]
  40c9c0:	mov	w8, #0xffffffd0            	// #-48
  40c9c4:	stur	w8, [x29, #-16]
  40c9c8:	add	x9, sp, #0x70
  40c9cc:	add	x9, x9, #0x80
  40c9d0:	stur	x9, [x29, #-24]
  40c9d4:	sub	x9, x29, #0x70
  40c9d8:	add	x9, x9, #0x30
  40c9dc:	stur	x9, [x29, #-32]
  40c9e0:	add	x9, x29, #0x20
  40c9e4:	stur	x9, [x29, #-40]
  40c9e8:	ldur	w8, [x29, #-8]
  40c9ec:	mov	w10, w8
  40c9f0:	str	w10, [sp, #108]
  40c9f4:	cbz	w8, 40ca0c <__fxstatat@plt+0xb0ec>
  40c9f8:	b	40c9fc <__fxstatat@plt+0xb0dc>
  40c9fc:	ldr	w8, [sp, #108]
  40ca00:	subs	w9, w8, #0x406
  40ca04:	b.eq	40ca90 <__fxstatat@plt+0xb170>  // b.none
  40ca08:	b	40cb14 <__fxstatat@plt+0xb1f4>
  40ca0c:	sub	x8, x29, #0x28
  40ca10:	add	x8, x8, #0x18
  40ca14:	ldur	w9, [x29, #-16]
  40ca18:	mov	w10, w9
  40ca1c:	str	x8, [sp, #96]
  40ca20:	str	w10, [sp, #92]
  40ca24:	tbz	w9, #31, 40ca5c <__fxstatat@plt+0xb13c>
  40ca28:	b	40ca2c <__fxstatat@plt+0xb10c>
  40ca2c:	ldr	w8, [sp, #92]
  40ca30:	add	w9, w8, #0x8
  40ca34:	ldr	x10, [sp, #96]
  40ca38:	str	w9, [x10]
  40ca3c:	subs	w9, w9, #0x0
  40ca40:	b.gt	40ca5c <__fxstatat@plt+0xb13c>
  40ca44:	b	40ca48 <__fxstatat@plt+0xb128>
  40ca48:	ldur	x8, [x29, #-32]
  40ca4c:	ldr	w9, [sp, #92]
  40ca50:	add	x8, x8, w9, sxtw
  40ca54:	str	x8, [sp, #80]
  40ca58:	b	40ca70 <__fxstatat@plt+0xb150>
  40ca5c:	ldur	x8, [x29, #-40]
  40ca60:	add	x9, x8, #0x8
  40ca64:	stur	x9, [x29, #-40]
  40ca68:	str	x8, [sp, #80]
  40ca6c:	b	40ca70 <__fxstatat@plt+0xb150>
  40ca70:	ldr	x8, [sp, #80]
  40ca74:	ldr	w9, [x8]
  40ca78:	stur	w9, [x29, #-48]
  40ca7c:	ldur	w0, [x29, #-4]
  40ca80:	ldur	w1, [x29, #-48]
  40ca84:	bl	40cd58 <__fxstatat@plt+0xb438>
  40ca88:	stur	w0, [x29, #-44]
  40ca8c:	b	40cd44 <__fxstatat@plt+0xb424>
  40ca90:	sub	x8, x29, #0x28
  40ca94:	add	x8, x8, #0x18
  40ca98:	ldur	w9, [x29, #-16]
  40ca9c:	mov	w10, w9
  40caa0:	str	x8, [sp, #72]
  40caa4:	str	w10, [sp, #68]
  40caa8:	tbz	w9, #31, 40cae0 <__fxstatat@plt+0xb1c0>
  40caac:	b	40cab0 <__fxstatat@plt+0xb190>
  40cab0:	ldr	w8, [sp, #68]
  40cab4:	add	w9, w8, #0x8
  40cab8:	ldr	x10, [sp, #72]
  40cabc:	str	w9, [x10]
  40cac0:	subs	w9, w9, #0x0
  40cac4:	b.gt	40cae0 <__fxstatat@plt+0xb1c0>
  40cac8:	b	40cacc <__fxstatat@plt+0xb1ac>
  40cacc:	ldur	x8, [x29, #-32]
  40cad0:	ldr	w9, [sp, #68]
  40cad4:	add	x8, x8, w9, sxtw
  40cad8:	str	x8, [sp, #56]
  40cadc:	b	40caf4 <__fxstatat@plt+0xb1d4>
  40cae0:	ldur	x8, [x29, #-40]
  40cae4:	add	x9, x8, #0x8
  40cae8:	stur	x9, [x29, #-40]
  40caec:	str	x8, [sp, #56]
  40caf0:	b	40caf4 <__fxstatat@plt+0xb1d4>
  40caf4:	ldr	x8, [sp, #56]
  40caf8:	ldr	w9, [x8]
  40cafc:	stur	w9, [x29, #-52]
  40cb00:	ldur	w0, [x29, #-4]
  40cb04:	ldur	w1, [x29, #-52]
  40cb08:	bl	40cd94 <__fxstatat@plt+0xb474>
  40cb0c:	stur	w0, [x29, #-44]
  40cb10:	b	40cd44 <__fxstatat@plt+0xb424>
  40cb14:	ldur	w8, [x29, #-8]
  40cb18:	mov	w9, w8
  40cb1c:	str	w9, [sp, #52]
  40cb20:	cbz	w8, 40cc30 <__fxstatat@plt+0xb310>
  40cb24:	b	40cb28 <__fxstatat@plt+0xb208>
  40cb28:	ldr	w8, [sp, #52]
  40cb2c:	subs	w9, w8, #0x1
  40cb30:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cb34:	b	40cb38 <__fxstatat@plt+0xb218>
  40cb38:	ldr	w8, [sp, #52]
  40cb3c:	subs	w9, w8, #0x2
  40cb40:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cb44:	b	40cb48 <__fxstatat@plt+0xb228>
  40cb48:	ldr	w8, [sp, #52]
  40cb4c:	subs	w9, w8, #0x3
  40cb50:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cb54:	b	40cb58 <__fxstatat@plt+0xb238>
  40cb58:	ldr	w8, [sp, #52]
  40cb5c:	subs	w9, w8, #0x4
  40cb60:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cb64:	b	40cb68 <__fxstatat@plt+0xb248>
  40cb68:	ldr	w8, [sp, #52]
  40cb6c:	subs	w9, w8, #0x8
  40cb70:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cb74:	b	40cb78 <__fxstatat@plt+0xb258>
  40cb78:	ldr	w8, [sp, #52]
  40cb7c:	subs	w9, w8, #0x9
  40cb80:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cb84:	b	40cb88 <__fxstatat@plt+0xb268>
  40cb88:	ldr	w8, [sp, #52]
  40cb8c:	subs	w9, w8, #0xa
  40cb90:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cb94:	b	40cb98 <__fxstatat@plt+0xb278>
  40cb98:	ldr	w8, [sp, #52]
  40cb9c:	subs	w9, w8, #0xb
  40cba0:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cba4:	b	40cba8 <__fxstatat@plt+0xb288>
  40cba8:	ldr	w8, [sp, #52]
  40cbac:	subs	w9, w8, #0x400
  40cbb0:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cbb4:	b	40cbb8 <__fxstatat@plt+0xb298>
  40cbb8:	ldr	w8, [sp, #52]
  40cbbc:	subs	w9, w8, #0x401
  40cbc0:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cbc4:	b	40cbc8 <__fxstatat@plt+0xb2a8>
  40cbc8:	ldr	w8, [sp, #52]
  40cbcc:	subs	w9, w8, #0x402
  40cbd0:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cbd4:	b	40cbd8 <__fxstatat@plt+0xb2b8>
  40cbd8:	ldr	w8, [sp, #52]
  40cbdc:	subs	w9, w8, #0x406
  40cbe0:	subs	w9, w9, #0x2
  40cbe4:	b.cc	40cc30 <__fxstatat@plt+0xb310>  // b.lo, b.ul, b.last
  40cbe8:	b	40cbec <__fxstatat@plt+0xb2cc>
  40cbec:	ldr	w8, [sp, #52]
  40cbf0:	subs	w9, w8, #0x408
  40cbf4:	b.eq	40cc1c <__fxstatat@plt+0xb2fc>  // b.none
  40cbf8:	b	40cbfc <__fxstatat@plt+0xb2dc>
  40cbfc:	ldr	w8, [sp, #52]
  40cc00:	subs	w9, w8, #0x409
  40cc04:	b.eq	40cc30 <__fxstatat@plt+0xb310>  // b.none
  40cc08:	b	40cc0c <__fxstatat@plt+0xb2ec>
  40cc0c:	ldr	w8, [sp, #52]
  40cc10:	subs	w9, w8, #0x40a
  40cc14:	b.ne	40ccb8 <__fxstatat@plt+0xb398>  // b.any
  40cc18:	b	40cc1c <__fxstatat@plt+0xb2fc>
  40cc1c:	ldur	w0, [x29, #-4]
  40cc20:	ldur	w1, [x29, #-8]
  40cc24:	bl	401800 <fcntl@plt>
  40cc28:	stur	w0, [x29, #-44]
  40cc2c:	b	40cd40 <__fxstatat@plt+0xb420>
  40cc30:	sub	x8, x29, #0x28
  40cc34:	add	x8, x8, #0x18
  40cc38:	ldur	w9, [x29, #-16]
  40cc3c:	mov	w10, w9
  40cc40:	str	x8, [sp, #40]
  40cc44:	str	w10, [sp, #36]
  40cc48:	tbz	w9, #31, 40cc80 <__fxstatat@plt+0xb360>
  40cc4c:	b	40cc50 <__fxstatat@plt+0xb330>
  40cc50:	ldr	w8, [sp, #36]
  40cc54:	add	w9, w8, #0x8
  40cc58:	ldr	x10, [sp, #40]
  40cc5c:	str	w9, [x10]
  40cc60:	subs	w9, w9, #0x0
  40cc64:	b.gt	40cc80 <__fxstatat@plt+0xb360>
  40cc68:	b	40cc6c <__fxstatat@plt+0xb34c>
  40cc6c:	ldur	x8, [x29, #-32]
  40cc70:	ldr	w9, [sp, #36]
  40cc74:	add	x8, x8, w9, sxtw
  40cc78:	str	x8, [sp, #24]
  40cc7c:	b	40cc94 <__fxstatat@plt+0xb374>
  40cc80:	ldur	x8, [x29, #-40]
  40cc84:	add	x9, x8, #0x8
  40cc88:	stur	x9, [x29, #-40]
  40cc8c:	str	x8, [sp, #24]
  40cc90:	b	40cc94 <__fxstatat@plt+0xb374>
  40cc94:	ldr	x8, [sp, #24]
  40cc98:	ldr	w9, [x8]
  40cc9c:	stur	w9, [x29, #-56]
  40cca0:	ldur	w0, [x29, #-4]
  40cca4:	ldur	w1, [x29, #-8]
  40cca8:	ldur	w2, [x29, #-56]
  40ccac:	bl	401800 <fcntl@plt>
  40ccb0:	stur	w0, [x29, #-44]
  40ccb4:	b	40cd40 <__fxstatat@plt+0xb420>
  40ccb8:	sub	x8, x29, #0x28
  40ccbc:	add	x8, x8, #0x18
  40ccc0:	ldur	w9, [x29, #-16]
  40ccc4:	mov	w10, w9
  40ccc8:	str	x8, [sp, #16]
  40cccc:	str	w10, [sp, #12]
  40ccd0:	tbz	w9, #31, 40cd08 <__fxstatat@plt+0xb3e8>
  40ccd4:	b	40ccd8 <__fxstatat@plt+0xb3b8>
  40ccd8:	ldr	w8, [sp, #12]
  40ccdc:	add	w9, w8, #0x8
  40cce0:	ldr	x10, [sp, #16]
  40cce4:	str	w9, [x10]
  40cce8:	subs	w9, w9, #0x0
  40ccec:	b.gt	40cd08 <__fxstatat@plt+0xb3e8>
  40ccf0:	b	40ccf4 <__fxstatat@plt+0xb3d4>
  40ccf4:	ldur	x8, [x29, #-32]
  40ccf8:	ldr	w9, [sp, #12]
  40ccfc:	add	x8, x8, w9, sxtw
  40cd00:	str	x8, [sp]
  40cd04:	b	40cd1c <__fxstatat@plt+0xb3fc>
  40cd08:	ldur	x8, [x29, #-40]
  40cd0c:	add	x9, x8, #0x8
  40cd10:	stur	x9, [x29, #-40]
  40cd14:	str	x8, [sp]
  40cd18:	b	40cd1c <__fxstatat@plt+0xb3fc>
  40cd1c:	ldr	x8, [sp]
  40cd20:	ldr	x8, [x8]
  40cd24:	stur	x8, [x29, #-64]
  40cd28:	ldur	w0, [x29, #-4]
  40cd2c:	ldur	w1, [x29, #-8]
  40cd30:	ldur	x2, [x29, #-64]
  40cd34:	bl	401800 <fcntl@plt>
  40cd38:	stur	w0, [x29, #-44]
  40cd3c:	b	40cd40 <__fxstatat@plt+0xb420>
  40cd40:	b	40cd44 <__fxstatat@plt+0xb424>
  40cd44:	ldur	w0, [x29, #-44]
  40cd48:	ldr	x28, [sp, #368]
  40cd4c:	ldp	x29, x30, [sp, #352]
  40cd50:	add	sp, sp, #0x180
  40cd54:	ret
  40cd58:	sub	sp, sp, #0x20
  40cd5c:	stp	x29, x30, [sp, #16]
  40cd60:	add	x29, sp, #0x10
  40cd64:	mov	w8, wzr
  40cd68:	stur	w0, [x29, #-4]
  40cd6c:	str	w1, [sp, #8]
  40cd70:	ldur	w0, [x29, #-4]
  40cd74:	ldr	w2, [sp, #8]
  40cd78:	mov	w1, w8
  40cd7c:	bl	401800 <fcntl@plt>
  40cd80:	str	w0, [sp, #4]
  40cd84:	ldr	w0, [sp, #4]
  40cd88:	ldp	x29, x30, [sp, #16]
  40cd8c:	add	sp, sp, #0x20
  40cd90:	ret
  40cd94:	sub	sp, sp, #0x40
  40cd98:	stp	x29, x30, [sp, #48]
  40cd9c:	add	x29, sp, #0x30
  40cda0:	adrp	x8, 420000 <__fxstatat@plt+0x1e6e0>
  40cda4:	add	x8, x8, #0x420
  40cda8:	mov	w9, wzr
  40cdac:	stur	w0, [x29, #-4]
  40cdb0:	stur	w1, [x29, #-8]
  40cdb4:	ldr	w10, [x8]
  40cdb8:	cmp	w9, w10
  40cdbc:	cset	w9, gt
  40cdc0:	str	x8, [sp, #16]
  40cdc4:	tbnz	w9, #0, 40ce40 <__fxstatat@plt+0xb520>
  40cdc8:	ldur	w0, [x29, #-4]
  40cdcc:	ldur	w2, [x29, #-8]
  40cdd0:	mov	w1, #0x406                 	// #1030
  40cdd4:	bl	401800 <fcntl@plt>
  40cdd8:	stur	w0, [x29, #-12]
  40cddc:	ldur	w8, [x29, #-12]
  40cde0:	mov	w9, wzr
  40cde4:	cmp	w9, w8
  40cde8:	cset	w8, le
  40cdec:	tbnz	w8, #0, 40ce00 <__fxstatat@plt+0xb4e0>
  40cdf0:	bl	4018c0 <__errno_location@plt>
  40cdf4:	ldr	w8, [x0]
  40cdf8:	cmp	w8, #0x16
  40cdfc:	b.eq	40ce10 <__fxstatat@plt+0xb4f0>  // b.none
  40ce00:	mov	w8, #0x1                   	// #1
  40ce04:	ldr	x9, [sp, #16]
  40ce08:	str	w8, [x9]
  40ce0c:	b	40ce3c <__fxstatat@plt+0xb51c>
  40ce10:	ldur	w0, [x29, #-4]
  40ce14:	ldur	w1, [x29, #-8]
  40ce18:	bl	40cd58 <__fxstatat@plt+0xb438>
  40ce1c:	stur	w0, [x29, #-12]
  40ce20:	ldur	w8, [x29, #-12]
  40ce24:	cmp	w8, #0x0
  40ce28:	cset	w8, lt  // lt = tstop
  40ce2c:	tbnz	w8, #0, 40ce3c <__fxstatat@plt+0xb51c>
  40ce30:	mov	w8, #0xffffffff            	// #-1
  40ce34:	ldr	x9, [sp, #16]
  40ce38:	str	w8, [x9]
  40ce3c:	b	40ce50 <__fxstatat@plt+0xb530>
  40ce40:	ldur	w0, [x29, #-4]
  40ce44:	ldur	w1, [x29, #-8]
  40ce48:	bl	40cd58 <__fxstatat@plt+0xb438>
  40ce4c:	stur	w0, [x29, #-12]
  40ce50:	ldur	w8, [x29, #-12]
  40ce54:	mov	w9, wzr
  40ce58:	cmp	w9, w8
  40ce5c:	cset	w8, gt
  40ce60:	tbnz	w8, #0, 40cee8 <__fxstatat@plt+0xb5c8>
  40ce64:	ldr	x8, [sp, #16]
  40ce68:	ldr	w9, [x8]
  40ce6c:	mov	w10, #0xffffffff            	// #-1
  40ce70:	cmp	w9, w10
  40ce74:	b.ne	40cee8 <__fxstatat@plt+0xb5c8>  // b.any
  40ce78:	ldur	w0, [x29, #-12]
  40ce7c:	mov	w1, #0x1                   	// #1
  40ce80:	bl	401800 <fcntl@plt>
  40ce84:	stur	w0, [x29, #-16]
  40ce88:	ldur	w8, [x29, #-16]
  40ce8c:	cmp	w8, #0x0
  40ce90:	cset	w8, lt  // lt = tstop
  40ce94:	tbnz	w8, #0, 40ceb8 <__fxstatat@plt+0xb598>
  40ce98:	ldur	w0, [x29, #-12]
  40ce9c:	ldur	w8, [x29, #-16]
  40cea0:	orr	w2, w8, #0x1
  40cea4:	mov	w1, #0x2                   	// #2
  40cea8:	bl	401800 <fcntl@plt>
  40ceac:	mov	w8, #0xffffffff            	// #-1
  40ceb0:	cmp	w0, w8
  40ceb4:	b.ne	40cee8 <__fxstatat@plt+0xb5c8>  // b.any
  40ceb8:	bl	4018c0 <__errno_location@plt>
  40cebc:	ldr	w8, [x0]
  40cec0:	stur	w8, [x29, #-20]
  40cec4:	ldur	w0, [x29, #-12]
  40cec8:	bl	401720 <close@plt>
  40cecc:	ldur	w8, [x29, #-20]
  40ced0:	str	w8, [sp, #12]
  40ced4:	bl	4018c0 <__errno_location@plt>
  40ced8:	ldr	w8, [sp, #12]
  40cedc:	str	w8, [x0]
  40cee0:	mov	w9, #0xffffffff            	// #-1
  40cee4:	stur	w9, [x29, #-12]
  40cee8:	ldur	w0, [x29, #-12]
  40ceec:	ldp	x29, x30, [sp, #48]
  40cef0:	add	sp, sp, #0x40
  40cef4:	ret
  40cef8:	sub	sp, sp, #0x20
  40cefc:	stp	x29, x30, [sp, #16]
  40cf00:	add	x29, sp, #0x10
  40cf04:	str	x0, [sp]
  40cf08:	ldr	x8, [sp]
  40cf0c:	cbz	x8, 40cf1c <__fxstatat@plt+0xb5fc>
  40cf10:	ldr	x0, [sp]
  40cf14:	bl	401860 <__freading@plt>
  40cf18:	cbnz	w0, 40cf2c <__fxstatat@plt+0xb60c>
  40cf1c:	ldr	x0, [sp]
  40cf20:	bl	401810 <fflush@plt>
  40cf24:	stur	w0, [x29, #-4]
  40cf28:	b	40cf40 <__fxstatat@plt+0xb620>
  40cf2c:	ldr	x0, [sp]
  40cf30:	bl	40cf50 <__fxstatat@plt+0xb630>
  40cf34:	ldr	x0, [sp]
  40cf38:	bl	401810 <fflush@plt>
  40cf3c:	stur	w0, [x29, #-4]
  40cf40:	ldur	w0, [x29, #-4]
  40cf44:	ldp	x29, x30, [sp, #16]
  40cf48:	add	sp, sp, #0x20
  40cf4c:	ret
  40cf50:	sub	sp, sp, #0x20
  40cf54:	stp	x29, x30, [sp, #16]
  40cf58:	add	x29, sp, #0x10
  40cf5c:	str	x0, [sp, #8]
  40cf60:	ldr	x8, [sp, #8]
  40cf64:	ldr	w9, [x8]
  40cf68:	and	w9, w9, #0x100
  40cf6c:	cbz	w9, 40cf84 <__fxstatat@plt+0xb664>
  40cf70:	ldr	x0, [sp, #8]
  40cf74:	mov	x8, xzr
  40cf78:	mov	x1, x8
  40cf7c:	mov	w2, #0x1                   	// #1
  40cf80:	bl	40cf90 <__fxstatat@plt+0xb670>
  40cf84:	ldp	x29, x30, [sp, #16]
  40cf88:	add	sp, sp, #0x20
  40cf8c:	ret
  40cf90:	sub	sp, sp, #0x40
  40cf94:	stp	x29, x30, [sp, #48]
  40cf98:	add	x29, sp, #0x30
  40cf9c:	stur	x0, [x29, #-16]
  40cfa0:	str	x1, [sp, #24]
  40cfa4:	str	w2, [sp, #20]
  40cfa8:	ldur	x8, [x29, #-16]
  40cfac:	ldr	x8, [x8, #16]
  40cfb0:	ldur	x9, [x29, #-16]
  40cfb4:	ldr	x9, [x9, #8]
  40cfb8:	cmp	x8, x9
  40cfbc:	b.ne	40d03c <__fxstatat@plt+0xb71c>  // b.any
  40cfc0:	ldur	x8, [x29, #-16]
  40cfc4:	ldr	x8, [x8, #40]
  40cfc8:	ldur	x9, [x29, #-16]
  40cfcc:	ldr	x9, [x9, #32]
  40cfd0:	cmp	x8, x9
  40cfd4:	b.ne	40d03c <__fxstatat@plt+0xb71c>  // b.any
  40cfd8:	ldur	x8, [x29, #-16]
  40cfdc:	ldr	x8, [x8, #72]
  40cfe0:	cbnz	x8, 40d03c <__fxstatat@plt+0xb71c>
  40cfe4:	ldur	x0, [x29, #-16]
  40cfe8:	bl	401640 <fileno@plt>
  40cfec:	ldr	x1, [sp, #24]
  40cff0:	ldr	w2, [sp, #20]
  40cff4:	bl	401620 <lseek@plt>
  40cff8:	str	x0, [sp, #8]
  40cffc:	ldr	x8, [sp, #8]
  40d000:	mov	x9, #0xffffffffffffffff    	// #-1
  40d004:	cmp	x8, x9
  40d008:	b.ne	40d018 <__fxstatat@plt+0xb6f8>  // b.any
  40d00c:	mov	w8, #0xffffffff            	// #-1
  40d010:	stur	w8, [x29, #-4]
  40d014:	b	40d050 <__fxstatat@plt+0xb730>
  40d018:	ldur	x8, [x29, #-16]
  40d01c:	ldr	w9, [x8]
  40d020:	and	w9, w9, #0xffffffef
  40d024:	str	w9, [x8]
  40d028:	ldr	x8, [sp, #8]
  40d02c:	ldur	x10, [x29, #-16]
  40d030:	str	x8, [x10, #144]
  40d034:	stur	wzr, [x29, #-4]
  40d038:	b	40d050 <__fxstatat@plt+0xb730>
  40d03c:	ldur	x0, [x29, #-16]
  40d040:	ldr	x1, [sp, #24]
  40d044:	ldr	w2, [sp, #20]
  40d048:	bl	4017d0 <fseeko@plt>
  40d04c:	stur	w0, [x29, #-4]
  40d050:	ldur	w0, [x29, #-4]
  40d054:	ldp	x29, x30, [sp, #48]
  40d058:	add	sp, sp, #0x40
  40d05c:	ret
  40d060:	sub	sp, sp, #0x10
  40d064:	mov	w8, #0x40                  	// #64
  40d068:	str	x0, [sp, #8]
  40d06c:	str	w1, [sp, #4]
  40d070:	ldr	x9, [sp, #8]
  40d074:	ldr	w10, [sp, #4]
  40d078:	mov	w11, w10
  40d07c:	lsl	x9, x9, x11
  40d080:	ldr	x11, [sp, #8]
  40d084:	ldr	w10, [sp, #4]
  40d088:	subs	w8, w8, w10
  40d08c:	mov	w12, w8
  40d090:	lsr	x11, x11, x12
  40d094:	orr	x0, x9, x11
  40d098:	add	sp, sp, #0x10
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x10
  40d0a4:	mov	w8, #0x40                  	// #64
  40d0a8:	str	x0, [sp, #8]
  40d0ac:	str	w1, [sp, #4]
  40d0b0:	ldr	x9, [sp, #8]
  40d0b4:	ldr	w10, [sp, #4]
  40d0b8:	mov	w11, w10
  40d0bc:	lsr	x9, x9, x11
  40d0c0:	ldr	x11, [sp, #8]
  40d0c4:	ldr	w10, [sp, #4]
  40d0c8:	subs	w8, w8, w10
  40d0cc:	mov	w12, w8
  40d0d0:	lsl	x11, x11, x12
  40d0d4:	orr	x0, x9, x11
  40d0d8:	add	sp, sp, #0x10
  40d0dc:	ret
  40d0e0:	sub	sp, sp, #0x10
  40d0e4:	mov	w8, #0x20                  	// #32
  40d0e8:	str	w0, [sp, #12]
  40d0ec:	str	w1, [sp, #8]
  40d0f0:	ldr	w9, [sp, #12]
  40d0f4:	ldr	w10, [sp, #8]
  40d0f8:	lsl	w9, w9, w10
  40d0fc:	ldr	w10, [sp, #12]
  40d100:	ldr	w11, [sp, #8]
  40d104:	subs	w8, w8, w11
  40d108:	lsr	w8, w10, w8
  40d10c:	orr	w0, w9, w8
  40d110:	add	sp, sp, #0x10
  40d114:	ret
  40d118:	sub	sp, sp, #0x10
  40d11c:	mov	w8, #0x20                  	// #32
  40d120:	str	w0, [sp, #12]
  40d124:	str	w1, [sp, #8]
  40d128:	ldr	w9, [sp, #12]
  40d12c:	ldr	w10, [sp, #8]
  40d130:	lsr	w9, w9, w10
  40d134:	ldr	w10, [sp, #12]
  40d138:	ldr	w11, [sp, #8]
  40d13c:	subs	w8, w8, w11
  40d140:	lsl	w8, w10, w8
  40d144:	orr	w0, w9, w8
  40d148:	add	sp, sp, #0x10
  40d14c:	ret
  40d150:	sub	sp, sp, #0x10
  40d154:	mov	x8, #0x40                  	// #64
  40d158:	str	x0, [sp, #8]
  40d15c:	str	w1, [sp, #4]
  40d160:	ldr	x9, [sp, #8]
  40d164:	ldr	w10, [sp, #4]
  40d168:	mov	w11, w10
  40d16c:	lsl	x9, x9, x11
  40d170:	ldr	x11, [sp, #8]
  40d174:	ldrsw	x12, [sp, #4]
  40d178:	subs	x8, x8, x12
  40d17c:	lsr	x8, x11, x8
  40d180:	orr	x0, x9, x8
  40d184:	add	sp, sp, #0x10
  40d188:	ret
  40d18c:	sub	sp, sp, #0x10
  40d190:	mov	x8, #0x40                  	// #64
  40d194:	str	x0, [sp, #8]
  40d198:	str	w1, [sp, #4]
  40d19c:	ldr	x9, [sp, #8]
  40d1a0:	ldr	w10, [sp, #4]
  40d1a4:	mov	w11, w10
  40d1a8:	lsr	x9, x9, x11
  40d1ac:	ldr	x11, [sp, #8]
  40d1b0:	ldrsw	x12, [sp, #4]
  40d1b4:	subs	x8, x8, x12
  40d1b8:	lsl	x8, x11, x8
  40d1bc:	orr	x0, x9, x8
  40d1c0:	add	sp, sp, #0x10
  40d1c4:	ret
  40d1c8:	sub	sp, sp, #0x10
  40d1cc:	mov	w8, #0x10                  	// #16
  40d1d0:	strh	w0, [sp, #14]
  40d1d4:	str	w1, [sp, #8]
  40d1d8:	ldrh	w9, [sp, #14]
  40d1dc:	ldr	w10, [sp, #8]
  40d1e0:	lsl	w9, w9, w10
  40d1e4:	ldrh	w10, [sp, #14]
  40d1e8:	ldr	w11, [sp, #8]
  40d1ec:	subs	w8, w8, w11
  40d1f0:	asr	w8, w10, w8
  40d1f4:	orr	w8, w9, w8
  40d1f8:	and	w8, w8, #0xffff
  40d1fc:	mov	w0, w8
  40d200:	add	sp, sp, #0x10
  40d204:	ret
  40d208:	sub	sp, sp, #0x10
  40d20c:	mov	w8, #0x10                  	// #16
  40d210:	strh	w0, [sp, #14]
  40d214:	str	w1, [sp, #8]
  40d218:	ldrh	w9, [sp, #14]
  40d21c:	ldr	w10, [sp, #8]
  40d220:	asr	w9, w9, w10
  40d224:	ldrh	w10, [sp, #14]
  40d228:	ldr	w11, [sp, #8]
  40d22c:	subs	w8, w8, w11
  40d230:	lsl	w8, w10, w8
  40d234:	orr	w8, w9, w8
  40d238:	and	w8, w8, #0xffff
  40d23c:	mov	w0, w8
  40d240:	add	sp, sp, #0x10
  40d244:	ret
  40d248:	sub	sp, sp, #0x10
  40d24c:	mov	w8, #0x8                   	// #8
  40d250:	strb	w0, [sp, #15]
  40d254:	str	w1, [sp, #8]
  40d258:	ldrb	w9, [sp, #15]
  40d25c:	ldr	w10, [sp, #8]
  40d260:	lsl	w9, w9, w10
  40d264:	ldrb	w10, [sp, #15]
  40d268:	ldr	w11, [sp, #8]
  40d26c:	subs	w8, w8, w11
  40d270:	asr	w8, w10, w8
  40d274:	orr	w8, w9, w8
  40d278:	and	w8, w8, #0xff
  40d27c:	mov	w0, w8
  40d280:	add	sp, sp, #0x10
  40d284:	ret
  40d288:	sub	sp, sp, #0x10
  40d28c:	mov	w8, #0x8                   	// #8
  40d290:	strb	w0, [sp, #15]
  40d294:	str	w1, [sp, #8]
  40d298:	ldrb	w9, [sp, #15]
  40d29c:	ldr	w10, [sp, #8]
  40d2a0:	asr	w9, w9, w10
  40d2a4:	ldrb	w10, [sp, #15]
  40d2a8:	ldr	w11, [sp, #8]
  40d2ac:	subs	w8, w8, w11
  40d2b0:	lsl	w8, w10, w8
  40d2b4:	orr	w8, w9, w8
  40d2b8:	and	w8, w8, #0xff
  40d2bc:	mov	w0, w8
  40d2c0:	add	sp, sp, #0x10
  40d2c4:	ret
  40d2c8:	sub	sp, sp, #0x10
  40d2cc:	str	w0, [sp, #8]
  40d2d0:	ldr	w8, [sp, #8]
  40d2d4:	subs	w9, w8, #0x30
  40d2d8:	cmp	w9, #0x9
  40d2dc:	str	w8, [sp, #4]
  40d2e0:	b.ls	40d318 <__fxstatat@plt+0xb9f8>  // b.plast
  40d2e4:	b	40d2e8 <__fxstatat@plt+0xb9c8>
  40d2e8:	ldr	w8, [sp, #4]
  40d2ec:	subs	w9, w8, #0x41
  40d2f0:	cmp	w9, #0x19
  40d2f4:	b.ls	40d318 <__fxstatat@plt+0xb9f8>  // b.plast
  40d2f8:	b	40d2fc <__fxstatat@plt+0xb9dc>
  40d2fc:	ldr	w8, [sp, #4]
  40d300:	subs	w9, w8, #0x61
  40d304:	cmp	w9, #0x19
  40d308:	cset	w9, ls  // ls = plast
  40d30c:	eor	w9, w9, #0x1
  40d310:	tbnz	w9, #0, 40d328 <__fxstatat@plt+0xba08>
  40d314:	b	40d318 <__fxstatat@plt+0xb9f8>
  40d318:	mov	w8, #0x1                   	// #1
  40d31c:	and	w8, w8, #0x1
  40d320:	strb	w8, [sp, #15]
  40d324:	b	40d334 <__fxstatat@plt+0xba14>
  40d328:	mov	w8, wzr
  40d32c:	and	w8, w8, #0x1
  40d330:	strb	w8, [sp, #15]
  40d334:	ldrb	w8, [sp, #15]
  40d338:	and	w0, w8, #0x1
  40d33c:	add	sp, sp, #0x10
  40d340:	ret
  40d344:	sub	sp, sp, #0x10
  40d348:	str	w0, [sp, #8]
  40d34c:	ldr	w8, [sp, #8]
  40d350:	subs	w9, w8, #0x41
  40d354:	cmp	w9, #0x19
  40d358:	str	w8, [sp, #4]
  40d35c:	b.ls	40d380 <__fxstatat@plt+0xba60>  // b.plast
  40d360:	b	40d364 <__fxstatat@plt+0xba44>
  40d364:	ldr	w8, [sp, #4]
  40d368:	subs	w9, w8, #0x61
  40d36c:	cmp	w9, #0x19
  40d370:	cset	w9, ls  // ls = plast
  40d374:	eor	w9, w9, #0x1
  40d378:	tbnz	w9, #0, 40d390 <__fxstatat@plt+0xba70>
  40d37c:	b	40d380 <__fxstatat@plt+0xba60>
  40d380:	mov	w8, #0x1                   	// #1
  40d384:	and	w8, w8, #0x1
  40d388:	strb	w8, [sp, #15]
  40d38c:	b	40d39c <__fxstatat@plt+0xba7c>
  40d390:	mov	w8, wzr
  40d394:	and	w8, w8, #0x1
  40d398:	strb	w8, [sp, #15]
  40d39c:	ldrb	w8, [sp, #15]
  40d3a0:	and	w0, w8, #0x1
  40d3a4:	add	sp, sp, #0x10
  40d3a8:	ret
  40d3ac:	sub	sp, sp, #0x10
  40d3b0:	str	w0, [sp, #8]
  40d3b4:	ldr	w8, [sp, #8]
  40d3b8:	subs	w8, w8, #0x0
  40d3bc:	cmp	w8, #0x7f
  40d3c0:	cset	w8, ls  // ls = plast
  40d3c4:	eor	w8, w8, #0x1
  40d3c8:	tbnz	w8, #0, 40d3e0 <__fxstatat@plt+0xbac0>
  40d3cc:	b	40d3d0 <__fxstatat@plt+0xbab0>
  40d3d0:	mov	w8, #0x1                   	// #1
  40d3d4:	and	w8, w8, #0x1
  40d3d8:	strb	w8, [sp, #15]
  40d3dc:	b	40d3ec <__fxstatat@plt+0xbacc>
  40d3e0:	mov	w8, wzr
  40d3e4:	and	w8, w8, #0x1
  40d3e8:	strb	w8, [sp, #15]
  40d3ec:	ldrb	w8, [sp, #15]
  40d3f0:	and	w0, w8, #0x1
  40d3f4:	add	sp, sp, #0x10
  40d3f8:	ret
  40d3fc:	sub	sp, sp, #0x10
  40d400:	str	w0, [sp, #12]
  40d404:	ldr	w8, [sp, #12]
  40d408:	mov	w9, #0x1                   	// #1
  40d40c:	cmp	w8, #0x20
  40d410:	str	w9, [sp, #8]
  40d414:	b.eq	40d428 <__fxstatat@plt+0xbb08>  // b.none
  40d418:	ldr	w8, [sp, #12]
  40d41c:	cmp	w8, #0x9
  40d420:	cset	w8, eq  // eq = none
  40d424:	str	w8, [sp, #8]
  40d428:	ldr	w8, [sp, #8]
  40d42c:	and	w0, w8, #0x1
  40d430:	add	sp, sp, #0x10
  40d434:	ret
  40d438:	sub	sp, sp, #0x10
  40d43c:	str	w0, [sp, #8]
  40d440:	ldr	w8, [sp, #8]
  40d444:	subs	w9, w8, #0x0
  40d448:	cmp	w9, #0x1f
  40d44c:	str	w8, [sp, #4]
  40d450:	b.ls	40d470 <__fxstatat@plt+0xbb50>  // b.plast
  40d454:	b	40d458 <__fxstatat@plt+0xbb38>
  40d458:	ldr	w8, [sp, #4]
  40d45c:	cmp	w8, #0x7f
  40d460:	cset	w9, eq  // eq = none
  40d464:	eor	w9, w9, #0x1
  40d468:	tbnz	w9, #0, 40d480 <__fxstatat@plt+0xbb60>
  40d46c:	b	40d470 <__fxstatat@plt+0xbb50>
  40d470:	mov	w8, #0x1                   	// #1
  40d474:	and	w8, w8, #0x1
  40d478:	strb	w8, [sp, #15]
  40d47c:	b	40d48c <__fxstatat@plt+0xbb6c>
  40d480:	mov	w8, wzr
  40d484:	and	w8, w8, #0x1
  40d488:	strb	w8, [sp, #15]
  40d48c:	ldrb	w8, [sp, #15]
  40d490:	and	w0, w8, #0x1
  40d494:	add	sp, sp, #0x10
  40d498:	ret
  40d49c:	sub	sp, sp, #0x10
  40d4a0:	str	w0, [sp, #8]
  40d4a4:	ldr	w8, [sp, #8]
  40d4a8:	subs	w8, w8, #0x30
  40d4ac:	cmp	w8, #0x9
  40d4b0:	cset	w8, ls  // ls = plast
  40d4b4:	eor	w8, w8, #0x1
  40d4b8:	tbnz	w8, #0, 40d4d0 <__fxstatat@plt+0xbbb0>
  40d4bc:	b	40d4c0 <__fxstatat@plt+0xbba0>
  40d4c0:	mov	w8, #0x1                   	// #1
  40d4c4:	and	w8, w8, #0x1
  40d4c8:	strb	w8, [sp, #15]
  40d4cc:	b	40d4dc <__fxstatat@plt+0xbbbc>
  40d4d0:	mov	w8, wzr
  40d4d4:	and	w8, w8, #0x1
  40d4d8:	strb	w8, [sp, #15]
  40d4dc:	ldrb	w8, [sp, #15]
  40d4e0:	and	w0, w8, #0x1
  40d4e4:	add	sp, sp, #0x10
  40d4e8:	ret
  40d4ec:	sub	sp, sp, #0x10
  40d4f0:	str	w0, [sp, #8]
  40d4f4:	ldr	w8, [sp, #8]
  40d4f8:	subs	w8, w8, #0x21
  40d4fc:	cmp	w8, #0x5d
  40d500:	cset	w8, ls  // ls = plast
  40d504:	eor	w8, w8, #0x1
  40d508:	tbnz	w8, #0, 40d520 <__fxstatat@plt+0xbc00>
  40d50c:	b	40d510 <__fxstatat@plt+0xbbf0>
  40d510:	mov	w8, #0x1                   	// #1
  40d514:	and	w8, w8, #0x1
  40d518:	strb	w8, [sp, #15]
  40d51c:	b	40d52c <__fxstatat@plt+0xbc0c>
  40d520:	mov	w8, wzr
  40d524:	and	w8, w8, #0x1
  40d528:	strb	w8, [sp, #15]
  40d52c:	ldrb	w8, [sp, #15]
  40d530:	and	w0, w8, #0x1
  40d534:	add	sp, sp, #0x10
  40d538:	ret
  40d53c:	sub	sp, sp, #0x10
  40d540:	str	w0, [sp, #8]
  40d544:	ldr	w8, [sp, #8]
  40d548:	subs	w8, w8, #0x61
  40d54c:	cmp	w8, #0x19
  40d550:	cset	w8, ls  // ls = plast
  40d554:	eor	w8, w8, #0x1
  40d558:	tbnz	w8, #0, 40d570 <__fxstatat@plt+0xbc50>
  40d55c:	b	40d560 <__fxstatat@plt+0xbc40>
  40d560:	mov	w8, #0x1                   	// #1
  40d564:	and	w8, w8, #0x1
  40d568:	strb	w8, [sp, #15]
  40d56c:	b	40d57c <__fxstatat@plt+0xbc5c>
  40d570:	mov	w8, wzr
  40d574:	and	w8, w8, #0x1
  40d578:	strb	w8, [sp, #15]
  40d57c:	ldrb	w8, [sp, #15]
  40d580:	and	w0, w8, #0x1
  40d584:	add	sp, sp, #0x10
  40d588:	ret
  40d58c:	sub	sp, sp, #0x10
  40d590:	str	w0, [sp, #8]
  40d594:	ldr	w8, [sp, #8]
  40d598:	subs	w8, w8, #0x20
  40d59c:	cmp	w8, #0x5e
  40d5a0:	cset	w8, ls  // ls = plast
  40d5a4:	eor	w8, w8, #0x1
  40d5a8:	tbnz	w8, #0, 40d5c0 <__fxstatat@plt+0xbca0>
  40d5ac:	b	40d5b0 <__fxstatat@plt+0xbc90>
  40d5b0:	mov	w8, #0x1                   	// #1
  40d5b4:	and	w8, w8, #0x1
  40d5b8:	strb	w8, [sp, #15]
  40d5bc:	b	40d5cc <__fxstatat@plt+0xbcac>
  40d5c0:	mov	w8, wzr
  40d5c4:	and	w8, w8, #0x1
  40d5c8:	strb	w8, [sp, #15]
  40d5cc:	ldrb	w8, [sp, #15]
  40d5d0:	and	w0, w8, #0x1
  40d5d4:	add	sp, sp, #0x10
  40d5d8:	ret
  40d5dc:	sub	sp, sp, #0x10
  40d5e0:	str	w0, [sp, #8]
  40d5e4:	ldr	w8, [sp, #8]
  40d5e8:	subs	w8, w8, #0x21
  40d5ec:	mov	w9, w8
  40d5f0:	ubfx	x9, x9, #0, #32
  40d5f4:	cmp	x9, #0x5d
  40d5f8:	str	x9, [sp]
  40d5fc:	b.hi	40d628 <__fxstatat@plt+0xbd08>  // b.pmore
  40d600:	adrp	x8, 40f000 <__fxstatat@plt+0xd6e0>
  40d604:	add	x8, x8, #0x268
  40d608:	ldr	x11, [sp]
  40d60c:	ldrsw	x10, [x8, x11, lsl #2]
  40d610:	add	x9, x8, x10
  40d614:	br	x9
  40d618:	mov	w8, #0x1                   	// #1
  40d61c:	and	w8, w8, #0x1
  40d620:	strb	w8, [sp, #15]
  40d624:	b	40d634 <__fxstatat@plt+0xbd14>
  40d628:	mov	w8, wzr
  40d62c:	and	w8, w8, #0x1
  40d630:	strb	w8, [sp, #15]
  40d634:	ldrb	w8, [sp, #15]
  40d638:	and	w0, w8, #0x1
  40d63c:	add	sp, sp, #0x10
  40d640:	ret
  40d644:	sub	sp, sp, #0x10
  40d648:	str	w0, [sp, #8]
  40d64c:	ldr	w8, [sp, #8]
  40d650:	subs	w9, w8, #0x9
  40d654:	cmp	w9, #0x4
  40d658:	str	w8, [sp, #4]
  40d65c:	b.ls	40d67c <__fxstatat@plt+0xbd5c>  // b.plast
  40d660:	b	40d664 <__fxstatat@plt+0xbd44>
  40d664:	ldr	w8, [sp, #4]
  40d668:	cmp	w8, #0x20
  40d66c:	cset	w9, eq  // eq = none
  40d670:	eor	w9, w9, #0x1
  40d674:	tbnz	w9, #0, 40d68c <__fxstatat@plt+0xbd6c>
  40d678:	b	40d67c <__fxstatat@plt+0xbd5c>
  40d67c:	mov	w8, #0x1                   	// #1
  40d680:	and	w8, w8, #0x1
  40d684:	strb	w8, [sp, #15]
  40d688:	b	40d698 <__fxstatat@plt+0xbd78>
  40d68c:	mov	w8, wzr
  40d690:	and	w8, w8, #0x1
  40d694:	strb	w8, [sp, #15]
  40d698:	ldrb	w8, [sp, #15]
  40d69c:	and	w0, w8, #0x1
  40d6a0:	add	sp, sp, #0x10
  40d6a4:	ret
  40d6a8:	sub	sp, sp, #0x10
  40d6ac:	str	w0, [sp, #8]
  40d6b0:	ldr	w8, [sp, #8]
  40d6b4:	subs	w8, w8, #0x41
  40d6b8:	cmp	w8, #0x19
  40d6bc:	cset	w8, ls  // ls = plast
  40d6c0:	eor	w8, w8, #0x1
  40d6c4:	tbnz	w8, #0, 40d6dc <__fxstatat@plt+0xbdbc>
  40d6c8:	b	40d6cc <__fxstatat@plt+0xbdac>
  40d6cc:	mov	w8, #0x1                   	// #1
  40d6d0:	and	w8, w8, #0x1
  40d6d4:	strb	w8, [sp, #15]
  40d6d8:	b	40d6e8 <__fxstatat@plt+0xbdc8>
  40d6dc:	mov	w8, wzr
  40d6e0:	and	w8, w8, #0x1
  40d6e4:	strb	w8, [sp, #15]
  40d6e8:	ldrb	w8, [sp, #15]
  40d6ec:	and	w0, w8, #0x1
  40d6f0:	add	sp, sp, #0x10
  40d6f4:	ret
  40d6f8:	sub	sp, sp, #0x10
  40d6fc:	str	w0, [sp, #8]
  40d700:	ldr	w8, [sp, #8]
  40d704:	subs	w9, w8, #0x30
  40d708:	cmp	w9, #0x9
  40d70c:	str	w8, [sp, #4]
  40d710:	b.ls	40d748 <__fxstatat@plt+0xbe28>  // b.plast
  40d714:	b	40d718 <__fxstatat@plt+0xbdf8>
  40d718:	ldr	w8, [sp, #4]
  40d71c:	subs	w9, w8, #0x41
  40d720:	cmp	w9, #0x5
  40d724:	b.ls	40d748 <__fxstatat@plt+0xbe28>  // b.plast
  40d728:	b	40d72c <__fxstatat@plt+0xbe0c>
  40d72c:	ldr	w8, [sp, #4]
  40d730:	subs	w9, w8, #0x61
  40d734:	cmp	w9, #0x5
  40d738:	cset	w9, ls  // ls = plast
  40d73c:	eor	w9, w9, #0x1
  40d740:	tbnz	w9, #0, 40d758 <__fxstatat@plt+0xbe38>
  40d744:	b	40d748 <__fxstatat@plt+0xbe28>
  40d748:	mov	w8, #0x1                   	// #1
  40d74c:	and	w8, w8, #0x1
  40d750:	strb	w8, [sp, #15]
  40d754:	b	40d764 <__fxstatat@plt+0xbe44>
  40d758:	mov	w8, wzr
  40d75c:	and	w8, w8, #0x1
  40d760:	strb	w8, [sp, #15]
  40d764:	ldrb	w8, [sp, #15]
  40d768:	and	w0, w8, #0x1
  40d76c:	add	sp, sp, #0x10
  40d770:	ret
  40d774:	sub	sp, sp, #0x10
  40d778:	str	w0, [sp, #8]
  40d77c:	ldr	w8, [sp, #8]
  40d780:	subs	w8, w8, #0x41
  40d784:	cmp	w8, #0x19
  40d788:	cset	w8, ls  // ls = plast
  40d78c:	eor	w8, w8, #0x1
  40d790:	tbnz	w8, #0, 40d7ac <__fxstatat@plt+0xbe8c>
  40d794:	b	40d798 <__fxstatat@plt+0xbe78>
  40d798:	ldr	w8, [sp, #8]
  40d79c:	subs	w8, w8, #0x41
  40d7a0:	add	w8, w8, #0x61
  40d7a4:	str	w8, [sp, #12]
  40d7a8:	b	40d7b4 <__fxstatat@plt+0xbe94>
  40d7ac:	ldr	w8, [sp, #8]
  40d7b0:	str	w8, [sp, #12]
  40d7b4:	ldr	w0, [sp, #12]
  40d7b8:	add	sp, sp, #0x10
  40d7bc:	ret
  40d7c0:	sub	sp, sp, #0x10
  40d7c4:	str	w0, [sp, #8]
  40d7c8:	ldr	w8, [sp, #8]
  40d7cc:	subs	w8, w8, #0x61
  40d7d0:	cmp	w8, #0x19
  40d7d4:	cset	w8, ls  // ls = plast
  40d7d8:	eor	w8, w8, #0x1
  40d7dc:	tbnz	w8, #0, 40d7f8 <__fxstatat@plt+0xbed8>
  40d7e0:	b	40d7e4 <__fxstatat@plt+0xbec4>
  40d7e4:	ldr	w8, [sp, #8]
  40d7e8:	subs	w8, w8, #0x61
  40d7ec:	add	w8, w8, #0x41
  40d7f0:	str	w8, [sp, #12]
  40d7f4:	b	40d800 <__fxstatat@plt+0xbee0>
  40d7f8:	ldr	w8, [sp, #8]
  40d7fc:	str	w8, [sp, #12]
  40d800:	ldr	w0, [sp, #12]
  40d804:	add	sp, sp, #0x10
  40d808:	ret
  40d80c:	sub	sp, sp, #0x20
  40d810:	stp	x29, x30, [sp, #16]
  40d814:	add	x29, sp, #0x10
  40d818:	mov	w8, wzr
  40d81c:	mov	w2, #0x3                   	// #3
  40d820:	stur	w0, [x29, #-4]
  40d824:	ldur	w0, [x29, #-4]
  40d828:	mov	w1, w8
  40d82c:	bl	40c960 <__fxstatat@plt+0xb040>
  40d830:	ldp	x29, x30, [sp, #16]
  40d834:	add	sp, sp, #0x20
  40d838:	ret
  40d83c:	nop
  40d840:	stp	x29, x30, [sp, #-64]!
  40d844:	mov	x29, sp
  40d848:	stp	x19, x20, [sp, #16]
  40d84c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d6e0>
  40d850:	add	x20, x20, #0xdf0
  40d854:	stp	x21, x22, [sp, #32]
  40d858:	adrp	x21, 41f000 <__fxstatat@plt+0x1d6e0>
  40d85c:	add	x21, x21, #0xde8
  40d860:	sub	x20, x20, x21
  40d864:	mov	w22, w0
  40d868:	stp	x23, x24, [sp, #48]
  40d86c:	mov	x23, x1
  40d870:	mov	x24, x2
  40d874:	bl	401520 <mbrtowc@plt-0x40>
  40d878:	cmp	xzr, x20, asr #3
  40d87c:	b.eq	40d8a8 <__fxstatat@plt+0xbf88>  // b.none
  40d880:	asr	x20, x20, #3
  40d884:	mov	x19, #0x0                   	// #0
  40d888:	ldr	x3, [x21, x19, lsl #3]
  40d88c:	mov	x2, x24
  40d890:	add	x19, x19, #0x1
  40d894:	mov	x1, x23
  40d898:	mov	w0, w22
  40d89c:	blr	x3
  40d8a0:	cmp	x20, x19
  40d8a4:	b.ne	40d888 <__fxstatat@plt+0xbf68>  // b.any
  40d8a8:	ldp	x19, x20, [sp, #16]
  40d8ac:	ldp	x21, x22, [sp, #32]
  40d8b0:	ldp	x23, x24, [sp, #48]
  40d8b4:	ldp	x29, x30, [sp], #64
  40d8b8:	ret
  40d8bc:	nop
  40d8c0:	ret
  40d8c4:	nop
  40d8c8:	adrp	x2, 420000 <__fxstatat@plt+0x1e6e0>
  40d8cc:	mov	x1, #0x0                   	// #0
  40d8d0:	ldr	x2, [x2, #496]
  40d8d4:	b	401600 <__cxa_atexit@plt>
  40d8d8:	mov	x2, x1
  40d8dc:	mov	x1, x0
  40d8e0:	mov	w0, #0x0                   	// #0
  40d8e4:	b	4018d0 <__xstat@plt>
  40d8e8:	mov	x2, x1
  40d8ec:	mov	w1, w0
  40d8f0:	mov	w0, #0x0                   	// #0
  40d8f4:	b	401840 <__fxstat@plt>
  40d8f8:	mov	x2, x1
  40d8fc:	mov	x1, x0
  40d900:	mov	w0, #0x0                   	// #0
  40d904:	b	401830 <__lxstat@plt>
  40d908:	mov	x4, x1
  40d90c:	mov	x5, x2
  40d910:	mov	w1, w0
  40d914:	mov	x2, x4
  40d918:	mov	w0, #0x0                   	// #0
  40d91c:	mov	w4, w3
  40d920:	mov	x3, x5
  40d924:	b	401920 <__fxstatat@plt>

Disassembly of section .fini:

000000000040d928 <.fini>:
  40d928:	stp	x29, x30, [sp, #-16]!
  40d92c:	mov	x29, sp
  40d930:	ldp	x29, x30, [sp], #16
  40d934:	ret
