// Seed: 1775566883
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  parameter id_6 = 1 + (1);
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd36
) (
    output uwire id_0,
    output wand id_1,
    inout tri1 id_2,
    input supply0 _id_3,
    output logic id_4
);
  wire [-1  >  -1 'b0 : id_3] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  always @(posedge 1 or posedge id_6) begin : LABEL_0
    if ("") begin : LABEL_1
      id_4 <= id_6;
    end
  end
endmodule
