5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (initial1.vcd) 2 -o (initial1.cdd) 2 -v (initial1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 initial1.v 1 20 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 initial1.v 5 9 1 
2 2 6 6 6 50008 1 0 21004 0 0 1 16 0 0
2 3 6 6 6 10001 0 1 1410 0 0 1 1 a
2 4 6 6 6 10008 1 37 16 2 3
2 5 7 7 7 20003 1 0 1008 0 0 32 48 a 0
2 6 7 7 7 10003 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 8 8 8 50008 1 0 21008 0 0 1 16 1 0
2 8 8 8 8 10001 0 1 1410 0 0 1 1 a
2 9 8 8 8 10008 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 initial1.v 11 18 1 
