<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\qwertym\Desktop\gwe902\impl\gwsynthesis\gwe902_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\qwertym\Desktop\gwe902\src\gch_e902.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\qwertym\Desktop\gwe902\src\gch_e902.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 03 11:36:11 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18928</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7824</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>12</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27m </td>
</tr>
<tr>
<td>jtag_tck</td>
<td>Base</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td></td>
<td></td>
<td>jtag_tclk </td>
</tr>
<tr>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>129.630</td>
<td>7.714
<td>0.000</td>
<td>64.813</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>clk_div35/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>jtag_tck</td>
<td>3.000(MHz)</td>
<td>76.507(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>7.714(MHz)</td>
<td>13.100(MHz)</td>
<td>55</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_tck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.854</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>13.210</td>
</tr>
<tr>
<td>2</td>
<td>7.055</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>13.009</td>
</tr>
<tr>
<td>3</td>
<td>7.316</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.748</td>
</tr>
<tr>
<td>4</td>
<td>7.504</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.560</td>
</tr>
<tr>
<td>5</td>
<td>7.604</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.460</td>
</tr>
<tr>
<td>6</td>
<td>7.631</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.433</td>
</tr>
<tr>
<td>7</td>
<td>7.653</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.411</td>
</tr>
<tr>
<td>8</td>
<td>7.673</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.391</td>
</tr>
<tr>
<td>9</td>
<td>7.762</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.302</td>
</tr>
<tr>
<td>10</td>
<td>7.844</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.220</td>
</tr>
<tr>
<td>11</td>
<td>7.904</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.160</td>
</tr>
<tr>
<td>12</td>
<td>7.933</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.130</td>
</tr>
<tr>
<td>13</td>
<td>7.971</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.093</td>
</tr>
<tr>
<td>14</td>
<td>7.975</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.089</td>
</tr>
<tr>
<td>15</td>
<td>7.990</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.074</td>
</tr>
<tr>
<td>16</td>
<td>8.004</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>12.060</td>
</tr>
<tr>
<td>17</td>
<td>8.078</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.986</td>
</tr>
<tr>
<td>18</td>
<td>8.111</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.953</td>
</tr>
<tr>
<td>19</td>
<td>8.179</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.885</td>
</tr>
<tr>
<td>20</td>
<td>8.220</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.844</td>
</tr>
<tr>
<td>21</td>
<td>8.220</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.844</td>
</tr>
<tr>
<td>22</td>
<td>8.267</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.797</td>
</tr>
<tr>
<td>23</td>
<td>8.295</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.769</td>
</tr>
<tr>
<td>24</td>
<td>8.313</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.751</td>
</tr>
<tr>
<td>25</td>
<td>8.324</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>11.740</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.044</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_9_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.216</td>
</tr>
<tr>
<td>2</td>
<td>0.119</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_16_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.379</td>
</tr>
<tr>
<td>3</td>
<td>0.139</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_11_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.400</td>
</tr>
<tr>
<td>4</td>
<td>0.206</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_29_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.467</td>
</tr>
<tr>
<td>5</td>
<td>0.214</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_2_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.474</td>
</tr>
<tr>
<td>6</td>
<td>0.218</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_1_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[3]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>7</td>
<td>0.222</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_30_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.483</td>
</tr>
<tr>
<td>8</td>
<td>0.245</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_12_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.506</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/baba_reg_17_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.536</td>
</tr>
<tr>
<td>10</td>
<td>0.279</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_0_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.540</td>
</tr>
<tr>
<td>11</td>
<td>0.281</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_14_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.542</td>
</tr>
<tr>
<td>12</td>
<td>0.288</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_24_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.549</td>
</tr>
<tr>
<td>13</td>
<td>0.293</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/wbbr_reg_23_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.554</td>
</tr>
<tr>
<td>14</td>
<td>0.303</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_15_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.564</td>
</tr>
<tr>
<td>15</td>
<td>0.337</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_0_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[2]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>16</td>
<td>0.340</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/ffy_s1/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1/D</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.601</td>
</tr>
<tr>
<td>17</td>
<td>0.348</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_11_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[13]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>18</td>
<td>0.348</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_6_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[8]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>19</td>
<td>0.349</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_10_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[12]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>20</td>
<td>0.349</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_8_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[10]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>21</td>
<td>0.349</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[7]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>22</td>
<td>0.349</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[7]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>23</td>
<td>0.349</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_2_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[4]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>24</td>
<td>0.350</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_3_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM1_BRAM1_0_0_s/ADA[5]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>25</td>
<td>0.352</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_9_s0/Q</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[11]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>15.264</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>clk_div35/RESETN</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk27m:[R]</td>
<td>18.518</td>
<td>-0.485</td>
<td>3.674</td>
</tr>
<tr>
<td>2</td>
<td>15.995</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[F]</td>
<td>18.519</td>
<td>-1.973</td>
<td>4.427</td>
</tr>
<tr>
<td>3</td>
<td>17.804</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.260</td>
</tr>
<tr>
<td>4</td>
<td>17.804</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.260</td>
</tr>
<tr>
<td>5</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>6</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>7</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>8</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>9</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>10</td>
<td>17.871</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.193</td>
</tr>
<tr>
<td>11</td>
<td>18.052</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.012</td>
</tr>
<tr>
<td>12</td>
<td>18.052</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.012</td>
</tr>
<tr>
<td>13</td>
<td>18.052</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>2.012</td>
</tr>
<tr>
<td>14</td>
<td>18.114</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.950</td>
</tr>
<tr>
<td>15</td>
<td>18.362</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.702</td>
</tr>
<tr>
<td>16</td>
<td>18.362</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.702</td>
</tr>
<tr>
<td>17</td>
<td>18.362</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.702</td>
</tr>
<tr>
<td>18</td>
<td>18.362</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.702</td>
</tr>
<tr>
<td>19</td>
<td>18.362</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>18.519</td>
<td>-1.615</td>
<td>1.702</td>
</tr>
<tr>
<td>20</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/msip_en_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>21</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>22</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>23</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>24</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_3_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
<tr>
<td>25</td>
<td>124.815</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_4_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>129.630</td>
<td>0.000</td>
<td>4.780</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.244</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.244</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.244</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.244</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.244</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.138</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.138</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.138</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.122</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.119</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.013</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.013</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.247</td>
</tr>
<tr>
<td>12</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>13</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>14</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>15</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>16</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>17</td>
<td>0.003</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.264</td>
</tr>
<tr>
<td>18</td>
<td>1.014</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_mcu_reset/sys_rst_reg_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>19</td>
<td>1.014</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>20</td>
<td>1.014</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_mcu_reset/cpu_rst_reg_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>21</td>
<td>1.014</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>22</td>
<td>1.044</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>jtag_tck:[F]</td>
<td>0.001</td>
<td>-1.440</td>
<td>2.530</td>
</tr>
<tr>
<td>23</td>
<td>1.345</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_0_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>24</td>
<td>1.345</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_1_s0/CLEAR</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>25</td>
<td>1.345</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/Q</td>
<td>x_sysahb_periphs/x_ahb_defslave/RespState_0_s0/PRESET</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>pad_cpu_sys_cnt_62_s0</td>
</tr>
<tr>
<td>2</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>pad_cpu_sys_cnt_61_s0</td>
</tr>
<tr>
<td>3</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>pad_cpu_sys_cnt_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>pad_cpu_sys_cnt_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>pad_cpu_sys_cnt_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>x_mcu_reset/mcu_rst_reg_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_14_s1</td>
</tr>
<tr>
<td>9</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_8/x_reg_dout_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>63.739</td>
<td>64.739</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mcycle_reg_55_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>656.987</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C74[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s10/I3</td>
</tr>
<tr>
<td>657.504</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C74[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s10/F</td>
</tr>
<tr>
<td>658.160</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s9/I2</td>
</tr>
<tr>
<td>658.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C71[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s9/F</td>
</tr>
<tr>
<td>659.333</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s5/I3</td>
</tr>
<tr>
<td>659.850</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C69[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s5/F</td>
</tr>
<tr>
<td>660.247</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C67[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s3/I2</td>
</tr>
<tr>
<td>660.700</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C67[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s3/F</td>
</tr>
<tr>
<td>661.360</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s2/I0</td>
</tr>
<tr>
<td>661.930</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s2/F</td>
</tr>
<tr>
<td>661.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 33.838%; route: 8.508, 64.406%; tC2Q: 0.232, 1.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.195</td>
<td>0.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C74[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s10/I3</td>
</tr>
<tr>
<td>657.567</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C74[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s10/F</td>
</tr>
<tr>
<td>658.449</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C68[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s7/I2</td>
</tr>
<tr>
<td>659.019</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C68[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s7/F</td>
</tr>
<tr>
<td>659.020</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C68[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s4/I3</td>
</tr>
<tr>
<td>659.590</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C68[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s4/F</td>
</tr>
<tr>
<td>659.592</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C68[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s3/I2</td>
</tr>
<tr>
<td>660.141</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C68[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s3/F</td>
</tr>
<tr>
<td>660.314</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s2/I0</td>
</tr>
<tr>
<td>660.767</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C68[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s2/F</td>
</tr>
<tr>
<td>661.181</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s1/I0</td>
</tr>
<tr>
<td>661.730</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n247_s1/F</td>
</tr>
<tr>
<td>661.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.958, 38.111%; route: 7.819, 60.106%; tC2Q: 0.232, 1.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>657.970</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s3/I1</td>
</tr>
<tr>
<td>658.525</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C67[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s3/F</td>
</tr>
<tr>
<td>659.694</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s1/I1</td>
</tr>
<tr>
<td>660.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C67[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s1/F</td>
</tr>
<tr>
<td>660.920</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s0/I0</td>
</tr>
<tr>
<td>661.469</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C68[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n213_s0/F</td>
</tr>
<tr>
<td>661.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.491, 27.384%; route: 9.025, 70.796%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>651.865</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C72[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/I2</td>
</tr>
<tr>
<td>652.382</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C72[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/F</td>
</tr>
<tr>
<td>652.889</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C74[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/I3</td>
</tr>
<tr>
<td>653.342</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C74[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/F</td>
</tr>
<tr>
<td>653.778</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/I3</td>
</tr>
<tr>
<td>654.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/F</td>
</tr>
<tr>
<td>654.813</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/I3</td>
</tr>
<tr>
<td>655.368</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/F</td>
</tr>
<tr>
<td>657.301</td>
<td>1.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C75[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s12/I3</td>
</tr>
<tr>
<td>657.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C75[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s12/F</td>
</tr>
<tr>
<td>658.167</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C74[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s7/I3</td>
</tr>
<tr>
<td>658.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C74[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s7/F</td>
</tr>
<tr>
<td>659.119</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C74[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s3/I3</td>
</tr>
<tr>
<td>659.674</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C74[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s3/F</td>
</tr>
<tr>
<td>660.710</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s2/I0</td>
</tr>
<tr>
<td>661.280</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C68[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n249_s2/F</td>
</tr>
<tr>
<td>661.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C68[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.564, 36.338%; route: 7.764, 61.815%; tC2Q: 0.232, 1.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>658.008</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C73[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s3/I1</td>
</tr>
<tr>
<td>658.461</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C73[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s3/F</td>
</tr>
<tr>
<td>659.116</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C74[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s1/I1</td>
</tr>
<tr>
<td>659.671</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C74[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s1/F</td>
</tr>
<tr>
<td>660.631</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s0/I0</td>
</tr>
<tr>
<td>661.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C68[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n194_s0/F</td>
</tr>
<tr>
<td>661.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 28.677%; route: 8.655, 69.461%; tC2Q: 0.232, 1.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>658.177</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C76[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s7/I3</td>
</tr>
<tr>
<td>658.548</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C76[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s7/F</td>
</tr>
<tr>
<td>658.552</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C76[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s3/I3</td>
</tr>
<tr>
<td>659.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C76[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s3/F</td>
</tr>
<tr>
<td>659.274</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C75[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s1/I3</td>
</tr>
<tr>
<td>659.645</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C75[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s1/F</td>
</tr>
<tr>
<td>660.604</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s0/I0</td>
</tr>
<tr>
<td>661.153</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C66[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n201_s0/F</td>
</tr>
<tr>
<td>661.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C66[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 31.015%; route: 8.345, 67.119%; tC2Q: 0.232, 1.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.147</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C74[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s7/I2</td>
</tr>
<tr>
<td>656.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C74[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s7/F</td>
</tr>
<tr>
<td>658.061</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s11/I1</td>
</tr>
<tr>
<td>658.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s11/F</td>
</tr>
<tr>
<td>658.436</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s7/I3</td>
</tr>
<tr>
<td>658.889</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C65[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s7/F</td>
</tr>
<tr>
<td>659.545</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s3/I3</td>
</tr>
<tr>
<td>660.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C66[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s3/F</td>
</tr>
<tr>
<td>660.760</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s2/I0</td>
</tr>
<tr>
<td>661.132</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C67[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n253_s2/F</td>
</tr>
<tr>
<td>661.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C67[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.766, 30.343%; route: 8.413, 67.787%; tC2Q: 0.232, 1.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.445</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C77[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s5/I3</td>
</tr>
<tr>
<td>657.907</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C77[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s5/F</td>
</tr>
<tr>
<td>658.079</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C76[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s3/I2</td>
</tr>
<tr>
<td>658.532</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C76[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s3/F</td>
</tr>
<tr>
<td>659.431</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C73[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s1/I2</td>
</tr>
<tr>
<td>659.884</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C73[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s1/F</td>
</tr>
<tr>
<td>660.650</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s0/I0</td>
</tr>
<tr>
<td>661.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s0/F</td>
</tr>
<tr>
<td>661.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 30.069%; route: 8.433, 68.058%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>661.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>657.958</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s8/I0</td>
</tr>
<tr>
<td>658.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C70[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s8/F</td>
</tr>
<tr>
<td>658.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C70[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s4/I3</td>
</tr>
<tr>
<td>659.084</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C70[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s4/F</td>
</tr>
<tr>
<td>659.602</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s3/I0</td>
</tr>
<tr>
<td>660.055</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s3/F</td>
</tr>
<tr>
<td>660.473</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s2/I0</td>
</tr>
<tr>
<td>661.022</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C69[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n250_s2/F</td>
</tr>
<tr>
<td>661.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.143, 33.678%; route: 7.927, 64.436%; tC2Q: 0.232, 1.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.147</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C74[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s7/I2</td>
</tr>
<tr>
<td>656.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C74[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s7/F</td>
</tr>
<tr>
<td>657.768</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C74[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s9/I3</td>
</tr>
<tr>
<td>658.317</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s9/F</td>
</tr>
<tr>
<td>658.489</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C74[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s5/I2</td>
</tr>
<tr>
<td>658.951</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C74[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s5/F</td>
</tr>
<tr>
<td>659.124</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C73[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s4/I0</td>
</tr>
<tr>
<td>659.577</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C73[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s4/F</td>
</tr>
<tr>
<td>660.370</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s3/I0</td>
</tr>
<tr>
<td>660.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C68[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s3/F</td>
</tr>
<tr>
<td>660.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C68[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.050, 33.143%; route: 7.938, 64.958%; tC2Q: 0.232, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.704</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/psr_wen_s4/I0</td>
</tr>
<tr>
<td>656.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C72[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/psr_wen_s4/F</td>
</tr>
<tr>
<td>656.865</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C75[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s5/I1</td>
</tr>
<tr>
<td>657.318</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C75[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s5/F</td>
</tr>
<tr>
<td>657.958</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s2/I3</td>
</tr>
<tr>
<td>658.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s2/F</td>
</tr>
<tr>
<td>659.168</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C68[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s1/I2</td>
</tr>
<tr>
<td>659.621</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C68[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s1/F</td>
</tr>
<tr>
<td>660.310</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s0/I0</td>
</tr>
<tr>
<td>660.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n200_s0/F</td>
</tr>
<tr>
<td>660.880</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C67[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 32.608%; route: 7.963, 65.484%; tC2Q: 0.232, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.413</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s4/I1</td>
</tr>
<tr>
<td>657.968</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s4/F</td>
</tr>
<tr>
<td>658.381</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s3/I2</td>
</tr>
<tr>
<td>658.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s3/F</td>
</tr>
<tr>
<td>659.145</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s1/I3</td>
</tr>
<tr>
<td>659.700</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s1/F</td>
</tr>
<tr>
<td>660.389</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s0/I0</td>
</tr>
<tr>
<td>660.851</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s0/F</td>
</tr>
<tr>
<td>660.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 32.851%; route: 7.913, 65.236%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.704</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/psr_wen_s4/I0</td>
</tr>
<tr>
<td>656.259</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C72[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/psr_wen_s4/F</td>
</tr>
<tr>
<td>657.339</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s5/I1</td>
</tr>
<tr>
<td>657.909</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s5/F</td>
</tr>
<tr>
<td>657.910</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C67[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s2/I3</td>
</tr>
<tr>
<td>658.465</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C67[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s2/F</td>
</tr>
<tr>
<td>658.878</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C67[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s1/I2</td>
</tr>
<tr>
<td>659.433</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C67[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s1/F</td>
</tr>
<tr>
<td>660.243</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C67[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s0/I0</td>
</tr>
<tr>
<td>660.813</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C67[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n203_s0/F</td>
</tr>
<tr>
<td>660.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C67[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C67[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C67[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.184, 34.598%; route: 7.677, 63.484%; tC2Q: 0.232, 1.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>651.865</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C72[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/I2</td>
</tr>
<tr>
<td>652.382</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C72[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/F</td>
</tr>
<tr>
<td>652.889</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C74[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/I3</td>
</tr>
<tr>
<td>653.342</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C74[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/F</td>
</tr>
<tr>
<td>653.778</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/I3</td>
</tr>
<tr>
<td>654.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/F</td>
</tr>
<tr>
<td>654.813</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/I3</td>
</tr>
<tr>
<td>655.368</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/F</td>
</tr>
<tr>
<td>657.239</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C76[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s5/I3</td>
</tr>
<tr>
<td>657.756</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C76[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s5/F</td>
</tr>
<tr>
<td>658.169</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C75[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s3/I2</td>
</tr>
<tr>
<td>658.739</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s3/F</td>
</tr>
<tr>
<td>658.912</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C75[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s2/I0</td>
</tr>
<tr>
<td>659.467</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C75[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s2/F</td>
</tr>
<tr>
<td>660.260</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s0/I1</td>
</tr>
<tr>
<td>660.809</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s0/F</td>
</tr>
<tr>
<td>660.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.622, 38.234%; route: 7.235, 59.847%; tC2Q: 0.232, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.016</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C76[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s5/I3</td>
</tr>
<tr>
<td>657.469</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C76[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s5/F</td>
</tr>
<tr>
<td>658.124</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C74[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s3/I2</td>
</tr>
<tr>
<td>658.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C74[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s3/F</td>
</tr>
<tr>
<td>658.909</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C72[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s1/I2</td>
</tr>
<tr>
<td>659.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C72[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s1/F</td>
</tr>
<tr>
<td>660.423</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s0/I0</td>
</tr>
<tr>
<td>660.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s0/F</td>
</tr>
<tr>
<td>660.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 30.198%; route: 8.196, 67.881%; tC2Q: 0.232, 1.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>657.606</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s8/I1</td>
</tr>
<tr>
<td>658.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C65[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s8/F</td>
</tr>
<tr>
<td>658.970</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C73[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s4/I3</td>
</tr>
<tr>
<td>659.519</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C73[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s4/F</td>
</tr>
<tr>
<td>659.520</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s1/I3</td>
</tr>
<tr>
<td>659.891</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C73[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s1/F</td>
</tr>
<tr>
<td>660.409</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s0/I0</td>
</tr>
<tr>
<td>660.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s0/F</td>
</tr>
<tr>
<td>660.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.760, 31.178%; route: 8.068, 66.899%; tC2Q: 0.232, 1.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>651.865</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C72[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/I2</td>
</tr>
<tr>
<td>652.382</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C72[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s5/F</td>
</tr>
<tr>
<td>652.889</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C74[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/I3</td>
</tr>
<tr>
<td>653.342</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C74[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/bama_wen_s6/F</td>
</tr>
<tr>
<td>653.778</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/I3</td>
</tr>
<tr>
<td>654.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/babb_wen_s2/F</td>
</tr>
<tr>
<td>654.813</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/I3</td>
</tr>
<tr>
<td>655.368</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s8/F</td>
</tr>
<tr>
<td>657.482</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C76[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s5/I3</td>
</tr>
<tr>
<td>657.999</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C76[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s5/F</td>
</tr>
<tr>
<td>658.396</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C76[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s3/I2</td>
</tr>
<tr>
<td>658.858</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C76[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s3/F</td>
</tr>
<tr>
<td>658.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s2/I0</td>
</tr>
<tr>
<td>659.376</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s2/F</td>
</tr>
<tr>
<td>660.335</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s0/I1</td>
</tr>
<tr>
<td>660.706</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s0/F</td>
</tr>
<tr>
<td>660.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.298, 35.858%; route: 7.456, 62.206%; tC2Q: 0.232, 1.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.445</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C77[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s6/I3</td>
</tr>
<tr>
<td>657.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C77[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s6/F</td>
</tr>
<tr>
<td>658.505</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C70[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s3/I2</td>
</tr>
<tr>
<td>658.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C70[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s3/F</td>
</tr>
<tr>
<td>659.047</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C69[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s1/I1</td>
</tr>
<tr>
<td>659.602</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C69[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s1/F</td>
</tr>
<tr>
<td>660.124</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s0/I0</td>
</tr>
<tr>
<td>660.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C69[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n196_s0/F</td>
</tr>
<tr>
<td>660.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.824, 31.993%; route: 7.897, 66.066%; tC2Q: 0.232, 1.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.281</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C76[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s7/I1</td>
</tr>
<tr>
<td>657.798</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C76[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s7/F</td>
</tr>
<tr>
<td>658.195</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C76[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s4/I2</td>
</tr>
<tr>
<td>658.750</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C76[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s4/F</td>
</tr>
<tr>
<td>658.997</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C76[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s3/I0</td>
</tr>
<tr>
<td>659.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C76[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s3/F</td>
</tr>
<tr>
<td>660.056</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s2/I0</td>
</tr>
<tr>
<td>660.605</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C70[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n251_s2/F</td>
</tr>
<tr>
<td>660.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C70[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 32.714%; route: 7.765, 65.334%; tC2Q: 0.232, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.437</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C69[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s7/I3</td>
</tr>
<tr>
<td>657.890</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C69[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s7/F</td>
</tr>
<tr>
<td>658.380</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C69[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s4/I2</td>
</tr>
<tr>
<td>658.950</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C69[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s4/F</td>
</tr>
<tr>
<td>659.122</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C69[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s1/I3</td>
</tr>
<tr>
<td>659.493</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C69[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s1/F</td>
</tr>
<tr>
<td>660.015</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s0/I0</td>
</tr>
<tr>
<td>660.564</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s0/F</td>
</tr>
<tr>
<td>660.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 32.413%; route: 7.773, 65.629%; tC2Q: 0.232, 1.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>657.438</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s4/I3</td>
</tr>
<tr>
<td>657.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s4/F</td>
</tr>
<tr>
<td>658.240</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C73[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s2/I2</td>
</tr>
<tr>
<td>658.795</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C73[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s2/F</td>
</tr>
<tr>
<td>659.313</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s1/I2</td>
</tr>
<tr>
<td>659.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s1/F</td>
</tr>
<tr>
<td>660.102</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s0/I0</td>
</tr>
<tr>
<td>660.564</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s0/F</td>
</tr>
<tr>
<td>660.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 32.414%; route: 7.773, 65.627%; tC2Q: 0.232, 1.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>656.914</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s6/I3</td>
</tr>
<tr>
<td>657.367</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s6/F</td>
</tr>
<tr>
<td>657.764</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C69[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s3/I2</td>
</tr>
<tr>
<td>658.319</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C69[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s3/F</td>
</tr>
<tr>
<td>658.975</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C69[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s1/I1</td>
</tr>
<tr>
<td>659.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C69[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s1/F</td>
</tr>
<tr>
<td>659.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s0/I0</td>
</tr>
<tr>
<td>660.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C69[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n209_s0/F</td>
</tr>
<tr>
<td>660.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C69[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 34.152%; route: 7.536, 63.881%; tC2Q: 0.232, 1.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C65[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R28C65[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s8/F</td>
</tr>
<tr>
<td>654.890</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C71[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/I0</td>
</tr>
<tr>
<td>655.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C71[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s10/F</td>
</tr>
<tr>
<td>655.931</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/I0</td>
</tr>
<tr>
<td>656.448</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/n987_s1/F</td>
</tr>
<tr>
<td>656.745</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s5/I1</td>
</tr>
<tr>
<td>657.300</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s5/F</td>
</tr>
<tr>
<td>657.818</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s3/I2</td>
</tr>
<tr>
<td>658.335</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s3/F</td>
</tr>
<tr>
<td>658.748</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s1/I3</td>
</tr>
<tr>
<td>659.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s1/F</td>
</tr>
<tr>
<td>659.919</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s0/I0</td>
</tr>
<tr>
<td>660.489</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s0/F</td>
</tr>
<tr>
<td>660.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.093, 34.778%; route: 7.444, 63.251%; tC2Q: 0.232, 1.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.110</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C75[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/I2</td>
</tr>
<tr>
<td>656.563</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C75[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s2/F</td>
</tr>
<tr>
<td>657.606</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s5/I3</td>
</tr>
<tr>
<td>658.068</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C65[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s5/F</td>
</tr>
<tr>
<td>658.070</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s3/I2</td>
</tr>
<tr>
<td>658.532</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C65[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s3/F</td>
</tr>
<tr>
<td>658.704</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C65[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s1/I3</td>
</tr>
<tr>
<td>659.157</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C65[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s1/F</td>
</tr>
<tr>
<td>659.922</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s0/I0</td>
</tr>
<tr>
<td>660.471</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s0/F</td>
</tr>
<tr>
<td>660.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.942, 33.546%; route: 7.577, 64.479%; tC2Q: 0.232, 1.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>660.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C65[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R48C65[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_tcipif_dbus/had_img_sel_ff_s1/Q</td>
</tr>
<tr>
<td>650.970</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C70[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/I3</td>
</tr>
<tr>
<td>651.423</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R18C70[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_regs/regs_xx_wdata_31_s2/F</td>
</tr>
<tr>
<td>653.217</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/I3</td>
</tr>
<tr>
<td>653.772</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R28C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s7/F</td>
</tr>
<tr>
<td>654.619</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/I1</td>
</tr>
<tr>
<td>655.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_ctrl/exit_dbg_s3/F</td>
</tr>
<tr>
<td>656.038</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s12/I3</td>
</tr>
<tr>
<td>656.555</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R21C72[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n248_s12/F</td>
</tr>
<tr>
<td>657.265</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C66[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s10/I1</td>
</tr>
<tr>
<td>657.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C66[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s10/F</td>
</tr>
<tr>
<td>657.883</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s5/I2</td>
</tr>
<tr>
<td>658.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s5/F</td>
</tr>
<tr>
<td>658.938</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C71[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s3/I1</td>
</tr>
<tr>
<td>659.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C71[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s3/F</td>
</tr>
<tr>
<td>659.911</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s2/I0</td>
</tr>
<tr>
<td>660.460</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s2/F</td>
</tr>
<tr>
<td>660.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.926, 33.442%; route: 7.582, 64.582%; tC2Q: 0.232, 1.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_9_s1/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C66[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/pc_9_s1/Q</td>
</tr>
<tr>
<td>2334.320</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n212_s1/I1</td>
</tr>
<tr>
<td>2334.555</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n212_s1/F</td>
</tr>
<tr>
<td>2334.829</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n212_s0/I0</td>
</tr>
<tr>
<td>2335.061</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n212_s0/F</td>
</tr>
<tr>
<td>2335.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C67[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 38.389%; route: 0.547, 45.006%; tC2Q: 0.202, 16.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C73[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_16_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C73[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_16_s0/Q</td>
</tr>
<tr>
<td>2334.335</td>
<td>0.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s1/I1</td>
</tr>
<tr>
<td>2334.719</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C73[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s1/F</td>
</tr>
<tr>
<td>2334.992</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s0/I0</td>
</tr>
<tr>
<td>2335.224</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n206_s0/F</td>
</tr>
<tr>
<td>2335.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 44.657%; route: 0.561, 40.698%; tC2Q: 0.202, 14.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_11_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_11_s0/Q</td>
</tr>
<tr>
<td>2334.607</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s1/I0</td>
</tr>
<tr>
<td>2334.951</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C66[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s1/F</td>
</tr>
<tr>
<td>2334.954</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s0/I0</td>
</tr>
<tr>
<td>2335.244</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n211_s0/F</td>
</tr>
<tr>
<td>2335.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C66[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 45.298%; route: 0.564, 40.270%; tC2Q: 0.202, 14.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C67[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_29_s1/CLK</td>
</tr>
<tr>
<td>2334.046</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C67[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/pc_29_s1/Q</td>
</tr>
<tr>
<td>2334.171</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C66[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s1/I1</td>
</tr>
<tr>
<td>2334.515</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C66[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s1/F</td>
</tr>
<tr>
<td>2334.948</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s0/I0</td>
</tr>
<tr>
<td>2335.312</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n192_s0/F</td>
</tr>
<tr>
<td>2335.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 48.261%; route: 0.558, 38.038%; tC2Q: 0.201, 13.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C71[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2334.046</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C71[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_2_s0/Q</td>
</tr>
<tr>
<td>2334.174</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C71[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s4/I1</td>
</tr>
<tr>
<td>2334.565</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C71[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s4/F</td>
</tr>
<tr>
<td>2334.975</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s2/I1</td>
</tr>
<tr>
<td>2335.319</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n252_s2/F</td>
</tr>
<tr>
<td>2335.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.735, 49.860%; route: 0.538, 36.505%; tC2Q: 0.201, 13.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[1][B]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_1_s0/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R37C33[1][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C67[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_30_s1/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C67[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/pc_30_s1/Q</td>
</tr>
<tr>
<td>2334.473</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s1/I1</td>
</tr>
<tr>
<td>2334.763</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s1/F</td>
</tr>
<tr>
<td>2335.037</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s0/I0</td>
</tr>
<tr>
<td>2335.327</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n191_s0/F</td>
</tr>
<tr>
<td>2335.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C67[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 39.120%; route: 0.701, 47.256%; tC2Q: 0.202, 13.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2334.046</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C72[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babb_reg_12_s0/Q</td>
</tr>
<tr>
<td>2334.174</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C72[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s1/I1</td>
</tr>
<tr>
<td>2334.558</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C72[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s1/F</td>
</tr>
<tr>
<td>2335.118</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s0/I0</td>
</tr>
<tr>
<td>2335.350</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n210_s0/F</td>
</tr>
<tr>
<td>2335.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C69[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 40.912%; route: 0.689, 45.738%; tC2Q: 0.201, 13.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/baba_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C74[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/baba_reg_17_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C74[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/baba_reg_17_s0/Q</td>
</tr>
<tr>
<td>2334.459</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s1/I1</td>
</tr>
<tr>
<td>2334.694</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C73[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s1/F</td>
</tr>
<tr>
<td>2335.091</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s0/I0</td>
</tr>
<tr>
<td>2335.381</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n205_s0/F</td>
</tr>
<tr>
<td>2335.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C67[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 34.184%; route: 0.809, 52.663%; tC2Q: 0.202, 13.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C70[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C70[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_0_s0/Q</td>
</tr>
<tr>
<td>2334.308</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C71[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s7/I1</td>
</tr>
<tr>
<td>2334.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C71[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s7/F</td>
</tr>
<tr>
<td>2334.544</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C71[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s3/I3</td>
</tr>
<tr>
<td>2334.779</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C71[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s3/F</td>
</tr>
<tr>
<td>2335.041</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s2/I0</td>
</tr>
<tr>
<td>2335.385</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n254_s2/F</td>
</tr>
<tr>
<td>2335.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C69[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.811, 52.668%; route: 0.527, 34.213%; tC2Q: 0.202, 13.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C74[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C74[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_14_s0/Q</td>
</tr>
<tr>
<td>2334.729</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s1/I0</td>
</tr>
<tr>
<td>2335.019</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C69[0][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s1/F</td>
</tr>
<tr>
<td>2335.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s0/I0</td>
</tr>
<tr>
<td>2335.386</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n208_s0/F</td>
</tr>
<tr>
<td>2335.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C69[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.423%; route: 0.686, 44.474%; tC2Q: 0.202, 13.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/pc_24_s1/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R28C66[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/pc_24_s1/Q</td>
</tr>
<tr>
<td>2334.308</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s1/I1</td>
</tr>
<tr>
<td>2334.692</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C66[2][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s1/F</td>
</tr>
<tr>
<td>2335.103</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s0/I0</td>
</tr>
<tr>
<td>2335.393</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n197_s0/F</td>
</tr>
<tr>
<td>2335.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 43.524%; route: 0.673, 43.432%; tC2Q: 0.202, 13.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/wbbr_reg_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/wbbr_reg_23_s1/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C65[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/wbbr_reg_23_s1/Q</td>
</tr>
<tr>
<td>2334.471</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C69[3][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s1/I1</td>
</tr>
<tr>
<td>2334.781</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C69[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s1/F</td>
</tr>
<tr>
<td>2335.055</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s0/I0</td>
</tr>
<tr>
<td>2335.399</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n199_s0/F</td>
</tr>
<tr>
<td>2335.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C69[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.086%; route: 0.698, 44.915%; tC2Q: 0.202, 12.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2334.046</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C65[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/babd_reg_15_s0/Q</td>
</tr>
<tr>
<td>2334.434</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C65[3][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s1/I1</td>
</tr>
<tr>
<td>2334.668</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C65[3][B]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s1/F</td>
</tr>
<tr>
<td>2335.064</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s0/I0</td>
</tr>
<tr>
<td>2335.408</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n207_s0/F</td>
</tr>
<tr>
<td>2335.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C67[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 37.029%; route: 0.784, 50.116%; tC2Q: 0.201, 12.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C30[2][B]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C30[2][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_0_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/ffy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C72[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_regs/ffy_s1/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R18C72[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_regs/ffy_s1/Q</td>
</tr>
<tr>
<td>2334.430</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s2/I1</td>
</tr>
<tr>
<td>2334.794</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C68[1][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s2/F</td>
</tr>
<tr>
<td>2334.798</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s1/I0</td>
</tr>
<tr>
<td>2335.030</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C68[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s1/F</td>
</tr>
<tr>
<td>2335.155</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s0/I0</td>
</tr>
<tr>
<td>2335.445</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C68[0][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_had_top/x_cr_had_jtag2/n214_s0/F</td>
</tr>
<tr>
<td>2335.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C68[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C68[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/shifter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.886, 55.351%; route: 0.513, 32.029%; tC2Q: 0.202, 12.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[2][B]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_11_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C29[2][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_11_s0/Q</td>
</tr>
<tr>
<td>0.980</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C30[2][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_6_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C30[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_6_s0/Q</td>
</tr>
<tr>
<td>0.980</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C29[2][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_10_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C29[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_10_s0/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.761%; tC2Q: 0.202, 43.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[2][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_8_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C33[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_8_s0/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[2][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C31[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[2][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C31[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_5_s0/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[2][B]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C31[2][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_2_s0/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM1_BRAM1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C34[2][B]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C34[2][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_3_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM1_BRAM1_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM1_BRAM1_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[10]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM1_BRAM1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C30[1][A]</td>
<td>x_sysahb_periphs/x_sysahb_bram/haddrQ_9_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R37C30[1][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/haddrQ_9_s0/Q</td>
</tr>
<tr>
<td>0.983</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.632</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[9]</td>
<td>x_sysahb_periphs/x_sysahb_bram/BRAM0_BRAM0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.986%; tC2Q: 0.202, 43.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>133.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>149.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div35</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>130.434</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>132.546</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C46[2][A]</td>
<td>x_mcu_reset/sys_resetn_s1/I0</td>
</tr>
<tr>
<td>132.873</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C46[2][A]</td>
<td style=" background: #97FFFF;">x_mcu_reset/sys_resetn_s1/F</td>
</tr>
<tr>
<td>133.877</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">clk_div35/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>148.830</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>149.206</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/HCLKIN</td>
</tr>
<tr>
<td>149.171</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div35</td>
</tr>
<tr>
<td>149.141</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 8.900%; route: 3.115, 84.786%; tC2Q: 0.232, 6.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.519%; route: 0.375, 35.481%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1819.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1835.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1815.142</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>1815.386</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1815.618</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1819.813</td>
<td>4.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB90[A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1833.332</td>
<td>1833.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1833.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>1833.332</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>1834.020</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>1835.878</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB90[A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/CLK</td>
</tr>
<tr>
<td>1835.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
<tr>
<td>1835.808</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB90[A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.195, 94.760%; tC2Q: 0.232, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 27.002%; route: 1.859, 72.998%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.981</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C68[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.028, 89.736%; tC2Q: 0.232, 10.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.981</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C68[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C68[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.028, 89.736%; tC2Q: 0.232, 10.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C70[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C65[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C65[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C65[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.913</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 89.420%; tC2Q: 0.232, 10.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.732</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 88.469%; tC2Q: 0.232, 11.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.732</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C66[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 88.469%; tC2Q: 0.232, 11.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.732</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C66[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 88.469%; tC2Q: 0.232, 11.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.670</td>
<td>1.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C68[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.718, 88.103%; tC2Q: 0.232, 11.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.422</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 86.366%; tC2Q: 0.232, 13.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.422</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C66[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 86.366%; tC2Q: 0.232, 13.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.422</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 86.366%; tC2Q: 0.232, 13.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.422</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C66[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 86.366%; tC2Q: 0.232, 13.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>650.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>668.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>648.148</td>
<td>648.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>648.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>648.477</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>648.720</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>648.952</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>650.422</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C66[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.666</td>
<td>666.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>666.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>667.349</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>668.854</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>668.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
<tr>
<td>668.784</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.470, 86.366%; tC2Q: 0.232, 13.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.191%; route: 1.506, 68.809%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/msip_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C35[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/msip_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C35[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/msip_en_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C35[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/msip_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C62[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C62[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_0_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C62[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_1_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C60[2][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C60[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C60[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_2_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C60[1][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C61[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C61[0][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_3_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C61[0][A]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>124.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>130.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C59[3][A]</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/I1</td>
</tr>
<tr>
<td>3.288</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1565</td>
<td>R29C59[3][A]</td>
<td style=" background: #97FFFF;">x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/n152_s1/F</td>
</tr>
<tr>
<td>5.352</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C60[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.202</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[0][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_4_s0/CLK</td>
</tr>
<tr>
<td>130.167</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C60[0][B]</td>
<td>x_e902/x_cr_tcipif_top/x_cr_clint_top/x_cr_clint_regs/mtimecmp_hi_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>129.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 7.762%; route: 4.177, 87.384%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.861</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_dr/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 80.129%; tC2Q: 0.202, 19.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.861</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C66[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 80.129%; tC2Q: 0.202, 19.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.861</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C66[1][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 80.129%; tC2Q: 0.202, 19.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.861</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 80.129%; tC2Q: 0.202, 19.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.861</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 80.129%; tC2Q: 0.202, 19.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.967</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C66[2][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 82.000%; tC2Q: 0.202, 18.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.967</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C66[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 82.000%; tC2Q: 0.202, 18.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.967</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C66[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 82.000%; tC2Q: 0.202, 18.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2334.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2334.986</td>
<td>0.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C68[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C68[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tms_oe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.940, 82.305%; tC2Q: 0.202, 17.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.092</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C68[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_ir/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.045, 83.804%; tC2Q: 0.202, 16.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.092</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[2][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C68[2][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_sm2_rst/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.045, 83.804%; tC2Q: 0.202, 16.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr_mask/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C70[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C70[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/x_cr_had_sync_cap_dr/sync_ff_clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[1][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C65[1][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_cur_st_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][B]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C65[0][B]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2335.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2333.660</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>2333.845</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2334.047</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2335.108</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2333.331</td>
<td>2333.331</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>2333.331</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>2334.007</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>2335.059</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2335.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
<tr>
<td>2335.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/sm2_rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.062, 84.014%; tC2Q: 0.202, 15.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.091%; route: 1.053, 60.909%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_mcu_reset/sys_rst_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][A]</td>
<td>x_mcu_reset/sys_rst_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C59[2][A]</td>
<td>x_mcu_reset/sys_rst_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 80.299%; tC2Q: 0.202, 19.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 80.299%; tC2Q: 0.202, 19.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_mcu_reset/cpu_rst_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/cpu_rst_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>x_mcu_reset/cpu_rst_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C59[2][B]</td>
<td>x_mcu_reset/cpu_rst_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 80.299%; tC2Q: 0.202, 19.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/cpu_rst_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.823, 80.299%; tC2Q: 0.202, 19.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1169.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1168.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>jtag_tck:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1166.666</td>
<td>1166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1166.995</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>1167.179</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[1][B]</td>
<td>x_mcu_reset/mcu_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1167.381</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R29C59[1][B]</td>
<td style=" font-weight:bold;">x_mcu_reset/mcu_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1169.710</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB90[A]</td>
<td style=" font-weight:bold;">x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1166.666</td>
<td>1166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>jtag_tck</td>
</tr>
<tr>
<td>1166.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/I</td>
</tr>
<tr>
<td>1167.344</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOB86[A]</td>
<td>jtag_tclk_ibuf/O</td>
</tr>
<tr>
<td>1168.620</td>
<td>1.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB90[A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0/CLK</td>
</tr>
<tr>
<td>1168.655</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
<tr>
<td>1168.666</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB90[A]</td>
<td>x_e902/x_cr_had_top/x_cr_had_jtag2/tdo_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.328, 92.017%; tC2Q: 0.202, 7.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 34.683%; route: 1.276, 65.317%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][B]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][B]</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C40[0][B]</td>
<td>x_sysahb_periphs/x_ahb_slavemux/SampledHselReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>x_mcu_reset/sys_rst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_sysahb_periphs/x_ahb_defslave/RespState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div35/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][A]</td>
<td>x_mcu_reset/sys_rst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>155</td>
<td>R29C59[0][A]</td>
<td style=" font-weight:bold;">x_mcu_reset/sys_rst_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td style=" font-weight:bold;">x_sysahb_periphs/x_ahb_defslave/RespState_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2695</td>
<td>BOTTOMSIDE[0]</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>x_sysahb_periphs/x_ahb_defslave/RespState_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>x_sysahb_periphs/x_ahb_defslave/RespState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.154, 85.106%; tC2Q: 0.202, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pad_cpu_sys_cnt_62_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>pad_cpu_sys_cnt_62_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>pad_cpu_sys_cnt_62_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pad_cpu_sys_cnt_61_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>pad_cpu_sys_cnt_61_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>pad_cpu_sys_cnt_61_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pad_cpu_sys_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>pad_cpu_sys_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>pad_cpu_sys_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pad_cpu_sys_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>pad_cpu_sys_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>pad_cpu_sys_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pad_cpu_sys_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>pad_cpu_sys_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>pad_cpu_sys_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_mcu_reset/mcu_rst_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>x_mcu_reset/mcu_rst_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>x_mcu_reset/mcu_rst_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>x_mcu_reset/cpu_rst_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_14_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_8/x_reg_dout_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_8/x_reg_dout_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_8/x_reg_dout_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>63.739</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>64.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mcycle_reg_55_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>64.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>65.142</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>65.404</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mcycle_reg_55_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div35/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>129.959</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div35/CLKOUT</td>
</tr>
<tr>
<td>130.143</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>x_e902/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/mcycle_reg_55_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2695</td>
<td>sys_clk</td>
<td>6.854</td>
<td>0.261</td>
</tr>
<tr>
<td>1565</td>
<td>n152_5</td>
<td>124.815</td>
<td>2.065</td>
</tr>
<tr>
<td>295</td>
<td>mad_cnt_1_4</td>
<td>60.116</td>
<td>2.618</td>
</tr>
<tr>
<td>271</td>
<td>bmu_biu_dbus_addr_2_3</td>
<td>65.055</td>
<td>3.204</td>
</tr>
<tr>
<td>216</td>
<td>iu_yy_xx_dbgon</td>
<td>60.254</td>
<td>5.308</td>
</tr>
<tr>
<td>161</td>
<td>ctrl_cliccfg_updt_vld_13</td>
<td>121.376</td>
<td>3.121</td>
</tr>
<tr>
<td>155</td>
<td>sys_rst_reg[1]</td>
<td>15.264</td>
<td>2.112</td>
</tr>
<tr>
<td>151</td>
<td>bmu_biu_ibus_addr_31_18</td>
<td>60.025</td>
<td>3.746</td>
</tr>
<tr>
<td>136</td>
<td>split_cnt_4_19</td>
<td>90.563</td>
<td>2.406</td>
</tr>
<tr>
<td>129</td>
<td>regs_xx_wdata_31_6</td>
<td>6.854</td>
<td>6.504</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R46C43</td>
<td>94.44%</td>
</tr>
<tr>
<td>R53C41</td>
<td>94.44%</td>
</tr>
<tr>
<td>R49C38</td>
<td>94.44%</td>
</tr>
<tr>
<td>R59C75</td>
<td>93.06%</td>
</tr>
<tr>
<td>R51C46</td>
<td>93.06%</td>
</tr>
<tr>
<td>R55C41</td>
<td>93.06%</td>
</tr>
<tr>
<td>R52C42</td>
<td>93.06%</td>
</tr>
<tr>
<td>R52C43</td>
<td>93.06%</td>
</tr>
<tr>
<td>R53C45</td>
<td>93.06%</td>
</tr>
<tr>
<td>R43C40</td>
<td>93.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27m -period 37.037 -waveform {0 18.518} [get_ports {clk27m}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name jtag_tck -period 333.333 -waveform {0 166.667} [get_ports {jtag_tclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
