<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Interface Protocols,Library/Interface Protocols/Transceiver PHY,Library" />
 <window width="1919" height="1040" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   testbench_system="NONE"
   simulation="VERILOG"
   block_symbol_file="0"
   greybox="0" />
</preferences>
